Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: phasediff.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "phasediff.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "phasediff"
Output Format                      : NGC
Target Device                      : xc6slx45t-3-fgg484

---- Source Options
Top Module Name                    : phasediff
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/EDAtools/proj_v2/src/verilog-rtl/phasediff.v" into library work
Parsing module <phasediff>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <phasediff>.
WARNING:HDLCompiler:413 - "/home/ise/EDAtools/proj_v2/src/verilog-rtl/phasediff.v" Line 91: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/ise/EDAtools/proj_v2/src/verilog-rtl/phasediff.v" Line 101: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/ise/EDAtools/proj_v2/src/verilog-rtl/phasediff.v" Line 111: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/ise/EDAtools/proj_v2/src/verilog-rtl/phasediff.v" Line 121: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/ise/EDAtools/proj_v2/src/verilog-rtl/phasediff.v" Line 131: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/ise/EDAtools/proj_v2/src/verilog-rtl/phasediff.v" Line 140: Result of 32-bit expression is truncated to fit in 16-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <phasediff>.
    Related source file is "/home/ise/EDAtools/proj_v2/src/verilog-rtl/phasediff.v".
        IDLE = 4'b0000
        DIF12 = 4'b0001
        DIF13 = 4'b0010
        DIF14 = 4'b0011
        DIF23 = 4'b0100
        DIF24 = 4'b0101
        DIF34 = 4'b0110
    Found 1-bit register for signal <run_state>.
    Found 16-bit register for signal <ang1>.
    Found 16-bit register for signal <ang2>.
    Found 16-bit register for signal <angle1>.
    Found 16-bit register for signal <angle2>.
    Found 16-bit register for signal <angle3>.
    Found 16-bit register for signal <angle4>.
    Found 16-bit register for signal <angle5>.
    Found 16-bit register for signal <angle6>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 10                                             |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <diff<15:0>> created at line 47.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 129 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <phasediff> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit subtractor                                     : 1
# Registers                                            : 9
 1-bit register                                        : 1
 16-bit register                                       : 8
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit subtractor                                     : 1
# Registers                                            : 129
 Flip-Flops                                            : 129
# Multiplexers                                         : 8
 16-bit 2-to-1 multiplexer                             : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
 0110  | 110
-------------------

Optimizing unit <phasediff> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block phasediff, actual ratio is 0.
FlipFlop state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop state_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 135
 Flip-Flops                                            : 135

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : phasediff.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 184
#      INV                         : 3
#      LUT2                        : 16
#      LUT4                        : 50
#      LUT5                        : 51
#      LUT6                        : 32
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 135
#      FDR                         : 7
#      FDRE                        : 128
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 162
#      IBUF                        : 66
#      OBUF                        : 96

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             135  out of  54576     0%  
 Number of Slice LUTs:                  152  out of  27288     0%  
    Number used as Logic:               152  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    154
   Number with an unused Flip Flop:      19  out of    154    12%  
   Number with an unused LUT:             2  out of    154     1%  
   Number of fully used LUT-FF pairs:   133  out of    154    86%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                         163
 Number of bonded IOBs:                 163  out of    296    55%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 135   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.146ns (Maximum Frequency: 241.220MHz)
   Minimum input arrival time before clock: 4.033ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.146ns (frequency: 241.219MHz)
  Total number of paths / destination ports: 3036 / 263
-------------------------------------------------------------------------
Delay:               4.146ns (Levels of Logic = 1)
  Source:            run_state (FF)
  Destination:       ang1_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: run_state to ang1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            101   0.447   1.880  run_state (run_state)
     LUT5:I4->O           32   0.205   1.291  _n0213_inv1 (_n0213_inv)
     FDRE:CE                   0.322          ang1_0
    ----------------------------------------
    Total                      4.146ns (0.974ns logic, 3.172ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 266 / 202
-------------------------------------------------------------------------
Offset:              4.033ns (Levels of Logic = 2)
  Source:            enable (PAD)
  Destination:       ang1_0 (FF)
  Destination Clock: clock rising

  Data Path: enable to ang1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.995  enable_IBUF (enable_IBUF)
     LUT5:I0->O           32   0.203   1.291  _n0213_inv1 (_n0213_inv)
     FDRE:CE                   0.322          ang1_0
    ----------------------------------------
    Total                      4.033ns (1.747ns logic, 2.286ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 96 / 96
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            angle1_15 (FF)
  Destination:       angle1<15> (PAD)
  Source Clock:      clock rising

  Data Path: angle1_15 to angle1<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.616  angle1_15 (angle1_15)
     OBUF:I->O                 2.571          angle1_15_OBUF (angle1<15>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.146|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.88 secs
 
--> 


Total memory usage is 385112 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

