// Seed: 2771393834
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    input tri1 id_2,
    output tri0 id_3,
    output supply1 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    input supply1 id_0,
    input wire id_1,
    output wor id_2,
    input supply1 id_3,
    output wand id_4
    , id_6
);
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6
  );
  wire id_9;
endmodule
