{
  "module_name": "cx18-scb.c",
  "hash_id": "344b4143b992e6871618d74e566b4a26b453a5a8e3759eb9832e15457fbae8f6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/pci/cx18/cx18-scb.c",
  "human_readable_source": "\n \n\n#include \"cx18-driver.h\"\n#include \"cx18-io.h\"\n#include \"cx18-scb.h\"\n\nvoid cx18_init_scb(struct cx18 *cx)\n{\n\tcx18_setup_page(cx, SCB_OFFSET);\n\tcx18_memset_io(cx, cx->scb, 0, 0x10000);\n\n\tcx18_writel(cx, IRQ_APU_TO_CPU,     &cx->scb->apu2cpu_irq);\n\tcx18_writel(cx, IRQ_CPU_TO_APU_ACK, &cx->scb->cpu2apu_irq_ack);\n\tcx18_writel(cx, IRQ_HPU_TO_CPU,     &cx->scb->hpu2cpu_irq);\n\tcx18_writel(cx, IRQ_CPU_TO_HPU_ACK, &cx->scb->cpu2hpu_irq_ack);\n\tcx18_writel(cx, IRQ_PPU_TO_CPU,     &cx->scb->ppu2cpu_irq);\n\tcx18_writel(cx, IRQ_CPU_TO_PPU_ACK, &cx->scb->cpu2ppu_irq_ack);\n\tcx18_writel(cx, IRQ_EPU_TO_CPU,     &cx->scb->epu2cpu_irq);\n\tcx18_writel(cx, IRQ_CPU_TO_EPU_ACK, &cx->scb->cpu2epu_irq_ack);\n\n\tcx18_writel(cx, IRQ_CPU_TO_APU,     &cx->scb->cpu2apu_irq);\n\tcx18_writel(cx, IRQ_APU_TO_CPU_ACK, &cx->scb->apu2cpu_irq_ack);\n\tcx18_writel(cx, IRQ_HPU_TO_APU,     &cx->scb->hpu2apu_irq);\n\tcx18_writel(cx, IRQ_APU_TO_HPU_ACK, &cx->scb->apu2hpu_irq_ack);\n\tcx18_writel(cx, IRQ_PPU_TO_APU,     &cx->scb->ppu2apu_irq);\n\tcx18_writel(cx, IRQ_APU_TO_PPU_ACK, &cx->scb->apu2ppu_irq_ack);\n\tcx18_writel(cx, IRQ_EPU_TO_APU,     &cx->scb->epu2apu_irq);\n\tcx18_writel(cx, IRQ_APU_TO_EPU_ACK, &cx->scb->apu2epu_irq_ack);\n\n\tcx18_writel(cx, IRQ_CPU_TO_HPU,     &cx->scb->cpu2hpu_irq);\n\tcx18_writel(cx, IRQ_HPU_TO_CPU_ACK, &cx->scb->hpu2cpu_irq_ack);\n\tcx18_writel(cx, IRQ_APU_TO_HPU,     &cx->scb->apu2hpu_irq);\n\tcx18_writel(cx, IRQ_HPU_TO_APU_ACK, &cx->scb->hpu2apu_irq_ack);\n\tcx18_writel(cx, IRQ_PPU_TO_HPU,     &cx->scb->ppu2hpu_irq);\n\tcx18_writel(cx, IRQ_HPU_TO_PPU_ACK, &cx->scb->hpu2ppu_irq_ack);\n\tcx18_writel(cx, IRQ_EPU_TO_HPU,     &cx->scb->epu2hpu_irq);\n\tcx18_writel(cx, IRQ_HPU_TO_EPU_ACK, &cx->scb->hpu2epu_irq_ack);\n\n\tcx18_writel(cx, IRQ_CPU_TO_PPU,     &cx->scb->cpu2ppu_irq);\n\tcx18_writel(cx, IRQ_PPU_TO_CPU_ACK, &cx->scb->ppu2cpu_irq_ack);\n\tcx18_writel(cx, IRQ_APU_TO_PPU,     &cx->scb->apu2ppu_irq);\n\tcx18_writel(cx, IRQ_PPU_TO_APU_ACK, &cx->scb->ppu2apu_irq_ack);\n\tcx18_writel(cx, IRQ_HPU_TO_PPU,     &cx->scb->hpu2ppu_irq);\n\tcx18_writel(cx, IRQ_PPU_TO_HPU_ACK, &cx->scb->ppu2hpu_irq_ack);\n\tcx18_writel(cx, IRQ_EPU_TO_PPU,     &cx->scb->epu2ppu_irq);\n\tcx18_writel(cx, IRQ_PPU_TO_EPU_ACK, &cx->scb->ppu2epu_irq_ack);\n\n\tcx18_writel(cx, IRQ_CPU_TO_EPU,     &cx->scb->cpu2epu_irq);\n\tcx18_writel(cx, IRQ_EPU_TO_CPU_ACK, &cx->scb->epu2cpu_irq_ack);\n\tcx18_writel(cx, IRQ_APU_TO_EPU,     &cx->scb->apu2epu_irq);\n\tcx18_writel(cx, IRQ_EPU_TO_APU_ACK, &cx->scb->epu2apu_irq_ack);\n\tcx18_writel(cx, IRQ_HPU_TO_EPU,     &cx->scb->hpu2epu_irq);\n\tcx18_writel(cx, IRQ_EPU_TO_HPU_ACK, &cx->scb->epu2hpu_irq_ack);\n\tcx18_writel(cx, IRQ_PPU_TO_EPU,     &cx->scb->ppu2epu_irq);\n\tcx18_writel(cx, IRQ_EPU_TO_PPU_ACK, &cx->scb->epu2ppu_irq_ack);\n\n\tcx18_writel(cx, SCB_OFFSET + offsetof(struct cx18_scb, apu2cpu_mb),\n\t\t\t&cx->scb->apu2cpu_mb_offset);\n\tcx18_writel(cx, SCB_OFFSET + offsetof(struct cx18_scb, hpu2cpu_mb),\n\t\t\t&cx->scb->hpu2cpu_mb_offset);\n\tcx18_writel(cx, SCB_OFFSET + offsetof(struct cx18_scb, ppu2cpu_mb),\n\t\t\t&cx->scb->ppu2cpu_mb_offset);\n\tcx18_writel(cx, SCB_OFFSET + offsetof(struct cx18_scb, epu2cpu_mb),\n\t\t\t&cx->scb->epu2cpu_mb_offset);\n\tcx18_writel(cx, SCB_OFFSET + offsetof(struct cx18_scb, cpu2apu_mb),\n\t\t\t&cx->scb->cpu2apu_mb_offset);\n\tcx18_writel(cx, SCB_OFFSET + offsetof(struct cx18_scb, hpu2apu_mb),\n\t\t\t&cx->scb->hpu2apu_mb_offset);\n\tcx18_writel(cx, SCB_OFFSET + offsetof(struct cx18_scb, ppu2apu_mb),\n\t\t\t&cx->scb->ppu2apu_mb_offset);\n\tcx18_writel(cx, SCB_OFFSET + offsetof(struct cx18_scb, epu2apu_mb),\n\t\t\t&cx->scb->epu2apu_mb_offset);\n\tcx18_writel(cx, SCB_OFFSET + offsetof(struct cx18_scb, cpu2hpu_mb),\n\t\t\t&cx->scb->cpu2hpu_mb_offset);\n\tcx18_writel(cx, SCB_OFFSET + offsetof(struct cx18_scb, apu2hpu_mb),\n\t\t\t&cx->scb->apu2hpu_mb_offset);\n\tcx18_writel(cx, SCB_OFFSET + offsetof(struct cx18_scb, ppu2hpu_mb),\n\t\t\t&cx->scb->ppu2hpu_mb_offset);\n\tcx18_writel(cx, SCB_OFFSET + offsetof(struct cx18_scb, epu2hpu_mb),\n\t\t\t&cx->scb->epu2hpu_mb_offset);\n\tcx18_writel(cx, SCB_OFFSET + offsetof(struct cx18_scb, cpu2ppu_mb),\n\t\t\t&cx->scb->cpu2ppu_mb_offset);\n\tcx18_writel(cx, SCB_OFFSET + offsetof(struct cx18_scb, apu2ppu_mb),\n\t\t\t&cx->scb->apu2ppu_mb_offset);\n\tcx18_writel(cx, SCB_OFFSET + offsetof(struct cx18_scb, hpu2ppu_mb),\n\t\t\t&cx->scb->hpu2ppu_mb_offset);\n\tcx18_writel(cx, SCB_OFFSET + offsetof(struct cx18_scb, epu2ppu_mb),\n\t\t\t&cx->scb->epu2ppu_mb_offset);\n\tcx18_writel(cx, SCB_OFFSET + offsetof(struct cx18_scb, cpu2epu_mb),\n\t\t\t&cx->scb->cpu2epu_mb_offset);\n\tcx18_writel(cx, SCB_OFFSET + offsetof(struct cx18_scb, apu2epu_mb),\n\t\t\t&cx->scb->apu2epu_mb_offset);\n\tcx18_writel(cx, SCB_OFFSET + offsetof(struct cx18_scb, hpu2epu_mb),\n\t\t\t&cx->scb->hpu2epu_mb_offset);\n\tcx18_writel(cx, SCB_OFFSET + offsetof(struct cx18_scb, ppu2epu_mb),\n\t\t\t&cx->scb->ppu2epu_mb_offset);\n\n\tcx18_writel(cx, SCB_OFFSET + offsetof(struct cx18_scb, cpu_state),\n\t\t\t&cx->scb->ipc_offset);\n\n\tcx18_writel(cx, 1, &cx->scb->epu_state);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}