Assembler report for HPS_CONTROL_FPGA_LED
Wed Aug 24 10:19:22 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: C:/Users/Rafael Alvarez/Desktop/24ago/test_video/video_input_restored/HPS_CONTROL_FPGA_LED.sof
  7. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Wed Aug 24 10:19:22 2016 ;
; Revision Name         ; HPS_CONTROL_FPGA_LED                  ;
; Top-level Entity Name ; HPS_CONTROL_FPGA_LED                  ;
; Family                ; Cyclone V                             ;
; Device                ; 5CSEMA4U23C6                          ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Assembler Settings                                                                                     ;
+-----------------------------------------------------------------------------+----------+---------------+
; Option                                                                      ; Setting  ; Default Value ;
+-----------------------------------------------------------------------------+----------+---------------+
; Use smart compilation                                                       ; Off      ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation  ; On       ; On            ;
; Enable compact report table                                                 ; Off      ; Off           ;
; Generate compressed bitstreams                                              ; On       ; On            ;
; Compression mode                                                            ; Off      ; Off           ;
; Clock source for configuration device                                       ; Internal ; Internal      ;
; Clock frequency of the configuration device                                 ; 10 MHZ   ; 10 MHz        ;
; Divide clock frequency by                                                   ; 1        ; 1             ;
; Auto user code                                                              ; On       ; On            ;
; Configuration device                                                        ; Auto     ; Auto          ;
; Configuration device auto user code                                         ; Off      ; Off           ;
; Generate Tabular Text File (.ttf) For Target Device                         ; Off      ; Off           ;
; Generate Raw Binary File (.rbf) For Target Device                           ; Off      ; Off           ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off      ; Off           ;
; Hexadecimal Output File start address                                       ; 0        ; 0             ;
; Hexadecimal Output File count direction                                     ; Up       ; Up            ;
; Release clears before tri-states                                            ; Off      ; Off           ;
; Auto-restart configuration after error                                      ; On       ; On            ;
; Enable OCT_DONE                                                             ; Off      ; Off           ;
; Use Checkered Pattern as Uninitialized RAM Content                          ; Off      ; Off           ;
; Enable autonomous PCIe HIP mode                                             ; Off      ; Off           ;
; Generate Serial Vector Format File (.svf) for Target Device                 ; Off      ; Off           ;
; Generate a JEDEC STAPL Format File (.jam) for Target Device                 ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off      ; Off           ;
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On       ; On            ;
+-----------------------------------------------------------------------------+----------+---------------+


+------------------------------------------------+
; Assembler Encrypted IP Cores Summary           ;
+--------+------------------------+--------------+
; Vendor ; IP Core Name           ; License Type ;
+--------+------------------------+--------------+
; Altera ; Signal Tap (6AF7 BCE1) ; Licensed     ;
; Altera ; Signal Tap (6AF7 BCEC) ; Licensed     ;
+--------+------------------------+--------------+


+------------------------------------------------------------------------------------------------+
; Assembler Generated Files                                                                      ;
+------------------------------------------------------------------------------------------------+
; File Name                                                                                      ;
+------------------------------------------------------------------------------------------------+
; C:/Users/Rafael Alvarez/Desktop/24ago/test_video/video_input_restored/HPS_CONTROL_FPGA_LED.sof ;
+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/Rafael Alvarez/Desktop/24ago/test_video/video_input_restored/HPS_CONTROL_FPGA_LED.sof ;
+----------------+---------------------------------------------------------------------------------------------------------+
; Option         ; Setting                                                                                                 ;
+----------------+---------------------------------------------------------------------------------------------------------+
; Device         ; 5CSEMA4U23C6                                                                                            ;
; JTAG usercode  ; 0x03001592                                                                                              ;
; Checksum       ; 0x03001592                                                                                              ;
+----------------+---------------------------------------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Wed Aug 24 10:18:39 2016
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off HPS_CONTROL_FPGA_LED -c HPS_CONTROL_FPGA_LED
Info (115030): Assembler is generating device programming files
Warning (11713): The configuration of the Hard Processor Subsystem (HPS) within this design has changed.
The Preloader software that initializes the HPS requires an update.
Using hps_isw_handoff/soc_system_hps_0/, run the Preloader Support Package Generator to update your Preloader software
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 895 megabytes
    Info: Processing ended: Wed Aug 24 10:19:22 2016
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:00:38


