begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*- ******************************************************************************* Copyright (C) 2015 Annapurna Labs Ltd.  This file may be licensed under the terms of the Annapurna Labs Commercial License Agreement.  Alternatively, this file can be distributed under the terms of the GNU General Public License V2 as published by the Free Software Foundation and can be found at http://www.gnu.org/licenses/gpl-2.0.html  Alternatively, redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:      *     Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.      *     Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.  *******************************************************************************/
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|__AL_SERDES_INTERNAL_REGS_H__
end_ifndef

begin_define
define|#
directive|define
name|__AL_SERDES_INTERNAL_REGS_H__
end_define

begin_ifdef
ifdef|#
directive|ifdef
name|__cplusplus
end_ifdef

begin_extern
extern|extern
literal|"C"
block|{
endif|#
directive|endif
comment|/*******************************************************************************  * Per lane register fields  ******************************************************************************/
comment|/*  * RX and TX lane hard reset  * 0 - Hard reset is asserted  * 1 - Hard reset is de-asserted  */
define|#
directive|define
name|SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASS_REG_NUM
value|2
define|#
directive|define
name|SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASS_MASK
value|0x01
define|#
directive|define
name|SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASS_VAL_ASSERT
value|0x00
define|#
directive|define
name|SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASS_VAL_DEASSERT
value|0x01
comment|/*  * RX and TX lane hard reset control  * 0 - Hard reset is taken from the interface pins  * 1 - Hard reset is taken from registers  */
define|#
directive|define
name|SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASSEN_REG_NUM
value|2
define|#
directive|define
name|SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASSEN_MASK
value|0x02
define|#
directive|define
name|SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASSEN_VAL_IFACE
value|0x00
define|#
directive|define
name|SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASSEN_VAL_REGS
value|0x02
comment|/* RX lane power state control */
define|#
directive|define
name|SERDES_IREG_FLD_LANEPCSPSTATE_RX_REG_NUM
value|3
define|#
directive|define
name|SERDES_IREG_FLD_LANEPCSPSTATE_RX_MASK
value|0x1f
define|#
directive|define
name|SERDES_IREG_FLD_LANEPCSPSTATE_RX_VAL_PD
value|0x01
define|#
directive|define
name|SERDES_IREG_FLD_LANEPCSPSTATE_RX_VAL_P2
value|0x02
define|#
directive|define
name|SERDES_IREG_FLD_LANEPCSPSTATE_RX_VAL_P1
value|0x04
define|#
directive|define
name|SERDES_IREG_FLD_LANEPCSPSTATE_RX_VAL_P0S
value|0x08
define|#
directive|define
name|SERDES_IREG_FLD_LANEPCSPSTATE_RX_VAL_P0
value|0x10
comment|/* TX lane power state control */
define|#
directive|define
name|SERDES_IREG_FLD_LANEPCSPSTATE_TX_REG_NUM
value|4
define|#
directive|define
name|SERDES_IREG_FLD_LANEPCSPSTATE_TX_MASK
value|0x1f
define|#
directive|define
name|SERDES_IREG_FLD_LANEPCSPSTATE_TX_VAL_PD
value|0x01
define|#
directive|define
name|SERDES_IREG_FLD_LANEPCSPSTATE_TX_VAL_P2
value|0x02
define|#
directive|define
name|SERDES_IREG_FLD_LANEPCSPSTATE_TX_VAL_P1
value|0x04
define|#
directive|define
name|SERDES_IREG_FLD_LANEPCSPSTATE_TX_VAL_P0S
value|0x08
define|#
directive|define
name|SERDES_IREG_FLD_LANEPCSPSTATE_TX_VAL_P0
value|0x10
comment|/* RX lane word width */
define|#
directive|define
name|SERDES_IREG_FLD_PCSRX_DATAWIDTH_REG_NUM
value|5
define|#
directive|define
name|SERDES_IREG_FLD_PCSRX_DATAWIDTH_MASK
value|0x07
define|#
directive|define
name|SERDES_IREG_FLD_PCSRX_DATAWIDTH_VAL_8
value|0x00
define|#
directive|define
name|SERDES_IREG_FLD_PCSRX_DATAWIDTH_VAL_10
value|0x01
define|#
directive|define
name|SERDES_IREG_FLD_PCSRX_DATAWIDTH_VAL_16
value|0x02
define|#
directive|define
name|SERDES_IREG_FLD_PCSRX_DATAWIDTH_VAL_20
value|0x03
define|#
directive|define
name|SERDES_IREG_FLD_PCSRX_DATAWIDTH_VAL_32
value|0x04
define|#
directive|define
name|SERDES_IREG_FLD_PCSRX_DATAWIDTH_VAL_40
value|0x05
comment|/* TX lane word width */
define|#
directive|define
name|SERDES_IREG_FLD_PCSTX_DATAWIDTH_REG_NUM
value|5
define|#
directive|define
name|SERDES_IREG_FLD_PCSTX_DATAWIDTH_MASK
value|0x70
define|#
directive|define
name|SERDES_IREG_FLD_PCSTX_DATAWIDTH_VAL_8
value|0x00
define|#
directive|define
name|SERDES_IREG_FLD_PCSTX_DATAWIDTH_VAL_10
value|0x10
define|#
directive|define
name|SERDES_IREG_FLD_PCSTX_DATAWIDTH_VAL_16
value|0x20
define|#
directive|define
name|SERDES_IREG_FLD_PCSTX_DATAWIDTH_VAL_20
value|0x30
define|#
directive|define
name|SERDES_IREG_FLD_PCSTX_DATAWIDTH_VAL_32
value|0x40
define|#
directive|define
name|SERDES_IREG_FLD_PCSTX_DATAWIDTH_VAL_40
value|0x50
comment|/* RX lane rate select */
define|#
directive|define
name|SERDES_IREG_FLD_PCSRX_DIVRATE_REG_NUM
value|6
define|#
directive|define
name|SERDES_IREG_FLD_PCSRX_DIVRATE_MASK
value|0x07
define|#
directive|define
name|SERDES_IREG_FLD_PCSRX_DIVRATE_VAL_1_8
value|0x00
define|#
directive|define
name|SERDES_IREG_FLD_PCSRX_DIVRATE_VAL_1_4
value|0x01
define|#
directive|define
name|SERDES_IREG_FLD_PCSRX_DIVRATE_VAL_1_2
value|0x02
define|#
directive|define
name|SERDES_IREG_FLD_PCSRX_DIVRATE_VAL_1_1
value|0x03
comment|/* TX lane rate select */
define|#
directive|define
name|SERDES_IREG_FLD_PCSTX_DIVRATE_REG_NUM
value|6
define|#
directive|define
name|SERDES_IREG_FLD_PCSTX_DIVRATE_MASK
value|0x70
define|#
directive|define
name|SERDES_IREG_FLD_PCSTX_DIVRATE_VAL_1_8
value|0x00
define|#
directive|define
name|SERDES_IREG_FLD_PCSTX_DIVRATE_VAL_1_4
value|0x10
define|#
directive|define
name|SERDES_IREG_FLD_PCSTX_DIVRATE_VAL_1_2
value|0x20
define|#
directive|define
name|SERDES_IREG_FLD_PCSTX_DIVRATE_VAL_1_1
value|0x30
comment|/*  * PMA serial RX-to-TX loop-back enable (from AGC to IO Driver). Serial receive  * to transmit loopback: 0 - Disables loopback 1 - Transmits the untimed,  * partial equalized RX signal out the transmit IO pins  */
define|#
directive|define
name|SERDES_IREG_FLD_LB_RX2TXUNTIMEDEN_REG_NUM
value|7
define|#
directive|define
name|SERDES_IREG_FLD_LB_RX2TXUNTIMEDEN
value|0x10
comment|/*  * PMA TX-to-RX buffered serial loop-back enable (bypasses IO Driver). Serial  * transmit to receive buffered loopback: 0 - Disables loopback 1 - Loops back  * the TX serializer output into the CDR  */
define|#
directive|define
name|SERDES_IREG_FLD_LB_TX2RXBUFTIMEDEN_REG_NUM
value|7
define|#
directive|define
name|SERDES_IREG_FLD_LB_TX2RXBUFTIMEDEN
value|0x20
comment|/*  * PMA TX-to-RX I/O serial loop-back enable (loop back done directly from TX to  * RX pads). Serial IO loopback from the transmit lane IO pins to the receive  * lane IO pins: 0 - Disables loopback 1 - Loops back the driver IO signal to  * the RX IO pins  */
define|#
directive|define
name|SERDES_IREG_FLD_LB_TX2RXIOTIMEDEN_REG_NUM
value|7
define|#
directive|define
name|SERDES_IREG_FLD_LB_TX2RXIOTIMEDEN
value|0x40
comment|/*  * PMA Parallel RX-to-TX loop-back enable. Parallel loopback from the PMA  * receive lane 20-bit data ports, to the transmit lane 20-bit data ports 0 -  * Disables loopback 1 - Loops back the 20-bit receive data port to the  * transmitter  */
define|#
directive|define
name|SERDES_IREG_FLD_LB_PARRX2TXTIMEDEN_REG_NUM
value|7
define|#
directive|define
name|SERDES_IREG_FLD_LB_PARRX2TXTIMEDEN
value|0x80
comment|/*  * PMA CDR recovered-clock loopback enable; asserted when PARRX2TXTIMEDEN is 1.  * Transmit bit clock select: 0 - Selects synthesizer bit clock for transmit 1  * - Selects CDR clock for transmit  */
define|#
directive|define
name|SERDES_IREG_FLD_LB_CDRCLK2TXEN_REG_NUM
value|7
define|#
directive|define
name|SERDES_IREG_FLD_LB_CDRCLK2TXEN
value|0x01
comment|/* Receive lane BIST enable. Active High */
define|#
directive|define
name|SERDES_IREG_FLD_PCSRXBIST_EN_REG_NUM
value|8
define|#
directive|define
name|SERDES_IREG_FLD_PCSRXBIST_EN
value|0x01
comment|/* TX lane BIST enable. Active High */
define|#
directive|define
name|SERDES_IREG_FLD_PCSTXBIST_EN_REG_NUM
value|8
define|#
directive|define
name|SERDES_IREG_FLD_PCSTXBIST_EN
value|0x02
comment|/*  * RX BIST completion signal 0 - Indicates test is not completed 1 - Indicates  * the test has completed, and will remain high until a new test is initiated  */
define|#
directive|define
name|SERDES_IREG_FLD_RXBIST_DONE_REG_NUM
value|8
define|#
directive|define
name|SERDES_IREG_FLD_RXBIST_DONE
value|0x04
comment|/*  * RX BIST error count overflow indicator. Indicates an overflow in the number  * of byte errors identified during the course of the test. This word is stable  * to sample when *_DONE_* signal has asserted  */
define|#
directive|define
name|SERDES_IREG_FLD_RXBIST_ERRCOUNT_OVERFLOW_REG_NUM
value|8
define|#
directive|define
name|SERDES_IREG_FLD_RXBIST_ERRCOUNT_OVERFLOW
value|0x08
comment|/*  * RX BIST locked indicator 0 - Indicates BIST is not word locked and error  * comparisons have not begun yet 1 - Indicates BIST is word locked and error  * comparisons have begun  */
define|#
directive|define
name|SERDES_IREG_FLD_RXBIST_RXLOCKED_REG_NUM
value|8
define|#
directive|define
name|SERDES_IREG_FLD_RXBIST_RXLOCKED
value|0x10
comment|/*  * RX BIST error count word. Indicates the number of byte errors identified  * during the course of the test. This word is stable to sample when *_DONE_*  * signal has asserted  */
define|#
directive|define
name|SERDES_IREG_FLD_RXBIST_ERRCOUNT_MSB_REG_NUM
value|9
define|#
directive|define
name|SERDES_IREG_FLD_RXBIST_ERRCOUNT_LSB_REG_NUM
value|10
comment|/* Tx params */
define|#
directive|define
name|SERDES_IREG_TX_DRV_1_REG_NUM
value|21
define|#
directive|define
name|SERDES_IREG_TX_DRV_1_HLEV_MASK
value|0x7
define|#
directive|define
name|SERDES_IREG_TX_DRV_1_HLEV_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_TX_DRV_1_LEVN_MASK
value|0xf8
define|#
directive|define
name|SERDES_IREG_TX_DRV_1_LEVN_SHIFT
value|3
define|#
directive|define
name|SERDES_IREG_TX_DRV_2_REG_NUM
value|22
define|#
directive|define
name|SERDES_IREG_TX_DRV_2_LEVNM1_MASK
value|0xf
define|#
directive|define
name|SERDES_IREG_TX_DRV_2_LEVNM1_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_TX_DRV_2_LEVNM2_MASK
value|0x30
define|#
directive|define
name|SERDES_IREG_TX_DRV_2_LEVNM2_SHIFT
value|4
define|#
directive|define
name|SERDES_IREG_TX_DRV_3_REG_NUM
value|23
define|#
directive|define
name|SERDES_IREG_TX_DRV_3_LEVNP1_MASK
value|0x7
define|#
directive|define
name|SERDES_IREG_TX_DRV_3_LEVNP1_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_TX_DRV_3_SLEW_MASK
value|0x18
define|#
directive|define
name|SERDES_IREG_TX_DRV_3_SLEW_SHIFT
value|3
comment|/* Rx params */
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_1_REG_NUM
value|24
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_1_DCGAIN_MASK
value|0x7
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_1_DCGAIN_SHIFT
value|0
comment|/* DFE post-shaping tap 3dB frequency */
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_1_DFEPSTAP3DB_MASK
value|0x38
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_1_DFEPSTAP3DB_SHIFT
value|3
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_2_REG_NUM
value|25
comment|/* DFE post-shaping tap gain */
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_2_DFEPSTAPGAIN_MASK
value|0x7
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_2_DFEPSTAPGAIN_SHIFT
value|0
comment|/* DFE first tap gain control */
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_2_DFETAP1GAIN_MASK
value|0x78
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_2_DFETAP1GAIN_SHIFT
value|3
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_3_REG_NUM
value|26
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_3_DFETAP2GAIN_MASK
value|0xf
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_3_DFETAP2GAIN_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_3_DFETAP3GAIN_MASK
value|0xf0
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_3_DFETAP3GAIN_SHIFT
value|4
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_4_REG_NUM
value|27
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_4_DFETAP4GAIN_MASK
value|0xf
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_4_DFETAP4GAIN_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_4_LOFREQAGCGAIN_MASK
value|0x70
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_4_LOFREQAGCGAIN_SHIFT
value|4
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_5_REG_NUM
value|28
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_5_PRECAL_CODE_SEL_MASK
value|0x7
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_5_PRECAL_CODE_SEL_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_5_HIFREQAGCCAP_MASK
value|0xf8
define|#
directive|define
name|SERDES_IREG_RX_CALEQ_5_HIFREQAGCCAP_SHIFT
value|3
comment|/* RX lane best eye point measurement result */
define|#
directive|define
name|SERDES_IREG_RXEQ_BEST_EYE_MSB_VAL_REG_NUM
value|29
define|#
directive|define
name|SERDES_IREG_RXEQ_BEST_EYE_LSB_VAL_REG_NUM
value|30
define|#
directive|define
name|SERDES_IREG_RXEQ_BEST_EYE_LSB_VAL_MASK
value|0x3F
comment|/*  * Adaptive RX Equalization enable  * 0 - Disables adaptive RX equalization.  * 1 - Enables adaptive RX equalization.  */
define|#
directive|define
name|SERDES_IREG_FLD_PCSRXEQ_START_REG_NUM
value|31
define|#
directive|define
name|SERDES_IREG_FLD_PCSRXEQ_START
value|(1<< 0)
comment|/*  * Enables an eye diagram measurement  * within the PHY.  * 0 - Disables eye diagram measurement  * 1 - Enables eye diagram measurement  */
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSMIN_START_REG_NUM
value|31
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSMIN_START
value|(1<< 1)
comment|/*  * RX lane single roam eye point measurement start signal.  * If asserted, single measurement at fix XADJUST and YADJUST is started.  */
define|#
directive|define
name|SERDES_IREG_FLD_RXCALROAMEYEMEASIN_CYCLEEN_REG_NUM
value|31
define|#
directive|define
name|SERDES_IREG_FLD_RXCALROAMEYEMEASIN_CYCLEEN_START
value|(1<< 2)
comment|/*  * PHY Eye diagram measurement status  * signal  * 0 - Indicates eye diagram results are not  * valid for sampling  * 1 - Indicates eye diagram is complete and  * results are valid for sampling  */
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_DONE_REG_NUM
value|32
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_DONE
value|(1<< 0)
comment|/*  * Eye diagram error signal. Indicates if the  * measurement was invalid because the eye  * diagram was interrupted by the link entering  * electrical idle.  * 0 - Indicates eye diagram is valid  * 1- Indicates an error occurred, and the eye  * diagram measurement should be re-run  */
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_ERR_REG_NUM
value|32
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_ERR
value|(1<< 1)
comment|/*  * PHY Adaptive Equalization status  * 0 - Indicates Adaptive Equalization results are not valid for sampling  * 1 - Indicates Adaptive Equalization is complete and results are valid for  *     sampling  */
define|#
directive|define
name|SERDES_IREG_FLD_RXCALROAMEYEMEASDONE_REG_NUM
value|32
define|#
directive|define
name|SERDES_IREG_FLD_RXCALROAMEYEMEASDONE
value|(1<< 2)
comment|/*  *  * PHY Adaptive Equalization Status Signal  * 0 â Indicates adaptive equalization results  * are not valid for sampling  * 1 â Indicates adaptive equalization is  * complete and results are valid for sampling.  */
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_DONE_REG_NUM
value|32
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_DONE
value|(1<< 3)
comment|/*  * 7-bit eye diagram time adjust control  * - 6-bits per UI  * - spans 2 UI  */
define|#
directive|define
name|SERDES_IREG_FLD_RXCALROAMXADJUST_REG_NUM
value|33
comment|/* 6-bit eye diagram voltage adjust control - spans +/-300mVdiff */
define|#
directive|define
name|SERDES_IREG_FLD_RXCALROAMYADJUST_REG_NUM
value|34
comment|/*  * Eye diagram status signal. Safe for  * sampling when *DONE* signal has  * asserted  * 14'h0000 - Completely Closed Eye  * 14'hFFFF - Completely Open Eye  */
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_EYESUM_MSB_REG_NUM
value|35
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_EYESUM_MSB_MAKE
value|0xFF
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_EYESUM_MSB_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_EYESUM_LSB_REG_NUM
value|36
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_EYESUM_LSB_MAKE
value|0x3F
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_EYESUM_LSB_SHIFT
value|0
comment|/*  * RX lane single roam eye point measurement result.  * If 0, eye is open at current XADJUST and YADJUST settings.  */
define|#
directive|define
name|SERDES_IREG_FLD_RXCALROAMEYEMEAS_ACC_MSB_REG_NUM
value|37
define|#
directive|define
name|SERDES_IREG_FLD_RXCALROAMEYEMEAS_ACC_LSB_REG_NUM
value|38
comment|/*  * Override enable for CDR lock to reference clock  * 0 - CDR is always locked to reference  * 1 - CDR operation mode (Lock2Reference or Lock2data are controlled internally  *     depending on the incoming signal and ppm status)  */
define|#
directive|define
name|SERDES_IREG_FLD_RXLOCK2REF_OVREN_REG_NUM
value|39
define|#
directive|define
name|SERDES_IREG_FLD_RXLOCK2REF_OVREN
value|(1<< 1)
comment|/*  * Selects Eye to capture based on edge  * 0 - Capture 1st Eye in Eye Diagram  * 1 - Capture 2nd Eye in Eye Diagram measurement  */
define|#
directive|define
name|SERDES_IREG_FLD_RXROAM_XORBITSEL_REG_NUM
value|39
define|#
directive|define
name|SERDES_IREG_FLD_RXROAM_XORBITSEL
value|(1<< 2)
define|#
directive|define
name|SERDES_IREG_FLD_RXROAM_XORBITSEL_1ST
value|0
define|#
directive|define
name|SERDES_IREG_FLD_RXROAM_XORBITSEL_2ND
value|(1<< 2)
comment|/*  * RX Signal detect. 0 indicates no signal, 1 indicates signal detected.  */
define|#
directive|define
name|SERDES_IREG_FLD_RXRANDET_REG_NUM
value|41
define|#
directive|define
name|SERDES_IREG_FLD_RXRANDET_STAT
value|0x20
comment|/*  * RX data polarity inversion control:  * 1'b0: no inversion  * 1'b1: invert polarity  */
define|#
directive|define
name|SERDES_IREG_FLD_POLARITY_RX_REG_NUM
value|46
define|#
directive|define
name|SERDES_IREG_FLD_POLARITY_RX_INV
value|(1<< 0)
comment|/*  * TX data polarity inversion control:  * 1'b0: no inversion  * 1'b1: invert polarity  */
define|#
directive|define
name|SERDES_IREG_FLD_POLARITY_TX_REG_NUM
value|46
define|#
directive|define
name|SERDES_IREG_FLD_POLARITY_TX_INV
value|(1<< 1)
comment|/* LANEPCSPSTATE* override enable (Active low) */
define|#
directive|define
name|SERDES_IREG_FLD_LANEPCSPSTATE_LOCWREN_REG_NUM
value|85
define|#
directive|define
name|SERDES_IREG_FLD_LANEPCSPSTATE_LOCWREN
value|(1<< 0)
comment|/* LB* override enable (Active low) */
define|#
directive|define
name|SERDES_IREG_FLD_LB_LOCWREN_REG_NUM
value|85
define|#
directive|define
name|SERDES_IREG_FLD_LB_LOCWREN
value|(1<< 1)
comment|/* PCSRX* override enable (Active low) */
define|#
directive|define
name|SERDES_IREG_FLD_PCSRX_LOCWREN_REG_NUM
value|85
define|#
directive|define
name|SERDES_IREG_FLD_PCSRX_LOCWREN
value|(1<< 4)
comment|/* PCSRXBIST* override enable (Active low) */
define|#
directive|define
name|SERDES_IREG_FLD_PCSRXBIST_LOCWREN_REG_NUM
value|85
define|#
directive|define
name|SERDES_IREG_FLD_PCSRXBIST_LOCWREN
value|(1<< 5)
comment|/* PCSRXEQ* override enable (Active low) */
define|#
directive|define
name|SERDES_IREG_FLD_PCSRXEQ_LOCWREN_REG_NUM
value|85
define|#
directive|define
name|SERDES_IREG_FLD_PCSRXEQ_LOCWREN
value|(1<< 6)
comment|/* PCSTX* override enable (Active low) */
define|#
directive|define
name|SERDES_IREG_FLD_PCSTX_LOCWREN_REG_NUM
value|85
define|#
directive|define
name|SERDES_IREG_FLD_PCSTX_LOCWREN
value|(1<< 7)
comment|/*  * group registers:  * SERDES_IREG_FLD_RXCALEYEDIAGFSMIN_LOCWREN,  * SERDES_IREG_FLD_RXCALROAMEYEMEASIN_LOCWREN  * SERDES_IREG_FLD_RXCALROAMXADJUST_LOCWREN  */
define|#
directive|define
name|SERDES_IREG_FLD_RXCAL_LOCWREN_REG_NUM
value|86
comment|/* PCSTXBIST* override enable (Active low) */
define|#
directive|define
name|SERDES_IREG_FLD_PCSTXBIST_LOCWREN_REG_NUM
value|86
define|#
directive|define
name|SERDES_IREG_FLD_PCSTXBIST_LOCWREN
value|(1<< 0)
comment|/* Override RX_CALCEQ through the internal registers (Active low) */
define|#
directive|define
name|SERDES_IREG_FLD_RX_DRV_OVERRIDE_EN_REG_NUM
value|86
define|#
directive|define
name|SERDES_IREG_FLD_RX_DRV_OVERRIDE_EN
value|(1<< 3)
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSMIN_LOCWREN_REG_NUM
value|86
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSMIN_LOCWREN
value|(1<< 4)
comment|/* RXCALROAMEYEMEASIN* override enable - Active Low */
define|#
directive|define
name|SERDES_IREG_FLD_RXCALROAMEYEMEASIN_LOCWREN_REG_NUM
value|86
define|#
directive|define
name|SERDES_IREG_FLD_RXCALROAMEYEMEASIN_LOCWREN
value|(1<< 6)
comment|/* RXCALROAMXADJUST* override enable - Active Low */
define|#
directive|define
name|SERDES_IREG_FLD_RXCALROAMXADJUST_LOCWREN_REG_NUM
value|86
define|#
directive|define
name|SERDES_IREG_FLD_RXCALROAMXADJUST_LOCWREN
value|(1<< 7)
comment|/* RXCALROAMYADJUST* override enable - Active Low */
define|#
directive|define
name|SERDES_IREG_FLD_RXCALROAMYADJUST_LOCWREN_REG_NUM
value|87
define|#
directive|define
name|SERDES_IREG_FLD_RXCALROAMYADJUST_LOCWREN
value|(1<< 0)
comment|/* RXCDRCALFOSC* override enable. Active Low */
define|#
directive|define
name|SERDES_IREG_FLD_RXCDRCALFOSC_LOCWREN_REG_NUM
value|87
define|#
directive|define
name|SERDES_IREG_FLD_RXCDRCALFOSC_LOCWREN
value|(1<< 1)
comment|/* Over-write enable for RXEYEDIAGFSM_INITXVAL */
define|#
directive|define
name|SERDES_IREG_FLD_RXEYEDIAGFSM_LOCWREN_REG_NUM
value|87
define|#
directive|define
name|SERDES_IREG_FLD_RXEYEDIAGFSM_LOCWREN
value|(1<< 2)
comment|/* Over-write enable for CMNCLKGENMUXSEL_TXINTERNAL */
define|#
directive|define
name|SERDES_IREG_FLD_RXTERMHIZ_LOCWREN_REG_NUM
value|87
define|#
directive|define
name|SERDES_IREG_FLD_RXTERMHIZ_LOCWREN
value|(1<< 3)
comment|/* TXCALTCLKDUTY* override enable. Active Low */
define|#
directive|define
name|SERDES_IREG_FLD_TXCALTCLKDUTY_LOCWREN_REG_NUM
value|87
define|#
directive|define
name|SERDES_IREG_FLD_TXCALTCLKDUTY_LOCWREN
value|(1<< 4)
comment|/* Override TX_DRV through the internal registers (Active low) */
define|#
directive|define
name|SERDES_IREG_FLD_TX_DRV_OVERRIDE_EN_REG_NUM
value|87
define|#
directive|define
name|SERDES_IREG_FLD_TX_DRV_OVERRIDE_EN
value|(1<< 5)
comment|/*******************************************************************************  * Common lane register fields - PMA  ******************************************************************************/
comment|/*  * Common lane hard reset control  * 0 - Hard reset is taken from the interface pins  * 1 - Hard reset is taken from registers  */
define|#
directive|define
name|SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASSEN_SYNTH_REG_NUM
value|2
define|#
directive|define
name|SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASSEN_SYNTH_MASK
value|0x01
define|#
directive|define
name|SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASSEN_SYNTH_VAL_IFACE
value|0x00
define|#
directive|define
name|SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASSEN_SYNTH_VAL_REGS
value|0x01
comment|/*  * Common lane hard reset  * 0 - Hard reset is asserted  * 1 - Hard reset is de-asserted  */
define|#
directive|define
name|SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASS_SYNTH_REG_NUM
value|2
define|#
directive|define
name|SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASS_SYNTH_MASK
value|0x02
define|#
directive|define
name|SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASS_SYNTH_VAL_ASSERT
value|0x00
define|#
directive|define
name|SERDES_IREG_FLD_CMNCTLPOR_HARDRSTBYPASS_SYNTH_VAL_DEASSERT
value|0x02
comment|/* Synth power state control */
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCSPSTATE_SYNTH_REG_NUM
value|3
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCSPSTATE_SYNTH_MASK
value|0x1f
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCSPSTATE_SYNTH_VAL_PD
value|0x01
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCSPSTATE_SYNTH_VAL_P2
value|0x02
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCSPSTATE_SYNTH_VAL_P1
value|0x04
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCSPSTATE_SYNTH_VAL_P0S
value|0x08
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCSPSTATE_SYNTH_VAL_P0
value|0x10
comment|/* Transmit datapath FIFO enable (Active High) */
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCS_TXENABLE_REG_NUM
value|8
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCS_TXENABLE
value|(1<< 2)
comment|/*  * RX lost of signal detector enable  * - 0 - disable  * - 1 - enable  */
define|#
directive|define
name|SERDES_IREG_FLD_RXLOSDET_ENABLE_REG_NUM
value|13
define|#
directive|define
name|SERDES_IREG_FLD_RXLOSDET_ENABLE
value|AL_BIT(4)
comment|/* Signal Detect Threshold Level */
define|#
directive|define
name|SERDES_IREG_FLD_RXELECIDLE_SIGDETTHRESH_REG_NUM
value|15
define|#
directive|define
name|SERDES_IREG_FLD_RXELECIDLE_SIGDETTHRESH_MASK
value|AL_FIELD_MASK(2, 0)
comment|/* LOS Detect Threshold Level */
define|#
directive|define
name|SERDES_IREG_FLD_RXLOSDET_THRESH_REG_NUM
value|15
define|#
directive|define
name|SERDES_IREG_FLD_RXLOSDET_THRESH_MASK
value|AL_FIELD_MASK(4, 3)
define|#
directive|define
name|SERDES_IREG_FLD_RXLOSDET_THRESH_SHIFT
value|3
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_COARSE_ITER_NUM_REG_NUM
value|30
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_COARSE_ITER_NUM_MASK
value|0x7f
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_COARSE_ITER_NUM_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_FINE_ITER_NUM_REG_NUM
value|31
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_FINE_ITER_NUM_MASK
value|0x7f
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_FINE_ITER_NUM_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_COARSE_RUN1_MASK_REG_NUM
value|32
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_COARSE_RUN1_MASK_MASK
value|0xff
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_COARSE_RUN1_MASK_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_COARSE_RUN2_MASK_REG_NUM
value|33
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_COARSE_RUN2_MASK_MASK
value|0x1
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_COARSE_RUN2_MASK_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_COARSE_STEP_REG_NUM
value|33
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_COARSE_STEP_MASK
value|0x3e
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_COARSE_STEP_SHIFT
value|1
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_FINE_RUN1_MASK_REG_NUM
value|34
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_FINE_RUN1_MASK_MASK
value|0xff
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_FINE_RUN1_MASK_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_FINE_RUN2_MASK_REG_NUM
value|35
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_FINE_RUN2_MASK_MASK
value|0x1
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_FINE_RUN2_MASK_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_FINE_STEP_REG_NUM
value|35
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_FINE_STEP_MASK
value|0x3e
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_FINE_STEP_SHIFT
value|1
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_LOOKUP_CODE_EN_REG_NUM
value|36
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_LOOKUP_CODE_EN_MASK
value|0xff
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_LOOKUP_CODE_EN_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_LOOKUP_LASTCODE_REG_NUM
value|37
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_LOOKUP_LASTCODE_MASK
value|0x7
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_LOOKUP_LASTCODE_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_DCGAIN_LUP0_REG_NUM
value|43
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_DCGAIN_LUP0_MASK
value|0x7
define|#
directive|define
name|SERDES_IREG_FLD_RXEQ_DCGAIN_LUP0_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_FLD_TX_BIST_PAT_REG_NUM
parameter_list|(
name|byte_num
parameter_list|)
value|(56 + (byte_num))
define|#
directive|define
name|SERDES_IREG_FLD_TX_BIST_PAT_NUM_BYTES
value|10
comment|/*  * Selects the transmit BIST mode:  * 0 - Uses the 80-bit internal memory pattern (w/ OOB)  * 1 - Uses a 27 PRBS pattern  * 2 - Uses a 223 PRBS pattern  * 3 - Uses a 231 PRBS pattern  * 4 - Uses a 1010 clock pattern  * 5 and above - Reserved  */
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCSBIST_MODESEL_REG_NUM
value|80
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCSBIST_MODESEL_MASK
value|0x07
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCSBIST_MODESEL_VAL_USER
value|0x00
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCSBIST_MODESEL_VAL_PRBS7
value|0x01
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCSBIST_MODESEL_VAL_PRBS23
value|0x02
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCSBIST_MODESEL_VAL_PRBS31
value|0x03
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCSBIST_MODESEL_VAL_CLK1010
value|0x04
comment|/* Single-Bit error injection enable (on posedge) */
define|#
directive|define
name|SERDES_IREG_FLD_TXBIST_BITERROR_EN_REG_NUM
value|80
define|#
directive|define
name|SERDES_IREG_FLD_TXBIST_BITERROR_EN
value|0x20
comment|/* CMNPCIEGEN3* override enable (Active Low) */
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCIEGEN3_LOCWREN_REG_NUM
value|95
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCIEGEN3_LOCWREN
value|(1<< 2)
comment|/* CMNPCS* override enable (Active Low) */
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCS_LOCWREN_REG_NUM
value|95
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCS_LOCWREN
value|(1<< 3)
comment|/* CMNPCSBIST* override enable (Active Low) */
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCSBIST_LOCWREN_REG_NUM
value|95
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCSBIST_LOCWREN
value|(1<< 4)
comment|/* CMNPCSPSTATE* override enable (Active Low) */
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCSPSTATE_LOCWREN_REG_NUM
value|95
define|#
directive|define
name|SERDES_IREG_FLD_CMNPCSPSTATE_LOCWREN
value|(1<< 5)
comment|/*  PCS_EN* override enable (Active Low) */
define|#
directive|define
name|SERDES_IREG_FLD_PCS_LOCWREN_REG_NUM
value|96
define|#
directive|define
name|SERDES_IREG_FLD_PCS_LOCWREN
value|(1<< 3)
comment|/* Eye diagram sample count */
define|#
directive|define
name|SERDES_IREG_FLD_EYE_DIAG_SAMPLE_CNT_MSB_REG_NUM
value|150
define|#
directive|define
name|SERDES_IREG_FLD_EYE_DIAG_SAMPLE_CNT_MSB_MASK
value|0xff
define|#
directive|define
name|SERDES_IREG_FLD_EYE_DIAG_SAMPLE_CNT_MSB_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_FLD_EYE_DIAG_SAMPLE_CNT_LSB_REG_NUM
value|151
define|#
directive|define
name|SERDES_IREG_FLD_EYE_DIAG_SAMPLE_CNT_LSB_MASK
value|0xff
define|#
directive|define
name|SERDES_IREG_FLD_EYE_DIAG_SAMPLE_CNT_LSB_SHIFT
value|0
comment|/* override control */
define|#
directive|define
name|SERDES_IREG_FLD_RXLOCK2REF_LOCWREN_REG_NUM
value|230
define|#
directive|define
name|SERDES_IREG_FLD_RXLOCK2REF_LOCWREN
value|1<< 0
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_BERTHRESHOLD1_REG_NUM
value|623
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_BERTHRESHOLD1_MASK
value|0xff
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_BERTHRESHOLD1_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_BERTHRESHOLD2_REG_NUM
value|624
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_BERTHRESHOLD2_MASK
value|0xff
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_BERTHRESHOLD2_SHIFT
value|0
comment|/* X and Y coefficient return value */
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_X_Y_VALWEIGHT_REG_NUM
value|626
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_XVALWEIGHT_MASK
value|0x0F
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_XVALWEIGHT_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_YVALWEIGHT_MASK
value|0xF0
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_YVALWEIGHT_SHIFT
value|4
comment|/* X coarse scan step */
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_XVALCOARSE_REG_NUM
value|627
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_XVALCOARSE_MASK
value|0x7F
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_XVALCOARSE_SHIFT
value|0
comment|/* X fine scan step */
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_XVALFINE_REG_NUM
value|628
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_XVALFINE_MASK
value|0x7F
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_XVALFINE_SHIFT
value|0
comment|/* Y coarse scan step */
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_YVALCOARSE_REG_NUM
value|629
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_YVALCOARSE_MASK
value|0x0F
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_YVALCOARSE_SHIFT
value|0
comment|/* Y fine scan step */
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_YVALFINE_REG_NUM
value|630
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_YVALFINE_MASK
value|0x0F
define|#
directive|define
name|SERDES_IREG_FLD_RXCALEYEDIAGFSM_YVALFINE_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_FLD_PPMDRIFTCOUNT1_REG_NUM
value|157
define|#
directive|define
name|SERDES_IREG_FLD_PPMDRIFTCOUNT2_REG_NUM
value|158
define|#
directive|define
name|SERDES_IREG_FLD_PPMDRIFTMAX1_REG_NUM
value|159
define|#
directive|define
name|SERDES_IREG_FLD_PPMDRIFTMAX2_REG_NUM
value|160
define|#
directive|define
name|SERDES_IREG_FLD_SYNTHPPMDRIFTMAX1_REG_NUM
value|163
define|#
directive|define
name|SERDES_IREG_FLD_SYNTHPPMDRIFTMAX2_REG_NUM
value|164
comment|/*******************************************************************************  * Common lane register fields - PCS  ******************************************************************************/
define|#
directive|define
name|SERDES_IREG_FLD_PCS_VPCSIF_OVR_RATE_REG_NUM
value|3
define|#
directive|define
name|SERDES_IREG_FLD_PCS_VPCSIF_OVR_RATE_MASK
value|AL_FIELD_MASK(5, 4)
define|#
directive|define
name|SERDES_IREG_FLD_PCS_VPCSIF_OVR_RATE_SHIFT
value|4
define|#
directive|define
name|SERDES_IREG_FLD_PCS_VPCSIF_OVR_RATE_ENA_REG_NUM
value|6
define|#
directive|define
name|SERDES_IREG_FLD_PCS_VPCSIF_OVR_RATE_ENA
value|AL_BIT(2)
define|#
directive|define
name|SERDES_IREG_FLD_PCS_EBUF_FULL_D2R1_REG_NUM
value|18
define|#
directive|define
name|SERDES_IREG_FLD_PCS_EBUF_FULL_D2R1_REG_MASK
value|0x1F
define|#
directive|define
name|SERDES_IREG_FLD_PCS_EBUF_FULL_D2R1_REG_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_FLD_PCS_EBUF_FULL_PCIE_G3_REG_NUM
value|19
define|#
directive|define
name|SERDES_IREG_FLD_PCS_EBUF_FULL_PCIE_G3_REG_MASK
value|0x7C
define|#
directive|define
name|SERDES_IREG_FLD_PCS_EBUF_FULL_PCIE_G3_REG_SHIFT
value|2
define|#
directive|define
name|SERDES_IREG_FLD_PCS_EBUF_RD_THRESHOLD_D2R1_REG_NUM
value|20
define|#
directive|define
name|SERDES_IREG_FLD_PCS_EBUF_RD_THRESHOLD_D2R1_REG_MASK
value|0x1F
define|#
directive|define
name|SERDES_IREG_FLD_PCS_EBUF_RD_THRESHOLD_D2R1_REG_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_FLD_PCS_EBUF_RD_THRESHOLD_PCIE_G3_REG_NUM
value|21
define|#
directive|define
name|SERDES_IREG_FLD_PCS_EBUF_RD_THRESHOLD_PCIE_G3_REG_MASK
value|0x7C
define|#
directive|define
name|SERDES_IREG_FLD_PCS_EBUF_RD_THRESHOLD_PCIE_G3_REG_SHIFT
value|2
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_COARSE_ITER_NUM_REG_NUM
value|22
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_COARSE_ITER_NUM_MASK
value|0x7f
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_COARSE_ITER_NUM_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_FINE_ITER_NUM_REG_NUM
value|34
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_FINE_ITER_NUM_MASK
value|0x7f
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_FINE_ITER_NUM_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_COARSE_RUN1_MASK_REG_NUM
value|23
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_COARSE_RUN1_MASK_MASK
value|0xff
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_COARSE_RUN1_MASK_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_COARSE_RUN2_MASK_REG_NUM
value|22
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_COARSE_RUN2_MASK_MASK
value|0x80
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_COARSE_RUN2_MASK_SHIFT
value|7
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_COARSE_STEP_REG_NUM
value|24
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_COARSE_STEP_MASK
value|0x3e
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_COARSE_STEP_SHIFT
value|1
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_FINE_RUN1_MASK_REG_NUM
value|35
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_FINE_RUN1_MASK_MASK
value|0xff
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_FINE_RUN1_MASK_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_FINE_RUN2_MASK_REG_NUM
value|34
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_FINE_RUN2_MASK_MASK
value|0x80
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_FINE_RUN2_MASK_SHIFT
value|7
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_FINE_STEP_REG_NUM
value|36
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_FINE_STEP_MASK
value|0x1f
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_FINE_STEP_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_LOOKUP_CODE_EN_REG_NUM
value|37
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_LOOKUP_CODE_EN_MASK
value|0xff
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_LOOKUP_CODE_EN_SHIFT
value|0
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_LOOKUP_LASTCODE_REG_NUM
value|36
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_LOOKUP_LASTCODE_MASK
value|0xe0
define|#
directive|define
name|SERDES_IREG_FLD_PCS_RXEQ_LOOKUP_LASTCODE_SHIFT
value|5
ifdef|#
directive|ifdef
name|__cplusplus
block|}
end_extern

begin_endif
endif|#
directive|endif
end_endif

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* __AL_serdes_REG_H */
end_comment

end_unit

