Vivado Simulator 2018.1
Time resolution is 1 ps
Note: La salida LED es correcta en 70000 ps
Time: 70 ns  Iteration: 0  Process: /lab1_tb/line__51  File: D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/Practica_1/Sintesis/Practica_1.srcs/sim_1/imports/Fuentes/lab1_tb.vhd
Note: La salida LED es correcta en 140000 ps
Time: 140 ns  Iteration: 0  Process: /lab1_tb/line__51  File: D:/CESE/4B2025/FPGA - Circuitos Logicos Programables/Practica_1/Sintesis/Practica_1.srcs/sim_1/imports/Fuentes/lab1_tb.vhd
