#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001d8bcbbc130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001d8bcbf9270 .scope module, "tb" "tb" 3 68;
 .timescale -12 -12;
L_000001d8bcbfcb20 .functor NOT 1, L_000001d8bcc80bd0, C4<0>, C4<0>, C4<0>;
L_000001d8bcbfc030 .functor XOR 3, L_000001d8bcc81850, L_000001d8bcc80270, C4<000>, C4<000>;
L_000001d8bcbfc1f0 .functor XOR 3, L_000001d8bcbfc030, L_000001d8bcc81ad0, C4<000>, C4<000>;
v000001d8bcbfb720_0 .net *"_ivl_10", 2 0, L_000001d8bcc81ad0;  1 drivers
v000001d8bcbfbcc0_0 .net *"_ivl_12", 2 0, L_000001d8bcbfc1f0;  1 drivers
v000001d8bcbfbd60_0 .net *"_ivl_2", 2 0, L_000001d8bcc80f90;  1 drivers
v000001d8bcc80b30_0 .net *"_ivl_4", 2 0, L_000001d8bcc81850;  1 drivers
v000001d8bcc81710_0 .net *"_ivl_6", 2 0, L_000001d8bcc80270;  1 drivers
v000001d8bcc81cb0_0 .net *"_ivl_8", 2 0, L_000001d8bcbfc030;  1 drivers
v000001d8bcc81210_0 .var "clk", 0 0;
v000001d8bcc80d10_0 .net "in", 99 0, v000001d8bcbfb0e0_0;  1 drivers
v000001d8bcc815d0_0 .net "out_and_dut", 0 0, L_000001d8bcc81170;  1 drivers
v000001d8bcc81e90_0 .net "out_and_ref", 0 0, L_000001d8bcc81530;  1 drivers
v000001d8bcc81df0_0 .net "out_or_dut", 0 0, L_000001d8bcc81c10;  1 drivers
v000001d8bcc80e50_0 .net "out_or_ref", 0 0, L_000001d8bcc80a90;  1 drivers
v000001d8bcc81350_0 .net "out_xor_dut", 0 0, L_000001d8bcc812b0;  1 drivers
v000001d8bcc806d0_0 .net "out_xor_ref", 0 0, L_000001d8bcc80db0;  1 drivers
v000001d8bcc81490_0 .var/2u "stats1", 287 0;
v000001d8bcc80ef0_0 .var/2u "strobe", 0 0;
v000001d8bcc801d0_0 .net "tb_match", 0 0, L_000001d8bcc80bd0;  1 drivers
v000001d8bcc809f0_0 .net "tb_mismatch", 0 0, L_000001d8bcbfcb20;  1 drivers
v000001d8bcc81670_0 .net "wavedrom_enable", 0 0, v000001d8bcbfbae0_0;  1 drivers
v000001d8bcc817b0_0 .net "wavedrom_title", 511 0, v000001d8bcbfb5e0_0;  1 drivers
L_000001d8bcc80f90 .concat [ 1 1 1 0], L_000001d8bcc80db0, L_000001d8bcc80a90, L_000001d8bcc81530;
L_000001d8bcc81850 .concat [ 1 1 1 0], L_000001d8bcc80db0, L_000001d8bcc80a90, L_000001d8bcc81530;
L_000001d8bcc80270 .concat [ 1 1 1 0], L_000001d8bcc812b0, L_000001d8bcc81c10, L_000001d8bcc81170;
L_000001d8bcc81ad0 .concat [ 1 1 1 0], L_000001d8bcc80db0, L_000001d8bcc80a90, L_000001d8bcc81530;
L_000001d8bcc80bd0 .cmp/eeq 3, L_000001d8bcc80f90, L_000001d8bcbfc1f0;
S_000001d8bcbfa420 .scope module, "good1" "RefModule" 3 115, 4 2 0, S_000001d8bcbf9270;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 1 "out_and";
    .port_info 2 /OUTPUT 1 "out_or";
    .port_info 3 /OUTPUT 1 "out_xor";
v000001d8bcbfb4a0_0 .net "in", 99 0, v000001d8bcbfb0e0_0;  alias, 1 drivers
v000001d8bcbfb220_0 .net "out_and", 0 0, L_000001d8bcc81530;  alias, 1 drivers
v000001d8bcbfb900_0 .net "out_or", 0 0, L_000001d8bcc80a90;  alias, 1 drivers
v000001d8bcbfb360_0 .net "out_xor", 0 0, L_000001d8bcc80db0;  alias, 1 drivers
L_000001d8bcc81530 .reduce/and v000001d8bcbfb0e0_0;
L_000001d8bcc80a90 .reduce/or v000001d8bcbfb0e0_0;
L_000001d8bcc80db0 .reduce/xor v000001d8bcbfb0e0_0;
S_000001d8bcc274d0 .scope module, "stim1" "stimulus_gen" 3 111, 3 6 0, S_000001d8bcbf9270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v000001d8bcbfb040_0 .net "clk", 0 0, v000001d8bcc81210_0;  1 drivers
v000001d8bcbfb0e0_0 .var "in", 99 0;
v000001d8bcbfb9a0_0 .net "tb_match", 0 0, L_000001d8bcc80bd0;  alias, 1 drivers
v000001d8bcbfbae0_0 .var "wavedrom_enable", 0 0;
v000001d8bcbfb5e0_0 .var "wavedrom_title", 511 0;
S_000001d8bcc27660 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 28, 3 28 0, S_000001d8bcc274d0;
 .timescale -12 -12;
v000001d8bcbfaf00_0 .var "count", 3 0;
E_000001d8bcc22a30/0 .event negedge, v000001d8bcbfb040_0;
E_000001d8bcc22a30/1 .event posedge, v000001d8bcbfb040_0;
E_000001d8bcc22a30 .event/or E_000001d8bcc22a30/0, E_000001d8bcc22a30/1;
S_000001d8bcc10670 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 56, 3 56 0, S_000001d8bcc27660;
 .timescale -12 -12;
v000001d8bcbfb680_0 .var/2s "i", 31 0;
E_000001d8bcc22030 .event posedge, v000001d8bcbfb040_0;
E_000001d8bcc221b0 .event negedge, v000001d8bcbfb040_0;
S_000001d8bcc10800 .scope task, "wavedrom_start" "wavedrom_start" 3 19, 3 19 0, S_000001d8bcc274d0;
 .timescale -12 -12;
v000001d8bcbfb400_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001d8bcc10990 .scope task, "wavedrom_stop" "wavedrom_stop" 3 22, 3 22 0, S_000001d8bcc274d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001d8bcc05b10 .scope module, "top_module1" "TopModule" 3 121, 5 3 0, S_000001d8bcbf9270;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 1 "out_and";
    .port_info 2 /OUTPUT 1 "out_or";
    .port_info 3 /OUTPUT 1 "out_xor";
v000001d8bcbfbb80_0 .net "in", 99 0, v000001d8bcbfb0e0_0;  alias, 1 drivers
v000001d8bcbfbc20_0 .net "out_and", 0 0, L_000001d8bcc81170;  alias, 1 drivers
v000001d8bcbfb180_0 .net "out_or", 0 0, L_000001d8bcc81c10;  alias, 1 drivers
v000001d8bcbfb540_0 .net "out_xor", 0 0, L_000001d8bcc812b0;  alias, 1 drivers
L_000001d8bcc81170 .reduce/and v000001d8bcbfb0e0_0;
L_000001d8bcc81c10 .reduce/or v000001d8bcbfb0e0_0;
L_000001d8bcc812b0 .reduce/xor v000001d8bcbfb0e0_0;
S_000001d8bcc05ca0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 129, 3 129 0, S_000001d8bcbf9270;
 .timescale -12 -12;
E_000001d8bcc235b0 .event edge, v000001d8bcc80ef0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001d8bcc80ef0_0;
    %nor/r;
    %assign/vec4 v000001d8bcc80ef0_0, 0;
    %wait E_000001d8bcc235b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001d8bcc274d0;
T_3 ;
    %fork t_1, S_000001d8bcc27660;
    %jmp t_0;
    .scope S_000001d8bcc27660;
t_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d8bcbfaf00_0, 0, 4;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v000001d8bcbfb0e0_0, 0;
    %wait E_000001d8bcc221b0;
    %wait E_000001d8bcc22a30;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v000001d8bcbfb0e0_0, 0;
    %wait E_000001d8bcc22a30;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 15, 0, 4;
    %assign/vec4 v000001d8bcbfb0e0_0, 0;
    %wait E_000001d8bcc22a30;
    %pushi/vec4 262143, 0, 100;
    %assign/vec4 v000001d8bcbfb0e0_0, 0;
    %wait E_000001d8bcc22a30;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294950912, 0, 32;
    %concati/vec4 0, 0, 4;
    %assign/vec4 v000001d8bcbfb0e0_0, 0;
    %wait E_000001d8bcc22a30;
    %pushi/vec4 128, 0, 100;
    %assign/vec4 v000001d8bcbfb0e0_0, 0;
    %wait E_000001d8bcc22a30;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967287, 0, 32;
    %concati/vec4 15, 0, 4;
    %assign/vec4 v000001d8bcbfb0e0_0, 0;
    %fork TD_tb.stim1.wavedrom_stop, S_000001d8bcc10990;
    %join;
    %wait E_000001d8bcc221b0;
    %wait E_000001d8bcc22030;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v000001d8bcbfb0e0_0, 0;
    %wait E_000001d8bcc22030;
    %pushi/vec4 7, 0, 100;
    %assign/vec4 v000001d8bcbfb0e0_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d8bcc22a30;
    %load/vec4 v000001d8bcbfaf00_0;
    %pad/u 100;
    %assign/vec4 v000001d8bcbfb0e0_0, 0;
    %load/vec4 v000001d8bcbfaf00_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001d8bcbfaf00_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_000001d8bcc22030;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v000001d8bcbfb0e0_0, 0;
    %wait E_000001d8bcc221b0;
    %fork TD_tb.stim1.wavedrom_stop, S_000001d8bcc10990;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v000001d8bcbfb0e0_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001d8bcc221b0;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v000001d8bcbfb0e0_0, 0;
    %wait E_000001d8bcc22030;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v000001d8bcbfb0e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %fork t_3, S_000001d8bcc10670;
    %jmp t_2;
    .scope S_000001d8bcc10670;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d8bcbfb680_0, 0, 32;
T_3.4 ;
    %load/vec4 v000001d8bcbfb680_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_3.5, 5;
    %wait E_000001d8bcc221b0;
    %pushi/vec4 1, 0, 100;
    %load/vec4 v000001d8bcbfb680_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v000001d8bcbfb0e0_0, 0;
    %wait E_000001d8bcc22030;
    %pushi/vec4 1, 0, 100;
    %load/vec4 v000001d8bcbfb680_0;
    %ix/vec4 4;
    %shiftl 4;
    %inv;
    %assign/vec4 v000001d8bcbfb0e0_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d8bcbfb680_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001d8bcbfb680_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %end;
    .scope S_000001d8bcc27660;
t_2 %join;
    %wait E_000001d8bcc22030;
    %pushi/vec4 0, 0, 100;
    %assign/vec4 v000001d8bcbfb0e0_0, 0;
    %wait E_000001d8bcc22030;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 15, 0, 4;
    %assign/vec4 v000001d8bcbfb0e0_0, 0;
    %wait E_000001d8bcc22030;
    %delay 1, 0;
    %vpi_call/w 3 63 "$finish" {0 0 0};
    %end;
    .scope S_000001d8bcc274d0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_000001d8bcbf9270;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bcc81210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d8bcc80ef0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000001d8bcbf9270;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000001d8bcc81210_0;
    %inv;
    %store/vec4 v000001d8bcc81210_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001d8bcbf9270;
T_6 ;
    %vpi_call/w 3 103 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 104 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d8bcbfb040_0, v000001d8bcc809f0_0, v000001d8bcc80d10_0, v000001d8bcc81e90_0, v000001d8bcc815d0_0, v000001d8bcc80e50_0, v000001d8bcc81df0_0, v000001d8bcc806d0_0, v000001d8bcc81350_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001d8bcbf9270;
T_7 ;
    %load/vec4 v000001d8bcc81490_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_and", &PV<v000001d8bcc81490_0, 192, 32>, &PV<v000001d8bcc81490_0, 160, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has no mismatches.", "out_and" {0 0 0};
T_7.1 ;
    %load/vec4 v000001d8bcc81490_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or", &PV<v000001d8bcc81490_0, 128, 32>, &PV<v000001d8bcc81490_0, 96, 32> {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 141 "$display", "Hint: Output '%s' has no mismatches.", "out_or" {0 0 0};
T_7.3 ;
    %load/vec4 v000001d8bcc81490_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %vpi_call/w 3 142 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_xor", &PV<v000001d8bcc81490_0, 64, 32>, &PV<v000001d8bcc81490_0, 32, 32> {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 143 "$display", "Hint: Output '%s' has no mismatches.", "out_xor" {0 0 0};
T_7.5 ;
    %vpi_call/w 3 145 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001d8bcc81490_0, 256, 32>, &PV<v000001d8bcc81490_0, 0, 32> {0 0 0};
    %vpi_call/w 3 146 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 147 "$display", "Mismatches: %1d in %1d samples", &PV<v000001d8bcc81490_0, 256, 32>, &PV<v000001d8bcc81490_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000001d8bcbf9270;
T_8 ;
    %wait E_000001d8bcc22a30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d8bcc81490_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d8bcc81490_0, 4, 32;
    %load/vec4 v000001d8bcc801d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001d8bcc81490_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d8bcc81490_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d8bcc81490_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d8bcc81490_0, 4, 32;
T_8.0 ;
    %load/vec4 v000001d8bcc81e90_0;
    %load/vec4 v000001d8bcc81e90_0;
    %load/vec4 v000001d8bcc815d0_0;
    %xor;
    %load/vec4 v000001d8bcc81e90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000001d8bcc81490_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d8bcc81490_0, 4, 32;
T_8.6 ;
    %load/vec4 v000001d8bcc81490_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d8bcc81490_0, 4, 32;
T_8.4 ;
    %load/vec4 v000001d8bcc80e50_0;
    %load/vec4 v000001d8bcc80e50_0;
    %load/vec4 v000001d8bcc81df0_0;
    %xor;
    %load/vec4 v000001d8bcc80e50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v000001d8bcc81490_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 165 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d8bcc81490_0, 4, 32;
T_8.10 ;
    %load/vec4 v000001d8bcc81490_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d8bcc81490_0, 4, 32;
T_8.8 ;
    %load/vec4 v000001d8bcc806d0_0;
    %load/vec4 v000001d8bcc806d0_0;
    %load/vec4 v000001d8bcc81350_0;
    %xor;
    %load/vec4 v000001d8bcc806d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v000001d8bcc81490_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 168 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d8bcc81490_0, 4, 32;
T_8.14 ;
    %load/vec4 v000001d8bcc81490_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d8bcc81490_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d8bcbf9270;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 176 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 177 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob052_gates100_test.sv";
    "dataset_code-complete-iccad2023/Prob052_gates100_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob052_gates100/Prob052_gates100_sample01.sv";
