Analysis & Synthesis report for Lab4
Mon Jun 03 04:42:04 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Jun 03 04:42:04 2019           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; Lab4                                        ;
; Top-level Entity Name       ; latticehx1k                                 ;
; Family                      ; MAX V                                       ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 5M2210ZF324I5      ;                    ;
; Top-level entity name                                            ; latticehx1k        ; Lab4               ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                             ;
+----------------------------------+-----------------+------------------------+--------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path               ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------------------+---------+
; uarttxbuf.v                      ; yes             ; User Verilog HDL File  ; C:/Users/Arman/Desktop/Lab4/uarttxbuf.v    ;         ;
; regrce.v                         ; yes             ; User Verilog HDL File  ; C:/Users/Arman/Desktop/Lab4/regrce.v       ;         ;
; printable.v                      ; yes             ; User Verilog HDL File  ; C:/Users/Arman/Desktop/Lab4/printable.v    ;         ;
; lfsr.v                           ; yes             ; User Verilog HDL File  ; C:/Users/Arman/Desktop/Lab4/lfsr.v         ;         ;
; latticehx1k.v                    ; yes             ; User Verilog HDL File  ; C:/Users/Arman/Desktop/Lab4/latticehx1k.v  ;         ;
; Lab4_140L.v                      ; yes             ; User Verilog HDL File  ; C:/Users/Arman/Desktop/Lab4/Lab4_140L.v    ;         ;
; fake_fifo.v                      ; yes             ; User Verilog HDL File  ; C:/Users/Arman/Desktop/Lab4/fake_fifo.v    ;         ;
; decodeKeysL4.v                   ; yes             ; User Verilog HDL File  ; C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v ;         ;
; buart.v                          ; yes             ; User Verilog HDL File  ; C:/Users/Arman/Desktop/Lab4/buart.v        ;         ;
; bin2AsciiHex.v                   ; yes             ; User Verilog HDL File  ; C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v ;         ;
; asciiHex2Bin.v                   ; yes             ; User Verilog HDL File  ; C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jun 03 04:41:55 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file uarttxbuf.v
    Info (12023): Found entity 1: uartTxBuf File: C:/Users/Arman/Desktop/Lab4/uarttxbuf.v Line: 13
    Info (12023): Found entity 2: emitcrlf_fsm File: C:/Users/Arman/Desktop/Lab4/uarttxbuf.v Line: 173
    Info (12023): Found entity 3: tx_fsm File: C:/Users/Arman/Desktop/Lab4/uarttxbuf.v Line: 242
Info (12021): Found 1 design units, including 1 entities, in source file top_sft.v
    Info (12023): Found entity 1: top_sft File: C:/Users/Arman/Desktop/Lab4/top_sft.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_sft.v
    Info (12023): Found entity 1: tb_sft File: C:/Users/Arman/Desktop/Lab4/tb_sft.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file regrce.v
    Info (12023): Found entity 1: regrce File: C:/Users/Arman/Desktop/Lab4/regrce.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file printable.v
    Info (12023): Found entity 1: printable File: C:/Users/Arman/Desktop/Lab4/printable.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file lfsr.v
    Info (12023): Found entity 1: lfsr File: C:/Users/Arman/Desktop/Lab4/lfsr.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file latticehx1k.v
    Info (12023): Found entity 1: inpin File: C:/Users/Arman/Desktop/Lab4/latticehx1k.v Line: 42
    Info (12023): Found entity 2: resetGen File: C:/Users/Arman/Desktop/Lab4/latticehx1k.v Line: 64
    Info (12023): Found entity 3: latticehx1k File: C:/Users/Arman/Desktop/Lab4/latticehx1k.v Line: 97
    Info (12023): Found entity 4: latticehx1k_pll File: C:/Users/Arman/Desktop/Lab4/latticehx1k.v Line: 274
    Info (12023): Found entity 5: N_bit_counter File: C:/Users/Arman/Desktop/Lab4/latticehx1k.v Line: 318
Info (12021): Found 3 design units, including 3 entities, in source file lab4_140l.v
    Info (12023): Found entity 1: Lab4_140L File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 1
    Info (12023): Found entity 2: scdp File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 111
    Info (12023): Found entity 3: scctrl File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 250
Info (12021): Found 1 design units, including 1 entities, in source file fake_pll.v
    Info (12023): Found entity 1: fake_pll File: C:/Users/Arman/Desktop/Lab4/fake_pll.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file fake_fifo.v
    Info (12023): Found entity 1: fifo File: C:/Users/Arman/Desktop/Lab4/fake_fifo.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file fake_buart.v
    Info (12023): Found entity 1: fake_buart File: C:/Users/Arman/Desktop/Lab4/fake_buart.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file dispstring.v
    Info (12023): Found entity 1: dispString File: C:/Users/Arman/Desktop/Lab4/dispString.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decodekeysl4.v
    Info (12023): Found entity 1: decodeKeysL4 File: C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v Line: 36
Info (12021): Found 5 design units, including 5 entities, in source file buart.v
    Info (12023): Found entity 1: baudgen File: C:/Users/Arman/Desktop/Lab4/buart.v Line: 42
    Info (12023): Found entity 2: baudgen2 File: C:/Users/Arman/Desktop/Lab4/buart.v Line: 62
    Info (12023): Found entity 3: uart File: C:/Users/Arman/Desktop/Lab4/buart.v Line: 91
    Info (12023): Found entity 4: rxuart File: C:/Users/Arman/Desktop/Lab4/buart.v Line: 132
    Info (12023): Found entity 5: buart File: C:/Users/Arman/Desktop/Lab4/buart.v Line: 199
Info (12021): Found 1 design units, including 1 entities, in source file bin2asciihex.v
    Info (12023): Found entity 1: bin2AsciiHex File: C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file asciihex2bin.v
    Info (12023): Found entity 1: asciiHex2Bin File: C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v Line: 6
Info (12127): Elaborating entity "latticehx1k" for the top level hierarchy
Info (12128): Elaborating entity "latticehx1k_pll" for hierarchy "latticehx1k_pll:latticehx1k_pll_inst" File: C:/Users/Arman/Desktop/Lab4/latticehx1k.v Line: 137
Info (12128): Elaborating entity "inpin" for hierarchy "inpin:_rcxd" File: C:/Users/Arman/Desktop/Lab4/latticehx1k.v Line: 171
Info (12128): Elaborating entity "uartTxBuf" for hierarchy "uartTxBuf:ufifo" File: C:/Users/Arman/Desktop/Lab4/latticehx1k.v Line: 187
Info (12128): Elaborating entity "fifo" for hierarchy "uartTxBuf:ufifo|fifo:fifo" File: C:/Users/Arman/Desktop/Lab4/uarttxbuf.v Line: 75
Warning (10230): Verilog HDL assignment warning at fake_fifo.v(34): truncated value with size 32 to match size of target (9) File: C:/Users/Arman/Desktop/Lab4/fake_fifo.v Line: 34
Warning (10230): Verilog HDL assignment warning at fake_fifo.v(39): truncated value with size 32 to match size of target (9) File: C:/Users/Arman/Desktop/Lab4/fake_fifo.v Line: 39
Info (12128): Elaborating entity "tx_fsm" for hierarchy "uartTxBuf:ufifo|tx_fsm:tx_fsm" File: C:/Users/Arman/Desktop/Lab4/uarttxbuf.v Line: 91
Info (10264): Verilog HDL Case Statement information at uarttxbuf.v(325): all case item expressions in this case statement are onehot File: C:/Users/Arman/Desktop/Lab4/uarttxbuf.v Line: 325
Info (12128): Elaborating entity "emitcrlf_fsm" for hierarchy "uartTxBuf:ufifo|emitcrlf_fsm:emitcrlf_fsm" File: C:/Users/Arman/Desktop/Lab4/uarttxbuf.v Line: 101
Info (12128): Elaborating entity "buart" for hierarchy "buart:buart" File: C:/Users/Arman/Desktop/Lab4/latticehx1k.v Line: 201
Info (12128): Elaborating entity "rxuart" for hierarchy "buart:buart|rxuart:_rx" File: C:/Users/Arman/Desktop/Lab4/buart.v Line: 217
Info (12128): Elaborating entity "baudgen2" for hierarchy "buart:buart|rxuart:_rx|baudgen2:_baudgen" File: C:/Users/Arman/Desktop/Lab4/buart.v Line: 167
Warning (10230): Verilog HDL assignment warning at buart.v(69): truncated value with size 32 to match size of target (6) File: C:/Users/Arman/Desktop/Lab4/buart.v Line: 69
Warning (10230): Verilog HDL assignment warning at buart.v(77): truncated value with size 32 to match size of target (6) File: C:/Users/Arman/Desktop/Lab4/buart.v Line: 77
Info (12128): Elaborating entity "uart" for hierarchy "buart:buart|uart:_tx" File: C:/Users/Arman/Desktop/Lab4/buart.v Line: 224
Warning (10230): Verilog HDL assignment warning at buart.v(122): truncated value with size 32 to match size of target (4) File: C:/Users/Arman/Desktop/Lab4/buart.v Line: 122
Info (12128): Elaborating entity "baudgen" for hierarchy "buart:buart|uart:_tx|baudgen:_baudgen" File: C:/Users/Arman/Desktop/Lab4/buart.v Line: 111
Warning (10230): Verilog HDL assignment warning at buart.v(48): truncated value with size 32 to match size of target (7) File: C:/Users/Arman/Desktop/Lab4/buart.v Line: 48
Warning (10230): Verilog HDL assignment warning at buart.v(53): truncated value with size 32 to match size of target (7) File: C:/Users/Arman/Desktop/Lab4/buart.v Line: 53
Info (12128): Elaborating entity "resetGen" for hierarchy "resetGen:resetGen" File: C:/Users/Arman/Desktop/Lab4/latticehx1k.v Line: 247
Info (12128): Elaborating entity "N_bit_counter" for hierarchy "resetGen:resetGen|N_bit_counter:uu0" File: C:/Users/Arman/Desktop/Lab4/latticehx1k.v Line: 83
Info (12128): Elaborating entity "Lab4_140L" for hierarchy "Lab4_140L:Lab_UT" File: C:/Users/Arman/Desktop/Lab4/latticehx1k.v Line: 265
Info (12128): Elaborating entity "scdp" for hierarchy "Lab4_140L:Lab_UT|scdp:scdp" File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 44
Info (12128): Elaborating entity "asciiHex2Bin" for hierarchy "Lab4_140L:Lab_UT|scdp:scdp|asciiHex2Bin:a2b" File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 143
Info (12128): Elaborating entity "regrce" for hierarchy "Lab4_140L:Lab_UT|scdp:scdp|regrce:u0" File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 150
Info (12128): Elaborating entity "printable" for hierarchy "Lab4_140L:Lab_UT|scdp:scdp|printable:pinst0" File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 156
Info (12128): Elaborating entity "regrce" for hierarchy "Lab4_140L:Lab_UT|scdp:scdp|regrce:u2" File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 164
Info (12128): Elaborating entity "bin2AsciiHex" for hierarchy "Lab4_140L:Lab_UT|scdp:scdp|bin2AsciiHex:b2a0" File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 182
Info (12128): Elaborating entity "regrce" for hierarchy "Lab4_140L:Lab_UT|scdp:scdp|regrce:rddataDV" File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 199
Info (12128): Elaborating entity "lfsr" for hierarchy "Lab4_140L:Lab_UT|scdp:scdp|lfsr:lfsrInst" File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 236
Info (12128): Elaborating entity "decodeKeysL4" for hierarchy "Lab4_140L:Lab_UT|decodeKeysL4:dk" File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 68
Warning (10036): Verilog HDL or VHDL warning at decodeKeysL4.v(59): object "is_b7_1" assigned a value but never read File: C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v Line: 59
Info (12128): Elaborating entity "scctrl" for hierarchy "Lab4_140L:Lab_UT|scctrl:scctrl" File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 100
Error (10122): Verilog HDL Event Control error at Lab4_140L.v(305): mixed single- and double-edge expressions are not supported File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 305
Warning (10235): Verilog HDL Always Construct warning at Lab4_140L.v(311): variable "EmsBitsSl" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 311
Warning (10235): Verilog HDL Always Construct warning at Lab4_140L.v(312): variable "next_state" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 312
Warning (10235): Verilog HDL Always Construct warning at Lab4_140L.v(335): variable "state" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 335
Warning (10235): Verilog HDL Always Construct warning at Lab4_140L.v(337): variable "de_bigE" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 337
Warning (10235): Verilog HDL Always Construct warning at Lab4_140L.v(339): variable "de_bigD" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 339
Warning (10235): Verilog HDL Always Construct warning at Lab4_140L.v(341): variable "de_bigL" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 341
Warning (10235): Verilog HDL Always Construct warning at Lab4_140L.v(350): variable "de_cr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 350
Warning (10235): Verilog HDL Always Construct warning at Lab4_140L.v(359): variable "de_cr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 359
Warning (10235): Verilog HDL Always Construct warning at Lab4_140L.v(361): variable "de_hex" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 361
Warning (10235): Verilog HDL Always Construct warning at Lab4_140L.v(370): variable "de_cr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 370
Warning (10235): Verilog HDL Always Construct warning at Lab4_140L.v(372): variable "de_hex" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 372
Warning (10235): Verilog HDL Always Construct warning at Lab4_140L.v(380): variable "de_hex" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 380
Warning (10235): Verilog HDL Always Construct warning at Lab4_140L.v(388): variable "de_hex" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 388
Warning (10235): Verilog HDL Always Construct warning at Lab4_140L.v(396): variable "de_hex" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 396
Warning (10235): Verilog HDL Always Construct warning at Lab4_140L.v(404): variable "de_hex" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 404
Warning (10235): Verilog HDL Always Construct warning at Lab4_140L.v(412): variable "de_hex" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 412
Warning (10235): Verilog HDL Always Construct warning at Lab4_140L.v(420): variable "de_hex" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 420
Warning (10235): Verilog HDL Always Construct warning at Lab4_140L.v(428): variable "de_hex" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 428
Warning (10235): Verilog HDL Always Construct warning at Lab4_140L.v(436): variable "de_hex" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 436
Warning (10235): Verilog HDL Always Construct warning at Lab4_140L.v(444): variable "de_cr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 444
Warning (10240): Verilog HDL Always Construct warning at Lab4_140L.v(326): inferring latch(es) for variable "EmsLoaded", which holds its previous value in one or more paths through the always construct File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 326
Warning (10240): Verilog HDL Always Construct warning at Lab4_140L.v(326): inferring latch(es) for variable "LdLFSR", which holds its previous value in one or more paths through the always construct File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 326
Warning (10240): Verilog HDL Always Construct warning at Lab4_140L.v(326): inferring latch(es) for variable "nibbleIn1", which holds its previous value in one or more paths through the always construct File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 326
Warning (10240): Verilog HDL Always Construct warning at Lab4_140L.v(326): inferring latch(es) for variable "nibbleIn2", which holds its previous value in one or more paths through the always construct File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 326
Warning (10240): Verilog HDL Always Construct warning at Lab4_140L.v(326): inferring latch(es) for variable "sccLdKey", which holds its previous value in one or more paths through the always construct File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 326
Info (10041): Inferred latch for "sccLdKey[0]" at Lab4_140L.v(326) File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 326
Info (10041): Inferred latch for "sccLdKey[1]" at Lab4_140L.v(326) File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 326
Info (10041): Inferred latch for "sccLdKey[2]" at Lab4_140L.v(326) File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 326
Info (10041): Inferred latch for "sccLdKey[3]" at Lab4_140L.v(326) File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 326
Info (10041): Inferred latch for "sccLdKey[4]" at Lab4_140L.v(326) File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 326
Info (10041): Inferred latch for "sccLdKey[5]" at Lab4_140L.v(326) File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 326
Info (10041): Inferred latch for "sccLdKey[6]" at Lab4_140L.v(326) File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 326
Info (10041): Inferred latch for "sccLdKey[7]" at Lab4_140L.v(326) File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 326
Info (10041): Inferred latch for "nibbleIn2" at Lab4_140L.v(326) File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 326
Info (10041): Inferred latch for "nibbleIn1" at Lab4_140L.v(326) File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 326
Info (10041): Inferred latch for "LdLFSR" at Lab4_140L.v(326) File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 326
Info (10041): Inferred latch for "EmsLoaded" at Lab4_140L.v(326) File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 326
Error (12152): Can't elaborate user hierarchy "Lab4_140L:Lab_UT|scctrl:scctrl" File: C:/Users/Arman/Desktop/Lab4/Lab4_140L.v Line: 100
Info (144001): Generated suppressed messages file C:/Users/Arman/Desktop/Lab4/output_files/Lab4.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 34 warnings
    Error: Peak virtual memory: 553 megabytes
    Error: Processing ended: Mon Jun 03 04:42:04 2019
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Arman/Desktop/Lab4/output_files/Lab4.map.smsg.


