Analysis & Synthesis report for portable
Wed Jun 03 10:11:11 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Jun 03 10:11:11 2015          ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; portable                                   ;
; Top-level Entity Name              ; portable                                   ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; portable           ; portable           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Wed Jun 03 10:09:36 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off portable -c portable
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "pll.qsys"
Info (12250): 2015.06.03.10:10:39 Progress: Loading Portable/pll.qsys
Info (12250): 2015.06.03.10:10:41 Progress: Reading input file
Info (12250): 2015.06.03.10:10:41 Progress: Adding clk_0 [clock_source 13.0]
Warning (12251): Clk_0: Used clock_source 14.1 (instead of 13.0)
Info (12250): 2015.06.03.10:10:44 Progress: Parameterizing module clk_0
Info (12250): 2015.06.03.10:10:44 Progress: Adding altpll_0 [altpll 13.0]
Warning (12251): Altpll_0: Used altpll 14.1 (instead of 13.0)
Info (12250): 2015.06.03.10:10:47 Progress: Parameterizing module altpll_0
Info (12250): 2015.06.03.10:10:47 Progress: Adding altpll_1 [altpll 13.0]
Warning (12251): Altpll_1: Used altpll 14.1 (instead of 13.0)
Info (12250): 2015.06.03.10:10:47 Progress: Parameterizing module altpll_1
Info (12250): 2015.06.03.10:10:47 Progress: Building connections
Info (12250): 2015.06.03.10:10:47 Progress: Parameterizing connections
Info (12250): 2015.06.03.10:10:47 Progress: Validating
Info (12250): 2015.06.03.10:10:48 Progress: Done reading input file
Warning (12251): Pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): Pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning (12251): Pll.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning (12251): Pll.altpll_1: altpll_1.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): Pll.altpll_1: altpll_1.locked_conduit must be exported, or connected to a matching conduit.
Warning (12251): Pll.altpll_1: altpll_1.phasedone_conduit must be exported, or connected to a matching conduit.
Warning (12251): Pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning (12251): Pll.altpll_1: altpll_1.pll_slave must be connected to an Avalon-MM master
Info (12250): Pll: Generating pll "pll" for QUARTUS_SYNTH
Info (12250): Altpll_0: "pll" instantiated altpll "altpll_0"
Info (12250): Altpll_1: "pll" instantiated altpll "altpll_1"
Info (12250): Rst_controller: "pll" instantiated altera_reset_controller "rst_controller"
Info (12250): Pll: Done "pll" with 4 modules, 6 files
Info (12249): Finished elaborating Qsys system entity "pll.qsys"
Warning (10238): Verilog Module Declaration warning at UARTCTL.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "UARTCTL"
Info (12021): Found 1 design units, including 1 entities, in source file uartctl.v
    Info (12023): Found entity 1: UARTCTL
Info (12021): Found 1 design units, including 1 entities, in source file uart.v
    Info (12023): Found entity 1: uart
Warning (10275): Verilog HDL Module Instantiation warning at portable.v(67): ignored dangling comma in List of Port Connections
Warning (10238): Verilog Module Declaration warning at portable.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "portable"
Info (12021): Found 1 design units, including 1 entities, in source file portable.v
    Info (12023): Found entity 1: portable
Error (10170): Verilog HDL syntax error at spi.v(144) near text â File: C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v Line: 144
Error (10170): Verilog HDL syntax error at spi.v(144) near text "â";  expecting ";" File: C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v Line: 144
Error (10170): Verilog HDL syntax error at spi.v(144) near text € File: C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v Line: 144
Error (10170): Verilog HDL syntax error at spi.v(144) near text ™ File: C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v Line: 144
Error (10170): Verilog HDL syntax error at spi.v(152) near text â File: C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v Line: 152
Error (10170): Verilog HDL syntax error at spi.v(152) near text "â";  expecting "}" File: C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v Line: 152
Error (10170): Verilog HDL syntax error at spi.v(152) near text € File: C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v Line: 152
Error (10170): Verilog HDL syntax error at spi.v(152) near text ™ File: C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v Line: 152
Error (10170): Verilog HDL syntax error at spi.v(154) near text â File: C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v Line: 154
Error (10170): Verilog HDL syntax error at spi.v(154) near text "â";  expecting "}" File: C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v Line: 154
Error (10170): Verilog HDL syntax error at spi.v(154) near text € File: C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v Line: 154
Error (10170): Verilog HDL syntax error at spi.v(154) near text ™ File: C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v Line: 154
Error (10170): Verilog HDL syntax error at spi.v(161) near text â File: C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v Line: 161
Error (10170): Verilog HDL syntax error at spi.v(161) near text "â";  expecting ";" File: C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v Line: 161
Error (10170): Verilog HDL syntax error at spi.v(161) near text € File: C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v Line: 161
Error (10170): Verilog HDL syntax error at spi.v(161) near text ™ File: C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v Line: 161
Error (10112): Ignored design unit "UARTCTL" at spi.v(1) due to previous errors File: C:/Users/Heber/Documents/TU Kaiserslautern/second semester/job/FPGA_portable/Portable/spi.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file spi.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pll/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pll/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pll/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/pll/submodules/pll_altpll_0.v
    Info (12023): Found entity 1: pll_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: pll_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: pll_altpll_0_altpll_tqa2
    Info (12023): Found entity 4: pll_altpll_0
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/pll/submodules/pll_altpll_1.v
    Info (12023): Found entity 1: pll_altpll_1_dffpipe_l2c
    Info (12023): Found entity 2: pll_altpll_1_stdsync_sv6
    Info (12023): Found entity 3: pll_altpll_1_altpll_k942
    Info (12023): Found entity 4: pll_altpll_1
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 17 errors, 15 warnings
    Error: Peak virtual memory: 580 megabytes
    Error: Processing ended: Wed Jun 03 10:11:11 2015
    Error: Elapsed time: 00:01:35
    Error: Total CPU time (on all processors): 00:03:48


