---
title: 基础知识-Verilog代码规范
date: 2024-04-08 13:28:14
categories:
- CPU设计实战
tags:
- 代码规范
- 代码风格
---

# 模块声明

```verilog
module bottom #
(
    parameter A_WIDTH = 8,
    parameter B_WIDTH = 4,
    parameter Y_WIDTH = 2
)
{
    input  wire [A_WIDTH-1:0] i_a,
    input  wire [B_WIDTH-1:0] i_b,
    input  wire [        3:0] i_c,
    output wire [Y_WIDTH-1:0] o_y,
    output reg                o_z
}
    ...
endmodule
```

模块输入输出端口带有前缀

- `i_`
- `o_`

# 模块例化

```verilog
module top;
    wire [15:0] btm_a;
    wire [ 7:0] btm_b;
    wire [ 3:0] btm_c;
    wire [ 3:0] btm_y;
    wire        btm_z;

    bottom #
    (
        .A_WIDTH(16),
        .B_WIDTH( 8),
        .Y_WIDTH( 4)
    )u_bottom
    {
        .i_a(btm_a),
        .i_b(btm_b),
        .i_c(btm_c),
        .o_y(btm_y),
        .o_z(btm_z)
    };
endmodule
```

