Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Thu May 16 18:33:55 2024
| Host             : LAPTOP-KTP5C24J running 64-bit major release  (build 9200)
| Command          : report_power -file Pong_power_routed.rpt -pb Pong_power_summary_routed.pb -rpx Pong_power_routed.rpx
| Design           : Pong
| Device           : xc7a100tcsg324-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 68.396 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 67.600                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     5.428 |     3021 |       --- |             --- |
|   LUT as Logic |     4.296 |     1042 |     63400 |            1.64 |
|   CARRY4       |     0.565 |      252 |     15850 |            1.59 |
|   Register     |     0.525 |     1304 |    126800 |            1.03 |
|   BUFG         |     0.038 |        4 |        32 |           12.50 |
|   F7/F8 Muxes  |     0.005 |        5 |     63400 |           <0.01 |
|   Others       |     0.000 |      162 |       --- |             --- |
| Signals        |     5.852 |     2210 |       --- |             --- |
| I/O            |    56.319 |       52 |       210 |           24.76 |
| Static Power   |     0.797 |          |           |                 |
| Total          |    68.396 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    11.895 |      11.333 |      0.563 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     2.155 |       2.062 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |    15.930 |      15.926 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| Pong                            |    67.600 |
|   VGA_Sync_to_Count_wrap        |     0.253 |
|   bgm_wrap                      |     4.878 |
|     MODE_1                      |     1.716 |
|       fre_1                     |     0.135 |
|       fre_10                    |     0.147 |
|       fre_11                    |     0.143 |
|       fre_12                    |     0.126 |
|       fre_2                     |     0.153 |
|       fre_3                     |     0.158 |
|       fre_4                     |     0.146 |
|       fre_5                     |     0.129 |
|       fre_6                     |     0.130 |
|       fre_7                     |     0.134 |
|       fre_8                     |     0.147 |
|       fre_9                     |     0.160 |
|     OVER_1                      |     1.658 |
|       fre_1                     |     0.126 |
|       fre_10                    |     0.142 |
|       fre_11                    |     0.141 |
|       fre_12                    |     0.121 |
|       fre_2                     |     0.170 |
|       fre_3                     |     0.140 |
|       fre_4                     |     0.139 |
|       fre_5                     |     0.116 |
|       fre_6                     |     0.137 |
|       fre_7                     |     0.128 |
|       fre_8                     |     0.140 |
|       fre_9                     |     0.146 |
|     P1_SCORE_1                  |     0.429 |
|       fre_10                    |     0.138 |
|       fre_11                    |     0.137 |
|       fre_9                     |     0.130 |
|     P2_SCORE_1                  |     0.456 |
|       fre_10                    |     0.148 |
|       fre_11                    |     0.144 |
|       fre_9                     |     0.151 |
|     bps_1                       |     0.020 |
|     change_mode_1               |     0.190 |
|       fre_1                     |     0.138 |
|     fre_1Hz                     |     0.117 |
|     hit_paddle_1                |     0.133 |
|       fre_11                    |     0.126 |
|     hit_wall_1                  |     0.154 |
|       fre_1                     |     0.144 |
|   clock_debounce                |     0.161 |
|   clock_div                     |     0.028 |
|   debounce_change_mode          |     0.066 |
|   debounce_p1_down              |     0.067 |
|   debounce_p1_up                |     0.066 |
|   debounce_p2_down              |     0.067 |
|   debounce_p2_up                |     0.060 |
|   debounce_start                |     0.068 |
|   draw_wrap                     |     1.104 |
|     Draw_Game_wrap              |     0.244 |
|       Signal_Control_BB         |     0.094 |
|       Signal_Control_BG         |     0.062 |
|       Signal_Control_BR         |     0.079 |
|     Draw_Mode_wrap              |     0.003 |
|       Score_Display_Limit       |     0.003 |
|     Draw_Over_wrap              |     0.349 |
|       Face_Display_P1           |     0.006 |
|       Face_Display_P2           |     0.003 |
|       Score_Display_P1          |     0.006 |
|       Score_Display_P2          |     0.098 |
|       Signal_Control_B          |     0.096 |
|       Signal_Control_G          |     0.059 |
|       Signal_Control_R          |     0.082 |
|     Draw_Start_wrap             |     0.064 |
|     clock_ms                    |     0.212 |
|     clock_sec                   |     0.231 |
|   keypad_p1                     |     0.471 |
|     refresh_counter_keypad_wrap |     0.122 |
|   keypad_p2                     |     0.486 |
|     refresh_counter_keypad_wrap |     0.150 |
|   pong_fsm_wrap                 |     2.653 |
|     ball_wrap                   |     1.416 |
|     p1_paddle                   |     0.184 |
|     p2_paddle                   |     0.169 |
|   ssd_wrap                      |     0.384 |
|   sync_porch                    |     0.121 |
|     Sync_to_Count_wrap          |     0.118 |
|   sync_pulse_gen                |     0.110 |
+---------------------------------+-----------+


