# READEME
```sh
  ____                            _            
 / ___|___  _ __ ___  _ __  _   _| |_ ___ _ __ 
| |   / _ \| '_ ` _ \| '_ \| | | | __/ _ \ '__|
| |__| (_) | | | | | | |_) | |_| | ||  __/ |   
 \____\___/|_| |_| |_| .__/ \__,_|\__\___|_|   
                     |_|                       
  ___            _                      _   _             
 / _ \ _ __ __ _(_)_ __   __ _ ______ _| |_(_) ___  _ __  
| | | | '__/ _` | | '_ \ / _` |_  / _` | __| |/ _ \| '_ \ 
| |_| | | | (_| | | | | | (_| |/ / (_| | |_| | (_) | | | |
 \___/|_|  \__, |_|_| |_|\__,_/___\__,_|\__|_|\___/|_| |_|
           |___/                                          
  ____                          ____            _             
 / ___|___  _   _ _ __ ___  ___|  _ \  ___  ___(_) __ _ _ __  
| |   / _ \| | | | '__/ __|/ _ \ | | |/ _ \/ __| |/ _` | '_ \ 
| |__| (_) | |_| | |  \__ \  __/ |_| |  __/\__ \ | (_| | | | |
 \____\___/ \__,_|_|  |___/\___|____/ \___||___/_|\__, |_| |_|
                                                  |___/       

```
## Outline
### Base
- [x] SingleCycle           
- [x] SingleCycle Verilog   45
- [x] 理想流水线    50
- [x] 分支相关流水线
- [x] 气泡流水线    60
- [x] 重定向流水线  70
### Extend
- [x] 单级中断      +8
- [x] 多级中断      +5
- [x] 流水中断      +5
- [x] Pipeline Verilog  +12
- [x] 分支预测      +10

## Environment and Tools
Logisim 2.7.1  
Vivado 2018.3

## Folder Structure
└── IT1601_潘翔_LOGISIM_FPGA
    ├── Bitstream           
    ├── Logisim_Test       
    ├── Pipeline_Verilog         
    ├── SingleCircle_Verilog
    ├── SingleCycle
    └── Verilog_Test


Bitstream：比特流文件
Logisim_Test：Logisim测试文件   
Verilog_Test：Verilog测试文件
Pipeline_Verilog：重定向流水线Verilog_Version
SingleCircle_Verilog：单周期Verilog_Version
SingleCycle：Logisim文件