module sequence(IN, OUT, CLK)

input IN, CLK;
output OUT;

parameters reg [2:0] A = 3'b000, B = 3'b001, C = 3'b010, D = 3'b011, E = 3'b100, F = 3'b101, G = 3'110, H = 3'111;

reg [2:0]presetState;


always @(posedge CLK)
	begin
		case(STATE)
		
			
			
			
			
		endcase
	end

endmodule