#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Aug 19 09:24:25 2018
# Process ID: 13564
# Current directory: D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.runs/synth_1
# Command line: vivado.exe -log multi_stopwatch_ckt.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source multi_stopwatch_ckt.tcl
# Log file: D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.runs/synth_1/multi_stopwatch_ckt.vds
# Journal file: D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source multi_stopwatch_ckt.tcl -notrace
Command: synth_design -top multi_stopwatch_ckt -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23856 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 409.762 ; gain = 96.699
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'multi_stopwatch_ckt' [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/multi_stopwatch_ckt.vhd:46]
INFO: [Synth 8-3491] module 'clkdiv' declared at 'D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/clkdiv.vhd:6' bound to instance 'clock_divider' of component 'clkdiv' [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/multi_stopwatch_ckt.vhd:162]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/clkdiv.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/clkdiv.vhd:12]
INFO: [Synth 8-3491] module 'counter' declared at 'D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/counter.vhd:36' bound to instance 'count_ckt0' of component 'counter' [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/multi_stopwatch_ckt.vhd:167]
INFO: [Synth 8-638] synthesizing module 'counter' [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/counter.vhd:44]
WARNING: [Synth 8-614] signal 'cen' is read in the process but is not in the sensitivity list [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/counter.vhd:48]
WARNING: [Synth 8-614] signal 'B' is read in the process but is not in the sensitivity list [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/counter.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/counter.vhd:44]
INFO: [Synth 8-3491] module 'seven_segment_ckt' declared at 'D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/imports/new/seven_segment_ckt.vhd:34' bound to instance 'seven_seg_disp0' of component 'seven_segment_ckt' [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/multi_stopwatch_ckt.vhd:174]
INFO: [Synth 8-638] synthesizing module 'seven_segment_ckt' [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/imports/new/seven_segment_ckt.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_ckt' (3#1) [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/imports/new/seven_segment_ckt.vhd:40]
INFO: [Synth 8-3491] module 'counter' declared at 'D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/counter.vhd:36' bound to instance 'count_ckt1' of component 'counter' [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/multi_stopwatch_ckt.vhd:178]
INFO: [Synth 8-3491] module 'seven_segment_ckt' declared at 'D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/imports/new/seven_segment_ckt.vhd:34' bound to instance 'seven_seg_disp1' of component 'seven_segment_ckt' [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/multi_stopwatch_ckt.vhd:185]
INFO: [Synth 8-3491] module 'counter' declared at 'D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/counter.vhd:36' bound to instance 'count_ckt2' of component 'counter' [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/multi_stopwatch_ckt.vhd:189]
INFO: [Synth 8-3491] module 'seven_segment_ckt' declared at 'D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/imports/new/seven_segment_ckt.vhd:34' bound to instance 'seven_seg_disp2' of component 'seven_segment_ckt' [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/multi_stopwatch_ckt.vhd:196]
INFO: [Synth 8-3491] module 'counter' declared at 'D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/counter.vhd:36' bound to instance 'count_ckt3' of component 'counter' [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/multi_stopwatch_ckt.vhd:200]
INFO: [Synth 8-3491] module 'seven_segment_ckt' declared at 'D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/imports/new/seven_segment_ckt.vhd:34' bound to instance 'seven_seg_disp3' of component 'seven_segment_ckt' [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/multi_stopwatch_ckt.vhd:207]
INFO: [Synth 8-3491] module 'mutli_seg_ckt' declared at 'D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/mutli_seg_ckt.vhd:36' bound to instance 'multi_digit_display' of component 'mutli_seg_ckt' [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/multi_stopwatch_ckt.vhd:211]
INFO: [Synth 8-638] synthesizing module 'mutli_seg_ckt' [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/mutli_seg_ckt.vhd:48]
INFO: [Synth 8-226] default block is never used [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/mutli_seg_ckt.vhd:65]
WARNING: [Synth 8-614] signal 'r_anodes' is read in the process but is not in the sensitivity list [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/mutli_seg_ckt.vhd:62]
WARNING: [Synth 8-614] signal 'SS_INPUT0' is read in the process but is not in the sensitivity list [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/mutli_seg_ckt.vhd:62]
WARNING: [Synth 8-614] signal 'SS_INPUT1' is read in the process but is not in the sensitivity list [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/mutli_seg_ckt.vhd:62]
WARNING: [Synth 8-614] signal 'SS_INPUT2' is read in the process but is not in the sensitivity list [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/mutli_seg_ckt.vhd:62]
WARNING: [Synth 8-614] signal 'SS_INPUT3' is read in the process but is not in the sensitivity list [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/mutli_seg_ckt.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'mutli_seg_ckt' (4#1) [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/mutli_seg_ckt.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'multi_stopwatch_ckt' (5#1) [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/sources_1/new/multi_stopwatch_ckt.vhd:46]
WARNING: [Synth 8-3331] design mutli_seg_ckt has unconnected port DMP
WARNING: [Synth 8-3331] design multi_stopwatch_ckt has unconnected port DP
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 465.211 ; gain = 152.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 465.211 ; gain = 152.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 465.211 ; gain = 152.148
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/constrs_1/imports/Nexys4DDR_Master_xdc/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/constrs_1/imports/Nexys4DDR_Master_xdc/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.srcs/constrs_1/imports/Nexys4DDR_Master_xdc/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/multi_stopwatch_ckt_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/multi_stopwatch_ckt_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 809.156 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 809.156 ; gain = 496.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 809.156 ; gain = 496.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 809.156 ; gain = 496.094
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'multi_stopwatch_ckt'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_stop |                              001 |                               10
                st_incre |                              010 |                               01
                st_start |                              100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'multi_stopwatch_ckt'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 809.156 ; gain = 496.094
---------------------------------------------------------------------------------
ERROR: [Synth 8-729] Failed to open 'D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.runs/synth_1/.Xil/Vivado-13564-DESKTOP-QL6EBFQ//incrSyn/2840281343/u/g//global_name.straps.rtd': No such file or directory
ERROR: [Synth 8-787] cannot access rtd files in 'D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.runs/synth_1/.Xil/Vivado-13564-DESKTOP-QL6EBFQ/realtime/tmp//', this is a FATAL ERROR! Please make sure the directory is readable and writable by the program and do not delete files from this directory while the program is running.
ERROR: [Synth 8-787] cannot access rtd files in 'D:/EDUCATION/Pacific Lutheran University/PLU_COURSES/2015/2015 -02 - Spring/CSCE-231/1- Labs/Lab 09/FiniteStateMachines_and_Controllers/FiniteStateMachines_and_Controllers.runs/synth_1/.Xil/Vivado-13564-DESKTOP-QL6EBFQ/realtime/tmp//', this is a FATAL ERROR! Please make sure the directory is readable and writable by the program and do not delete files from this directory while the program is running.
