
*** Running vivado
    with args -log example_top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source example_top.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source example_top.tcl -notrace
Command: open_checkpoint e:/Basys3/DDR2_test/tcl_pro/prj/DDR2.runs/impl_1/example_top.dcp
INFO: [Netlist 29-17] Analyzing 348 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Basys3/DDR2_test/tcl_pro/prj/DDR2.runs/impl_1/.Xil/Vivado-30248-XSHZHEHENGT30/dcp/example_top_board.xdc]
Finished Parsing XDC File [e:/Basys3/DDR2_test/tcl_pro/prj/DDR2.runs/impl_1/.Xil/Vivado-30248-XSHZHEHENGT30/dcp/example_top_board.xdc]
Parsing XDC File [e:/Basys3/DDR2_test/tcl_pro/prj/DDR2.runs/impl_1/.Xil/Vivado-30248-XSHZHEHENGT30/dcp/example_top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Basys3/DDR2_test/tcl_pro/prj/DDR2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [e:/Basys3/DDR2_test/tcl_pro/prj/DDR2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 977.262 ; gain = 477.336
Finished Parsing XDC File [e:/Basys3/DDR2_test/tcl_pro/prj/DDR2.runs/impl_1/.Xil/Vivado-30248-XSHZHEHENGT30/dcp/example_top_early.xdc]
Parsing XDC File [e:/Basys3/DDR2_test/tcl_pro/prj/DDR2.runs/impl_1/.Xil/Vivado-30248-XSHZHEHENGT30/dcp/example_top.xdc]
Finished Parsing XDC File [e:/Basys3/DDR2_test/tcl_pro/prj/DDR2.runs/impl_1/.Xil/Vivado-30248-XSHZHEHENGT30/dcp/example_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 982.082 ; gain = 1.270
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 982.082 ; gain = 1.270
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 147 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 128 instances

INFO: [Project 1-484] Checkpoint was created with build 1071353
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 982.082 ; gain = 806.168
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 986.090 ; gain = 4.008

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Basys3/DDR2_test/tcl_pro/HDL_source/IP_Catalog'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.0 for cell dbg_hub_CV.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:5.0 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1022.168 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1078f0331

Time (s): cpu = 00:00:05 ; elapsed = 00:05:19 . Memory (MB): peak = 1022.168 ; gain = 36.078
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 179e3eec4

Time (s): cpu = 00:00:07 ; elapsed = 00:05:21 . Memory (MB): peak = 1059.324 ; gain = 73.234

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 50 inverter(s) to 82 load pin(s).
INFO: [Opt 31-10] Eliminated 714 cells.
Phase 3 Constant Propagation | Checksum: 133968d85

Time (s): cpu = 00:00:09 ; elapsed = 00:05:23 . Memory (MB): peak = 1059.324 ; gain = 73.234

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 1629 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 500 unconnected cells.
Phase 4 Sweep | Checksum: 15f220026

Time (s): cpu = 00:00:10 ; elapsed = 00:05:24 . Memory (MB): peak = 1059.324 ; gain = 73.234
Ending Logic Optimization Task | Checksum: 15f220026

Time (s): cpu = 00:00:00 ; elapsed = 00:05:24 . Memory (MB): peak = 1059.324 ; gain = 73.234
Implement Debug Cores | Checksum: 1308275d3
Logic Optimization | Checksum: 1dbb36750

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 15f220026

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1093.203 ; gain = 0.000
Ending Power Optimization Task | Checksum: 15f220026

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1093.203 ; gain = 33.879
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:05:28 . Memory (MB): peak = 1093.203 ; gain = 111.121
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1093.203 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file e:/Basys3/DDR2_test/tcl_pro/prj/DDR2.runs/impl_1/example_top_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: af7659f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1093.203 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1093.203 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1093.203 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 59c33089

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.396 . Memory (MB): peak = 1093.203 ; gain = 0.000
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 59c33089

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.035 ; gain = 1.832

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 59c33089

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.035 ; gain = 1.832

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 97c93b74

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.035 ; gain = 1.832
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16294225f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.035 ; gain = 1.832

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 1a2d2364a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.035 ; gain = 1.832
Phase 2.1.2.1 Place Init Design | Checksum: 190e0a9f7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1095.035 ; gain = 1.832
Phase 2.1.2 Build Placer Netlist Model | Checksum: 190e0a9f7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1095.035 ; gain = 1.832

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 190e0a9f7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1095.035 ; gain = 1.832
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 190e0a9f7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1095.035 ; gain = 1.832
Phase 2.1 Placer Initialization Core | Checksum: 190e0a9f7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1095.035 ; gain = 1.832
Phase 2 Placer Initialization | Checksum: 190e0a9f7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1095.035 ; gain = 1.832

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 23d072e9b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1095.035 ; gain = 1.832

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 23d072e9b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1095.035 ; gain = 1.832

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1b37a2cc4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1095.035 ; gain = 1.832

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 24586b454

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1095.035 ; gain = 1.832

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 24586b454

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1095.035 ; gain = 1.832

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1b5cb33e5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 1095.035 ; gain = 1.832

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1ef1dc509

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 1095.035 ; gain = 1.832

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1fb428440

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1095.035 ; gain = 1.832
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1fb428440

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1095.035 ; gain = 1.832

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1fb428440

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1095.035 ; gain = 1.832

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1fb428440

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1095.035 ; gain = 1.832
Phase 4.6 Small Shape Detail Placement | Checksum: 1fb428440

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1095.035 ; gain = 1.832

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1fb428440

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 1095.035 ; gain = 1.832
Phase 4 Detail Placement | Checksum: 1fb428440

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1095.035 ; gain = 1.832

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1d5ec05b2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1095.035 ; gain = 1.832

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1d5ec05b2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1095.035 ; gain = 1.832

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.364. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 14f31ae72

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1095.035 ; gain = 1.832
Phase 5.2.2 Post Placement Optimization | Checksum: 14f31ae72

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1095.035 ; gain = 1.832
Phase 5.2 Post Commit Optimization | Checksum: 14f31ae72

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 1095.035 ; gain = 1.832

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 14f31ae72

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 1095.035 ; gain = 1.832

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 14f31ae72

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 1095.035 ; gain = 1.832

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 14f31ae72

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 1095.035 ; gain = 1.832
Phase 5.5 Placer Reporting | Checksum: 14f31ae72

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 1095.035 ; gain = 1.832

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 164dbafc1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 1095.035 ; gain = 1.832
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 164dbafc1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 1095.035 ; gain = 1.832
Ending Placer Task | Checksum: 1382a56c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:33 . Memory (MB): peak = 1095.035 ; gain = 1.832
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 1095.035 ; gain = 1.832
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1095.035 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1095.035 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.322 . Memory (MB): peak = 1095.035 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1095.035 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8c722e50

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1235.395 ; gain = 124.863

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8c722e50

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1235.793 ; gain = 125.262

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 8c722e50

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1244.336 ; gain = 133.805
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c773901d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1275.832 ; gain = 165.301
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.36   | TNS=0      | WHS=-0.303 | THS=-338   |

Phase 2 Router Initialization | Checksum: 21ac8f430

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 1275.832 ; gain = 165.301

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e1d4e83d

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 1275.832 ; gain = 165.301

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 749
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 13fb784ed

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 1275.832 ; gain = 165.301
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.36   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d24328a9

Time (s): cpu = 00:00:56 ; elapsed = 00:00:41 . Memory (MB): peak = 1275.832 ; gain = 165.301

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 15fa7d606

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 1275.832 ; gain = 165.301
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.36   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e54063aa

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 1275.832 ; gain = 165.301
Phase 4 Rip-up And Reroute | Checksum: e54063aa

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 1275.832 ; gain = 165.301

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1575bf7c3

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1275.832 ; gain = 165.301
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.36   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1575bf7c3

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1275.832 ; gain = 165.301

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1575bf7c3

Time (s): cpu = 00:00:57 ; elapsed = 00:00:42 . Memory (MB): peak = 1275.832 ; gain = 165.301

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 196d7c067

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 1275.832 ; gain = 165.301
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.36   | TNS=0      | WHS=0.032  | THS=0      |

Phase 7 Post Hold Fix | Checksum: de87200a

Time (s): cpu = 00:00:59 ; elapsed = 00:00:43 . Memory (MB): peak = 1275.832 ; gain = 165.301

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.73378 %
  Global Horizontal Routing Utilization  = 2.18521 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 15dca1097

Time (s): cpu = 00:00:59 ; elapsed = 00:00:44 . Memory (MB): peak = 1275.832 ; gain = 165.301

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 15dca1097

Time (s): cpu = 00:00:59 ; elapsed = 00:00:44 . Memory (MB): peak = 1275.832 ; gain = 165.301

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 211b947a1

Time (s): cpu = 00:01:00 ; elapsed = 00:00:44 . Memory (MB): peak = 1275.832 ; gain = 165.301

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.36   | TNS=0      | WHS=0.032  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 211b947a1

Time (s): cpu = 00:01:00 ; elapsed = 00:00:44 . Memory (MB): peak = 1275.832 ; gain = 165.301
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:44 . Memory (MB): peak = 1275.832 ; gain = 165.301
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:46 . Memory (MB): peak = 1275.832 ; gain = 180.797
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1275.832 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file e:/Basys3/DDR2_test/tcl_pro/prj/DDR2.runs/impl_1/example_top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1296.965 ; gain = 10.066
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
WARNING: [Drc 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (REQP-1709) Clock output buffering - PLLE2_ADV connectivity violation. The signal u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out on the u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 pin of u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./example_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.117 ; gain = 343.254
INFO: [Common 17-206] Exiting Vivado at Fri Mar 25 15:29:15 2016...
