
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1105743                       # Simulator instruction rate (inst/s)
host_mem_usage                              134380916                       # Number of bytes of host memory used
host_op_rate                                  1254798                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3171.16                       # Real time elapsed on the host
host_tick_rate                              647104372                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3506491956                       # Number of instructions simulated
sim_ops                                    3979169045                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.052074                       # Number of seconds simulated
sim_ticks                                2052073617582                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   117                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3471410                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6942820                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 292783762                       # Number of branches fetched
system.switch_cpus.committedInsts          1506491955                       # Number of instructions committed
system.switch_cpus.committedOps            1708064853                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4921039849                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4921039849                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    513767508                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    479329224                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    242310127                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            19618285                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1521261320                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1521261320                       # number of integer instructions
system.switch_cpus.num_int_register_reads   2209812238                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1241885365                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           324371559                       # Number of load instructions
system.switch_cpus.num_mem_refs             588297219                       # number of memory refs
system.switch_cpus.num_store_insts          263925660                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      64215435                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             64215435                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     42750465                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     21464970                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1060200800     62.07%     62.07% # Class of executed instruction
system.switch_cpus.op_class::IntMult         59566951      3.49%     65.56% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::MemRead        324371559     18.99%     84.55% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       263925660     15.45%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1708064970                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3694004                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       200126                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7388008                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         200126                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3471059                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1414883                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2056527                       # Transaction distribution
system.membus.trans_dist::ReadExReq               351                       # Transaction distribution
system.membus.trans_dist::ReadExResp              351                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3471059                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      5299802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      5114428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10414230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10414230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    317298176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    308147328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    625445504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               625445504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3471410                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3471410    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3471410                       # Request fanout histogram
system.membus.reqLayer0.occupancy         10994953795                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10732736022                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        32716098235                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3693653                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2829783                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4367508                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              351                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             351                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3693653                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11082012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11082012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    653939712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              653939712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3503287                       # Total snoops (count)
system.tol2bus.snoopTraffic                 181105024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7197291                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.027806                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.164416                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6997165     97.22%     97.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 200126      2.78%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7197291                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5440852536                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7701998340                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    226125184                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         226125184                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     91172992                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       91172992                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1766603                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1766603                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       712289                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            712289                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    110193505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            110193505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      44429689                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            44429689                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      44429689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    110193505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           154623193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1424578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   3533206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000229741950                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        79394                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        79394                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            6533859                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1348565                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1766603                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    712289                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3533206                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1424578                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           470848                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           598264                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           366148                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           126808                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           212966                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           321334                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           227976                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           119800                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           153208                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           142452                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           78470                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           74502                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           63522                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          115838                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          135448                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          325622                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           239104                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           239124                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           242856                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            22416                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            97186                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           239215                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           119554                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              468                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           22884                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          201744                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.93                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 60810069032                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               17666030000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           127057681532                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    17211.02                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               35961.02                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2377178                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1268162                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                67.28                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.02                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3533206                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1424578                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1766603                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1766603                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 77122                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 77122                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 79397                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 79397                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 79395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 79395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 79395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 79395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 79395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 79395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 79395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 79395                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 79394                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 79394                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 79394                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 79394                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 79394                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 79394                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1312412                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   241.765202                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   189.526539                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   217.840514                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         2662      0.20%      0.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       861334     65.63%     65.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       202631     15.44%     81.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        90059      6.86%     88.13% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        40536      3.09%     91.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        30165      2.30%     93.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        29725      2.26%     95.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         9349      0.71%     96.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        45951      3.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1312412                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        79394                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     44.501600                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    42.528177                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    14.288956                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23           68      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         1230      1.55%      1.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        10327     13.01%     14.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         8909     11.22%     25.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        15322     19.30%     45.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         7637      9.62%     54.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        11760     14.81%     69.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         5697      7.18%     76.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         3604      4.54%     81.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         3030      3.82%     85.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         2447      3.08%     88.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         1717      2.16%     90.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71         1910      2.41%     92.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          344      0.43%     93.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79         2336      2.94%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83         1852      2.33%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87          254      0.32%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91          950      1.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        79394                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        79394                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.942804                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.939465                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.333708                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2273      2.86%      2.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           77118     97.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        79394                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             226125184                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               91171264                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              226125184                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            91172992                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      110.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       44.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   110.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    44.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.21                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2052069543777                       # Total gap between requests
system.mem_ctrls0.avgGap                    827817.24                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    226125184                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     91171264                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 110193504.785879909992                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 44428846.615858234465                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      3533206                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1424578                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 127057681532                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47246047071857                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     35961.02                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  33164942.23                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   73.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3117809520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1657143675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         7775902680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1175001120                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    161988372000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    434436228540                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    422153438400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1032303895935                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       503.054026                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1093305587416                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  68523000000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 890245030166                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          6252847860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3323459865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        17451188160                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        6261155100                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    161988372000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    754522686840                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    152608678080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1102408387905                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       537.216783                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 389451804623                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  68523000000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1594098812959                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    218215296                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         218215296                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     89932032                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       89932032                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1704807                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1704807                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       702594                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            702594                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    106338922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            106338922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      43824954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            43824954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      43824954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    106338922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           150163876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1405188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   3409614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000249349294                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        78466                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        78466                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            6338648                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1328553                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1704807                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    702594                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  3409614                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1405188                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           448666                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           587292                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           328776                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            97144                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           231654                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           306396                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           209296                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            70990                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            85940                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           119566                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           82204                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          160676                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          119572                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          134510                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          123730                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          303202                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           239104                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           239362                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           239114                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            18680                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           100922                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           239207                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           115816                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           11208                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          201744                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.74                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 59002475124                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               17048070000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           122932737624                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17304.74                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36054.74                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2334358                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1237359                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                68.46                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               88.06                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3409614                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1405188                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1704807                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1704807                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 74851                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 74851                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 78467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 78467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 78467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 78467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 78467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 78467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 78467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 78467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 78467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 78467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 78467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 78467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 78467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 78467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 78466                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 78466                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1243051                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   247.894061                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   192.017867                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   225.706915                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         6054      0.49%      0.49% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       802981     64.60%     65.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       195490     15.73%     80.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        70213      5.65%     86.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        48865      3.93%     90.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        25135      2.02%     92.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        35240      2.83%     95.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        15147      1.22%     96.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        43926      3.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1243051                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        78466                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     43.453011                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    42.053305                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.534369                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         3618      4.61%      4.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27          237      0.30%      4.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         3970      5.06%      9.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         8966     11.43%     21.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         8894     11.33%     32.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        15060     19.19%     51.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         9603     12.24%     64.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         9313     11.87%     76.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         5844      7.45%     83.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         9102     11.60%     95.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         1988      2.53%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         1870      2.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        78466                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        78466                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.907845                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.902575                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.419353                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            3616      4.61%      4.61% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           74849     95.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        78466                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             218215296                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               89930048                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              218215296                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            89932032                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      106.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       43.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   106.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    43.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.17                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.83                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2052068237316                       # Total gap between requests
system.mem_ctrls1.avgGap                    852399.84                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    218215296                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     89930048                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 106338921.825391203165                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 43823987.224184684455                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      3409614                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1405188                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 122932737624                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 46917109143543                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     36054.74                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  33388492.60                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   74.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3240731760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1722485985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         8063916000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1111609440                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    161988372000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    462978849150                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    398118647040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1037224611375                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       505.451950                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1030592716392                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  68523000000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 952957901190                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5634673800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2994892560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        16280727960                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        6223310100                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    161988372000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    717549675030                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    183743112960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1094414764410                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       533.321395                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 470829463841                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  68523000000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1512721153741                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       222594                       # number of demand (read+write) hits
system.l2.demand_hits::total                   222594                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       222594                       # number of overall hits
system.l2.overall_hits::total                  222594                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      3471410                       # number of demand (read+write) misses
system.l2.demand_misses::total                3471410                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      3471410                       # number of overall misses
system.l2.overall_misses::total               3471410                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 301707751179                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     301707751179                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 301707751179                       # number of overall miss cycles
system.l2.overall_miss_latency::total    301707751179                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      3694004                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3694004                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3694004                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3694004                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.939742                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.939742                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.939742                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.939742                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 86912.162833                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86912.162833                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86912.162833                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86912.162833                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1414883                       # number of writebacks
system.l2.writebacks::total                   1414883                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      3471410                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3471410                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3471410                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3471410                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 272067821215                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 272067821215                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 272067821215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 272067821215                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.939742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.939742                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.939742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.939742                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 78373.865725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78373.865725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 78373.865725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78373.865725                       # average overall mshr miss latency
system.l2.replacements                        3503287                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1414900                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1414900                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1414900                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1414900                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       168249                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        168249                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          351                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 351                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     26804343                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      26804343                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          351                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               351                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 76365.649573                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76365.649573                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          351                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            351                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     23795632                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     23795632                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67793.823362                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67793.823362                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       222594                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            222594                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3471059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3471059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 301680946836                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 301680946836                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3693653                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3693653                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.939736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.939736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86913.229316                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86913.229316                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3471059                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3471059                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 272044025583                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 272044025583                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.939736                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.939736                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78374.935598                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78374.935598                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          512                       # Cycle average of tags in use
system.l2.tags.total_refs                     7238020                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3503799                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.065763                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.541436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.047309                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   508.411255                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.002046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.992991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          300                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 121711415                       # Number of tag accesses
system.l2.tags.data_accesses                121711415                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    947926382418                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2052073617582                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099743                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1506492073                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3508591816                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099743                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1506492073                       # number of overall hits
system.cpu.icache.overall_hits::total      3508591816                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          821                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            821                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          821                       # number of overall misses
system.cpu.icache.overall_misses::total           821                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100564                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1506492073                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3508592637                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100564                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1506492073                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3508592637                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          197                       # number of writebacks
system.cpu.icache.writebacks::total               197                       # number of writebacks
system.cpu.icache.replacements                    197                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099743                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1506492073                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3508591816                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          821                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           821                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100564                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1506492073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3508592637                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.693807                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3508592637                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               821                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4273559.850183                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.693807                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      136835113664                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     136835113664                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    713802625                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    554308018                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1268110643                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    713802625                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    554308018                       # number of overall hits
system.cpu.dcache.overall_hits::total      1268110643                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8020835                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3693770                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11714605                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8020835                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3693770                       # number of overall misses
system.cpu.dcache.overall_misses::total      11714605                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 311387695194                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 311387695194                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 311387695194                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 311387695194                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    721823460                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    558001788                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1279825248                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    721823460                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    558001788                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1279825248                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011112                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006620                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009153                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011112                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006620                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009153                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 84300.780827                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26581.151921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 84300.780827                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26581.151921                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6944203                       # number of writebacks
system.cpu.dcache.writebacks::total           6944203                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3693770                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3693770                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3693770                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3693770                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 308307091014                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 308307091014                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 308307091014                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 308307091014                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006620                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002886                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006620                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002886                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 83466.780827                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83466.780827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 83466.780827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83466.780827                       # average overall mshr miss latency
system.cpu.dcache.replacements               11716352                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384190353                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    307601827                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       691792180                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4043823                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3693419                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7737242                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 311360159016                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 311360159016                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388234176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    311295246                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    699529422                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010416                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.011865                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 84301.336787                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40241.750099                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3693419                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3693419                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 308279847570                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 308279847570                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005280                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 83467.336787                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83467.336787                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    329612272                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    246706191                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      576318463                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3977012                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          351                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3977363                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     27536178                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27536178                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    333589284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    246706542                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    580295826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011922                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006854                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 78450.649573                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     6.923225                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          351                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          351                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     27243444                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     27243444                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 77616.649573                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77616.649573                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     19384416                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     17218884                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     36603300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1769                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          234                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2003                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     18934719                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     18934719                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     19386185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     17219118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     36605303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000091                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000055                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 80917.602564                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  9453.179730                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          234                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          234                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     18739563                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     18739563                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000014                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 80083.602564                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80083.602564                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     19386185                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     17219118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     36605303                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     19386185                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     17219118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     36605303                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999533                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1353035854                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11716608                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            115.480167                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.830841                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   138.168692                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460277                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.539721                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       43308863936                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      43308863936                       # Number of data accesses

---------- End Simulation Statistics   ----------
