set_max_delay 10 -from [get_ports clk*] -rise_from [get_ports clk*] -fall_from [get_clocks {core_clk}] -through pin1 -rise_through adder1 -to [get_ports clk2] -rise_to [get_ports clk*] -fall_to and1 -ignore_clock_latency -probe
