//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21373419
// Cuda compilation tools, release 8.0, V8.0.55
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	_Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_
// _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180806_30_non_const_T_size has been demoted
// _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180808_33_non_const_threshold has been demoted
// _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180809_33_non_const_subthreshold has been demoted
// _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180810_33_non_const_decay1 has been demoted
// _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180811_33_non_const_decay2 has been demoted
// _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180812_33_non_const_V_prepre has been demoted
// _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180813_33_non_const_V_pre has been demoted
// _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180814_33_non_const_V_cur has been demoted
// _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180815_34_non_const_up_min has been demoted
// _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180816_33_non_const_down_max has been demoted
// _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180817_33_non_const_nSpikes has been demoted

.visible .entry _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_(
	.param .u64 _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4__param_0,
	.param .u64 _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4__param_1,
	.param .u64 _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4__param_2,
	.param .u64 _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4__param_3,
	.param .u64 _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4__param_4,
	.param .u64 _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4__param_5,
	.param .u64 _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4__param_6,
	.param .u64 _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4__param_7
)
{
	.reg .pred 	%p<16>;
	.reg .b16 	%rs<6>;
	.reg .b32 	%r<80>;
	.reg .f64 	%fd<62>;
	.reg .b64 	%rd<71>;
	// demoted variable
	.shared .align 4 .u32 _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180806_30_non_const_T_size;
	// demoted variable
	.shared .align 8 .f64 _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180808_33_non_const_threshold;
	// demoted variable
	.shared .align 8 .f64 _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180809_33_non_const_subthreshold;
	// demoted variable
	.shared .align 8 .f64 _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180810_33_non_const_decay1;
	// demoted variable
	.shared .align 8 .f64 _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180811_33_non_const_decay2;
	// demoted variable
	.shared .align 8 .b8 _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180812_33_non_const_V_prepre[2048];
	// demoted variable
	.shared .align 8 .b8 _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180813_33_non_const_V_pre[2048];
	// demoted variable
	.shared .align 8 .b8 _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180814_33_non_const_V_cur[2048];
	// demoted variable
	.shared .align 8 .b8 _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180815_34_non_const_up_min[2048];
	// demoted variable
	.shared .align 8 .b8 _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180816_33_non_const_down_max[2048];
	// demoted variable
	.shared .align 8 .b8 _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180817_33_non_const_nSpikes[2048];

	ld.param.u64 	%rd13, [_Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4__param_0];
	ld.param.u64 	%rd14, [_Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4__param_1];
	ld.param.u64 	%rd18, [_Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4__param_5];
	ld.param.u64 	%rd19, [_Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4__param_6];
	ld.param.u64 	%rd20, [_Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4__param_7];
	mov.u32 	%r1, %tid.x;
	setp.gt.u32	%p2, %r1, 255;
	@%p2 bra 	BB0_15;

	cvta.to.global.u64 	%rd1, %rd19;
	mov.u32 	%r17, %ctaid.x;
	mov.u32 	%r18, %ntid.x;
	mad.lo.s32 	%r2, %r18, %r17, %r1;
	ldu.global.u32 	%r19, [%rd1+4];
	add.s32 	%r20, %r19, -1;
	setp.gt.s32	%p3, %r2, %r20;
	@%p3 bra 	BB0_15;

	cvta.to.global.u64 	%rd21, %rd20;
	ldu.global.u32 	%r3, [%rd1];
	st.shared.u32 	[_Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180806_30_non_const_T_size], %r3;
	ldu.global.f64 	%fd1, [%rd21];
	ldu.global.f64 	%fd23, [%rd21+8];
	ldu.global.f64 	%fd2, [%rd21+16];
	ldu.global.f64 	%fd3, [%rd21+24];
	st.shared.f64 	[_Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180808_33_non_const_threshold], %fd1;
	sub.f64 	%fd24, %fd1, %fd23;
	st.shared.f64 	[_Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180809_33_non_const_subthreshold], %fd24;
	st.shared.f64 	[_Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180810_33_non_const_decay1], %fd2;
	st.shared.f64 	[_Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180811_33_non_const_decay2], %fd3;
	mad.lo.s32 	%r21, %r3, %r2, %r3;
	mul.wide.u32 	%rd22, %r1, 8;
	mov.u64 	%rd23, _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180815_34_non_const_up_min;
	add.s64 	%rd24, %rd23, %rd22;
	mov.u64 	%rd25, 9218868437227405311;
	st.shared.u64 	[%rd24], %rd25;
	mov.u64 	%rd26, _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180816_33_non_const_down_max;
	add.s64 	%rd27, %rd26, %rd22;
	mov.u64 	%rd28, 0;
	st.shared.u64 	[%rd27], %rd28;
	mov.u64 	%rd29, _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180817_33_non_const_nSpikes;
	add.s64 	%rd30, %rd29, %rd22;
	st.shared.u64 	[%rd30], %rd28;
	mov.u64 	%rd31, _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180812_33_non_const_V_prepre;
	add.s64 	%rd32, %rd31, %rd22;
	st.shared.u64 	[%rd32], %rd28;
	mov.u64 	%rd33, _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180813_33_non_const_V_pre;
	add.s64 	%rd34, %rd33, %rd22;
	st.shared.u64 	[%rd34], %rd28;
	add.s32 	%r75, %r21, -1;
	mov.f64 	%fd61, 0d0000000000000000;
	setp.lt.s32	%p4, %r3, 1;
	mov.u32 	%r74, %r75;
	@%p4 bra 	BB0_11;

	mul.lo.s32 	%r61, %r3, %r2;
	cvta.to.global.u64 	%rd35, %rd13;
	mul.wide.s32 	%rd36, %r61, 8;
	add.s64 	%rd70, %rd35, %rd36;
	cvta.to.global.u64 	%rd37, %rd14;
	add.s64 	%rd69, %rd37, %rd36;
	cvta.to.global.u64 	%rd38, %rd18;
	add.s64 	%rd68, %rd38, %rd36;
	add.s32 	%r27, %r61, %r3;
	add.s32 	%r78, %r27, -1;
	mov.f64 	%fd60, 0d0000000000000000;
	mov.f64 	%fd59, %fd60;
	mov.f64 	%fd58, %fd60;
	mov.u16 	%rs5, 0;
	mov.f64 	%fd56, %fd60;
	mov.f64 	%fd57, %fd60;
	mov.f64 	%fd61, %fd60;
	mov.f64 	%fd52, 0d7FEFFFFFFFFFFFFF;
	mov.f64 	%fd54, %fd60;
	mov.u32 	%r76, %r78;

BB0_4:
	mov.u32 	%r69, %r78;
	mov.u32 	%r64, %r76;
	mov.u32 	%r7, %r69;
	mov.u32 	%r77, %r64;
	mov.u16 	%rs1, %rs5;
	mov.f64 	%fd8, %fd56;
	mov.f64 	%fd48, %fd54;
	mov.f64 	%fd44, %fd52;
	mov.f64 	%fd4, %fd48;
	mov.f64 	%fd53, %fd44;
	mov.f64 	%fd56, %fd57;
	ld.global.f64 	%fd33, [%rd68];
	setp.neu.f64	%p5, %fd33, 0d0000000000000000;
	mul.f64 	%fd34, %fd60, %fd2;
	add.f64 	%fd35, %fd34, %fd33;
	mul.f64 	%fd36, %fd59, %fd3;
	add.f64 	%fd37, %fd36, %fd33;
	selp.f64	%fd60, %fd35, %fd34, %p5;
	selp.f64	%fd59, %fd37, %fd36, %p5;
	mul.f64 	%fd38, %fd58, %fd2;
	add.f64 	%fd39, %fd38, %fd1;
	and.b16  	%rs4, %rs1, 255;
	setp.eq.s16	%p6, %rs4, 0;
	selp.f64	%fd58, %fd38, %fd39, %p6;
	sub.f64 	%fd40, %fd60, %fd59;
	sub.f64 	%fd57, %fd40, %fd58;
	st.global.f64 	[%rd69], %fd57;
	setp.gt.f64	%p1, %fd57, %fd1;
	@%p1 bra 	BB0_7;
	bra.uni 	BB0_5;

BB0_7:
	mov.u64 	%rd42, 4607182418800017408;
	st.global.u64 	[%rd70], %rd42;
	add.f64 	%fd61, %fd61, 0d3FF0000000000000;
	st.shared.f64 	[%rd30], %fd61;
	setp.geu.f64	%p12, %fd56, %fd53;
	mov.f64 	%fd49, %fd4;
	mov.f64 	%fd55, %fd49;
	mov.u32 	%r70, %r7;
	mov.u32 	%r79, %r70;
	@%p12 bra 	BB0_9;

	st.shared.f64 	[%rd24], %fd56;
	add.s32 	%r77, %r61, -1;
	mov.f64 	%fd53, %fd56;
	mov.f64 	%fd55, %fd4;
	mov.u32 	%r79, %r7;
	bra.uni 	BB0_9;

BB0_5:
	setp.lt.f64	%p7, %fd8, %fd56;
	setp.gt.f64	%p8, %fd56, %fd57;
	and.pred  	%p9, %p7, %p8;
	setp.gt.f64	%p10, %fd56, %fd4;
	and.pred  	%p11, %p9, %p10;
	mov.f64 	%fd55, %fd4;
	mov.u32 	%r79, %r7;
	@!%p11 bra 	BB0_9;
	bra.uni 	BB0_6;

BB0_6:
	st.shared.f64 	[%rd27], %fd56;
	add.s32 	%r79, %r61, -1;
	mov.f64 	%fd55, %fd56;

BB0_9:
	mov.u32 	%r78, %r79;
	mov.u32 	%r76, %r77;
	mov.f64 	%fd54, %fd55;
	mov.f64 	%fd52, %fd53;
	selp.u16	%rs5, 1, 0, %p1;
	add.s64 	%rd70, %rd70, 8;
	add.s64 	%rd69, %rd69, 8;
	add.s64 	%rd68, %rd68, 8;
	add.s32 	%r61, %r61, 1;
	setp.lt.s32	%p13, %r61, %r21;
	@%p13 bra 	BB0_4;

	mov.u32 	%r60, %tid.x;
	mul.wide.u32 	%rd64, %r60, 8;
	mov.u64 	%rd50, _Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4_$__cuda_local_var_180814_33_non_const_V_cur;
	add.s64 	%rd51, %rd50, %rd64;
	st.shared.f64 	[%rd51], %fd57;
	st.shared.f64 	[%rd32], %fd56;
	st.shared.f64 	[%rd34], %fd57;
	mov.u32 	%r74, %r76;
	mov.u32 	%r75, %r78;

BB0_11:
	ld.param.u64 	%rd67, [_Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4__param_2];
	ld.param.u64 	%rd66, [_Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4__param_3];
	ld.param.u64 	%rd65, [_Z24t_v_alter_classificationPdS_PiS_PKiPKdS2_S4__param_4];
	cvta.to.global.u64 	%rd56, %rd65;
	mul.wide.s32 	%rd57, %r2, 4;
	add.s64 	%rd58, %rd56, %rd57;
	ld.global.u32 	%r41, [%rd58];
	cvt.rn.f64.s32	%fd21, %r41;
	setp.lt.f64	%p14, %fd61, %fd21;
	cvta.to.global.u64 	%rd59, %rd66;
	mul.wide.s32 	%rd60, %r2, 8;
	add.s64 	%rd11, %rd59, %rd60;
	cvta.to.global.u64 	%rd61, %rd67;
	add.s64 	%rd12, %rd61, %rd57;
	@%p14 bra 	BB0_14;
	bra.uni 	BB0_12;

BB0_14:
	mov.u64 	%rd63, 4607182418800017408;
	st.global.u64 	[%rd11], %rd63;
	mov.u32 	%r56, 1;
	sub.s32 	%r57, %r56, %r21;
	add.s32 	%r58, %r57, %r75;
	add.s32 	%r59, %r58, %r3;
	st.global.u32 	[%rd12], %r59;
	bra.uni 	BB0_15;

BB0_12:
	setp.leu.f64	%p15, %fd61, %fd21;
	@%p15 bra 	BB0_15;

	mov.u64 	%rd62, -4616189618054758400;
	st.global.u64 	[%rd11], %rd62;
	mov.u32 	%r47, 1;
	sub.s32 	%r48, %r47, %r21;
	add.s32 	%r49, %r48, %r74;
	add.s32 	%r50, %r49, %r3;
	st.global.u32 	[%rd12], %r50;

BB0_15:
	ret;
}


