// Seed: 1367108683
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
endmodule
macromodule module_1 (
    input tri0 id_0,
    output tri id_1,
    output wire id_2,
    input wire id_3,
    output tri1 id_4,
    output tri id_5,
    output supply1 id_6,
    input wire id_7,
    input wire id_8,
    output wire id_9,
    output tri1 id_10,
    output wor id_11,
    inout supply1 id_12
);
  tri id_14, id_15;
  wire id_16;
  wand id_17 = 1;
  wire id_18;
  always @(id_15 >> 1 * id_14 or 1'h0) id_12 = id_0;
  tri0 id_19;
  wire id_20;
  wire id_21;
  tri  id_22 = id_3 != id_3;
  wire id_23;
  module_0 modCall_1 (
      id_21,
      id_23,
      id_14,
      id_21
  );
  assign id_17 = id_12;
  id_24 :
  assert property (@(posedge 1) id_19)
  else id_24 = 1'd0;
  wire id_25;
endmodule
