Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Sep 21 11:37:47 2025
| Host         : DESKTOP-UR0PACQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file item_timing_summary_routed.rpt -pb item_timing_summary_routed.pb -rpx item_timing_summary_routed.rpx -warn_on_violation
| Design       : item
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.449        0.000                      0                  168        0.230        0.000                      0                  168        4.500        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.449        0.000                      0                  168        0.230        0.000                      0                  168        4.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_ns_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 1.985ns (38.031%)  route 3.234ns (61.969%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 14.583 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.854     5.101    clk_IBUF_BUFG
    SLICE_X112Y71        FDRE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDRE (Prop_fdre_C_Q)         0.518     5.619 f  i_reg[2]/Q
                         net (fo=20, routed)          0.940     6.559    i_reg_n_0_[2]
    SLICE_X112Y71        LUT4 (Prop_lut4_I2_O)        0.153     6.712 r  FSM_sequential_ns[2]_i_42/O
                         net (fo=2, routed)           0.558     7.271    FSM_sequential_ns[2]_i_42_n_0
    SLICE_X113Y69        LUT5 (Prop_lut5_I3_O)        0.331     7.602 r  FSM_sequential_ns[2]_i_39/O
                         net (fo=1, routed)           0.000     7.602    FSM_sequential_ns[2]_i_39_n_0
    SLICE_X113Y69        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.000 r  FSM_sequential_ns_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.000    FSM_sequential_ns_reg[2]_i_30_n_0
    SLICE_X113Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  FSM_sequential_ns_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.114    FSM_sequential_ns_reg[2]_i_25_n_0
    SLICE_X113Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  FSM_sequential_ns_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.228    FSM_sequential_ns_reg[2]_i_20_n_0
    SLICE_X113Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  FSM_sequential_ns_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.750     9.092    FSM_sequential_ns_reg[2]_i_6_n_0
    SLICE_X110Y70        LUT6 (Prop_lut6_I4_O)        0.124     9.216 r  FSM_sequential_ns[2]_i_2/O
                         net (fo=3, routed)           0.644     9.860    FSM_sequential_ns[2]_i_2_n_0
    SLICE_X111Y68        LUT5 (Prop_lut5_I1_O)        0.119     9.979 r  FSM_sequential_ns[2]_i_1/O
                         net (fo=1, routed)           0.342    10.321    FSM_sequential_ns[2]_i_1_n_0
    SLICE_X110Y68        FDRE                                         r  FSM_sequential_ns_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.679    14.583    clk_IBUF_BUFG
    SLICE_X110Y68        FDRE                                         r  FSM_sequential_ns_reg[2]/C
                         clock pessimism              0.497    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X110Y68        FDRE (Setup_fdre_C_D)       -0.275    14.770    FSM_sequential_ns_reg[2]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_ns_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.985ns (38.956%)  route 3.110ns (61.044%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 14.582 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.854     5.101    clk_IBUF_BUFG
    SLICE_X112Y71        FDRE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDRE (Prop_fdre_C_Q)         0.518     5.619 f  i_reg[2]/Q
                         net (fo=20, routed)          0.940     6.559    i_reg_n_0_[2]
    SLICE_X112Y71        LUT4 (Prop_lut4_I2_O)        0.153     6.712 r  FSM_sequential_ns[2]_i_42/O
                         net (fo=2, routed)           0.558     7.271    FSM_sequential_ns[2]_i_42_n_0
    SLICE_X113Y69        LUT5 (Prop_lut5_I3_O)        0.331     7.602 r  FSM_sequential_ns[2]_i_39/O
                         net (fo=1, routed)           0.000     7.602    FSM_sequential_ns[2]_i_39_n_0
    SLICE_X113Y69        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.000 r  FSM_sequential_ns_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.000    FSM_sequential_ns_reg[2]_i_30_n_0
    SLICE_X113Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  FSM_sequential_ns_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.114    FSM_sequential_ns_reg[2]_i_25_n_0
    SLICE_X113Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  FSM_sequential_ns_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.228    FSM_sequential_ns_reg[2]_i_20_n_0
    SLICE_X113Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  FSM_sequential_ns_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.750     9.092    FSM_sequential_ns_reg[2]_i_6_n_0
    SLICE_X110Y70        LUT6 (Prop_lut6_I4_O)        0.124     9.216 r  FSM_sequential_ns[2]_i_2/O
                         net (fo=3, routed)           0.516     9.732    FSM_sequential_ns[2]_i_2_n_0
    SLICE_X110Y70        LUT4 (Prop_lut4_I1_O)        0.119     9.851 r  FSM_sequential_ns[0]_i_1/O
                         net (fo=1, routed)           0.346    10.197    FSM_sequential_ns[0]_i_1_n_0
    SLICE_X110Y70        FDRE                                         r  FSM_sequential_ns_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.678    14.582    clk_IBUF_BUFG
    SLICE_X110Y70        FDRE                                         r  FSM_sequential_ns_reg[0]/C
                         clock pessimism              0.497    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X110Y70        FDRE (Setup_fdre_C_D)       -0.275    14.769    FSM_sequential_ns_reg[0]
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 itemno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 2.514ns (52.536%)  route 2.271ns (47.464%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 14.586 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.856     5.103    clk_IBUF_BUFG
    SLICE_X110Y69        FDRE                                         r  itemno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDRE (Prop_fdre_C_Q)         0.456     5.559 r  itemno_reg[1]/Q
                         net (fo=8, routed)           0.813     6.373    itemno[1]
    SLICE_X108Y67        LUT2 (Prop_lut2_I0_O)        0.150     6.523 r  Result[1]_i_14/O
                         net (fo=1, routed)           0.661     7.184    Result[1]_i_14_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I5_O)        0.328     7.512 r  Result[1]_i_10/O
                         net (fo=1, routed)           0.000     7.512    Result[1]_i_10_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.913 r  Result_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.913    Result_reg[1]_i_4_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.135 r  Result_reg[5]_i_5/O[0]
                         net (fo=2, routed)           0.492     8.627    Result_reg[5]_i_5_n_7
    SLICE_X109Y66        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.651     9.278 r  Result_reg[5]_i_3/O[3]
                         net (fo=1, routed)           0.304     9.583    Result0[5]
    SLICE_X111Y66        LUT6 (Prop_lut6_I1_O)        0.306     9.889 r  Result[5]_i_2/O
                         net (fo=1, routed)           0.000     9.889    Result[5]_i_2_n_0
    SLICE_X111Y66        FDRE                                         r  Result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.682    14.586    clk_IBUF_BUFG
    SLICE_X111Y66        FDRE                                         r  Result_reg[5]/C
                         clock pessimism              0.497    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X111Y66        FDRE (Setup_fdre_C_D)        0.029    15.077    Result_reg[5]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 itemno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 2.406ns (51.370%)  route 2.278ns (48.630%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 14.586 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.856     5.103    clk_IBUF_BUFG
    SLICE_X110Y69        FDRE                                         r  itemno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDRE (Prop_fdre_C_Q)         0.456     5.559 r  itemno_reg[1]/Q
                         net (fo=8, routed)           0.813     6.373    itemno[1]
    SLICE_X108Y67        LUT2 (Prop_lut2_I0_O)        0.150     6.523 r  Result[1]_i_14/O
                         net (fo=1, routed)           0.661     7.184    Result[1]_i_14_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I5_O)        0.328     7.512 r  Result[1]_i_10/O
                         net (fo=1, routed)           0.000     7.512    Result[1]_i_10_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.913 r  Result_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.913    Result_reg[1]_i_4_n_0
    SLICE_X109Y68        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.135 r  Result_reg[5]_i_5/O[0]
                         net (fo=2, routed)           0.492     8.627    Result_reg[5]_i_5_n_7
    SLICE_X109Y66        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.547     9.174 r  Result_reg[5]_i_3/O[2]
                         net (fo=1, routed)           0.311     9.485    Result0[4]
    SLICE_X110Y66        LUT6 (Prop_lut6_I1_O)        0.302     9.787 r  Result[4]_i_1/O
                         net (fo=1, routed)           0.000     9.787    Result[4]_i_1_n_0
    SLICE_X110Y66        FDRE                                         r  Result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.682    14.586    clk_IBUF_BUFG
    SLICE_X110Y66        FDRE                                         r  Result_reg[4]/C
                         clock pessimism              0.497    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X110Y66        FDRE (Setup_fdre_C_D)        0.031    15.079    Result_reg[4]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_ns_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 1.990ns (42.530%)  route 2.689ns (57.470%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 14.583 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.854     5.101    clk_IBUF_BUFG
    SLICE_X112Y71        FDRE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDRE (Prop_fdre_C_Q)         0.518     5.619 f  i_reg[2]/Q
                         net (fo=20, routed)          0.940     6.559    i_reg_n_0_[2]
    SLICE_X112Y71        LUT4 (Prop_lut4_I2_O)        0.153     6.712 r  FSM_sequential_ns[2]_i_42/O
                         net (fo=2, routed)           0.558     7.271    FSM_sequential_ns[2]_i_42_n_0
    SLICE_X113Y69        LUT5 (Prop_lut5_I3_O)        0.331     7.602 r  FSM_sequential_ns[2]_i_39/O
                         net (fo=1, routed)           0.000     7.602    FSM_sequential_ns[2]_i_39_n_0
    SLICE_X113Y69        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.000 r  FSM_sequential_ns_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.000    FSM_sequential_ns_reg[2]_i_30_n_0
    SLICE_X113Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.114 r  FSM_sequential_ns_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.114    FSM_sequential_ns_reg[2]_i_25_n_0
    SLICE_X113Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  FSM_sequential_ns_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.228    FSM_sequential_ns_reg[2]_i_20_n_0
    SLICE_X113Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  FSM_sequential_ns_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.750     9.092    FSM_sequential_ns_reg[2]_i_6_n_0
    SLICE_X110Y70        LUT6 (Prop_lut6_I4_O)        0.124     9.216 r  FSM_sequential_ns[2]_i_2/O
                         net (fo=3, routed)           0.441     9.656    FSM_sequential_ns[2]_i_2_n_0
    SLICE_X110Y68        LUT6 (Prop_lut6_I1_O)        0.124     9.780 r  FSM_sequential_ns[1]_i_1/O
                         net (fo=1, routed)           0.000     9.780    FSM_sequential_ns[1]_i_1_n_0
    SLICE_X110Y68        FDRE                                         r  FSM_sequential_ns_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.679    14.583    clk_IBUF_BUFG
    SLICE_X110Y68        FDRE                                         r  FSM_sequential_ns_reg[1]/C
                         clock pessimism              0.497    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X110Y68        FDRE (Setup_fdre_C_D)        0.031    15.076    FSM_sequential_ns_reg[1]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 itemno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 2.018ns (48.947%)  route 2.105ns (51.053%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 14.586 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.856     5.103    clk_IBUF_BUFG
    SLICE_X110Y69        FDRE                                         r  itemno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDRE (Prop_fdre_C_Q)         0.456     5.559 r  itemno_reg[1]/Q
                         net (fo=8, routed)           0.813     6.373    itemno[1]
    SLICE_X108Y67        LUT2 (Prop_lut2_I0_O)        0.150     6.523 r  Result[1]_i_14/O
                         net (fo=1, routed)           0.661     7.184    Result[1]_i_14_n_0
    SLICE_X109Y67        LUT6 (Prop_lut6_I5_O)        0.328     7.512 r  Result[1]_i_10/O
                         net (fo=1, routed)           0.000     7.512    Result[1]_i_10_n_0
    SLICE_X109Y67        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     7.760 r  Result_reg[1]_i_4/O[3]
                         net (fo=2, routed)           0.320     8.080    Result_reg[1]_i_4_n_4
    SLICE_X109Y66        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.533     8.613 r  Result_reg[5]_i_3/O[1]
                         net (fo=1, routed)           0.310     8.923    Result0[3]
    SLICE_X110Y66        LUT6 (Prop_lut6_I1_O)        0.303     9.226 r  Result[3]_i_1/O
                         net (fo=1, routed)           0.000     9.226    Result[3]_i_1_n_0
    SLICE_X110Y66        FDRE                                         r  Result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.682    14.586    clk_IBUF_BUFG
    SLICE_X110Y66        FDRE                                         r  Result_reg[3]/C
                         clock pessimism              0.497    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X110Y66        FDRE (Setup_fdre_C_D)        0.029    15.077    Result_reg[3]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 FSM_sequential_ns_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stock_item_reg[3][1]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.699ns (20.211%)  route 2.760ns (79.789%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 14.579 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.857     5.104    clk_IBUF_BUFG
    SLICE_X110Y68        FDRE                                         r  FSM_sequential_ns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y68        FDRE (Prop_fdre_C_Q)         0.456     5.560 f  FSM_sequential_ns_reg[2]/Q
                         net (fo=37, routed)          0.891     6.452    ns[2]
    SLICE_X111Y69        LUT6 (Prop_lut6_I1_O)        0.124     6.576 f  stock_item[0][5]_i_3/O
                         net (fo=8, routed)           0.896     7.471    stock_item[0][5]_i_3_n_0
    SLICE_X111Y67        LUT4 (Prop_lut4_I2_O)        0.119     7.590 r  stock_item[3][5]_i_1/O
                         net (fo=6, routed)           0.973     8.563    stock_item[3][5]_i_1_n_0
    SLICE_X107Y69        FDSE                                         r  stock_item_reg[3][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.675    14.579    clk_IBUF_BUFG
    SLICE_X107Y69        FDSE                                         r  stock_item_reg[3][1]/C
                         clock pessimism              0.457    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X107Y69        FDSE (Setup_fdse_C_CE)      -0.413    14.588    stock_item_reg[3][1]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 FSM_sequential_ns_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stock_item_reg[3][3]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.699ns (20.211%)  route 2.760ns (79.789%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 14.579 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.857     5.104    clk_IBUF_BUFG
    SLICE_X110Y68        FDRE                                         r  FSM_sequential_ns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y68        FDRE (Prop_fdre_C_Q)         0.456     5.560 f  FSM_sequential_ns_reg[2]/Q
                         net (fo=37, routed)          0.891     6.452    ns[2]
    SLICE_X111Y69        LUT6 (Prop_lut6_I1_O)        0.124     6.576 f  stock_item[0][5]_i_3/O
                         net (fo=8, routed)           0.896     7.471    stock_item[0][5]_i_3_n_0
    SLICE_X111Y67        LUT4 (Prop_lut4_I2_O)        0.119     7.590 r  stock_item[3][5]_i_1/O
                         net (fo=6, routed)           0.973     8.563    stock_item[3][5]_i_1_n_0
    SLICE_X107Y69        FDSE                                         r  stock_item_reg[3][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.675    14.579    clk_IBUF_BUFG
    SLICE_X107Y69        FDSE                                         r  stock_item_reg[3][3]/C
                         clock pessimism              0.457    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X107Y69        FDSE (Setup_fdse_C_CE)      -0.413    14.588    stock_item_reg[3][3]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 FSM_sequential_ns_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stock_item_reg[3][4]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.699ns (20.211%)  route 2.760ns (79.789%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 14.579 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.857     5.104    clk_IBUF_BUFG
    SLICE_X110Y68        FDRE                                         r  FSM_sequential_ns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y68        FDRE (Prop_fdre_C_Q)         0.456     5.560 f  FSM_sequential_ns_reg[2]/Q
                         net (fo=37, routed)          0.891     6.452    ns[2]
    SLICE_X111Y69        LUT6 (Prop_lut6_I1_O)        0.124     6.576 f  stock_item[0][5]_i_3/O
                         net (fo=8, routed)           0.896     7.471    stock_item[0][5]_i_3_n_0
    SLICE_X111Y67        LUT4 (Prop_lut4_I2_O)        0.119     7.590 r  stock_item[3][5]_i_1/O
                         net (fo=6, routed)           0.973     8.563    stock_item[3][5]_i_1_n_0
    SLICE_X107Y69        FDSE                                         r  stock_item_reg[3][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.675    14.579    clk_IBUF_BUFG
    SLICE_X107Y69        FDSE                                         r  stock_item_reg[3][4]/C
                         clock pessimism              0.457    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X107Y69        FDSE (Setup_fdse_C_CE)      -0.413    14.588    stock_item_reg[3][4]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 FSM_sequential_ns_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stock_item_reg[3][5]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.699ns (20.211%)  route 2.760ns (79.789%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 14.579 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.857     5.104    clk_IBUF_BUFG
    SLICE_X110Y68        FDRE                                         r  FSM_sequential_ns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y68        FDRE (Prop_fdre_C_Q)         0.456     5.560 f  FSM_sequential_ns_reg[2]/Q
                         net (fo=37, routed)          0.891     6.452    ns[2]
    SLICE_X111Y69        LUT6 (Prop_lut6_I1_O)        0.124     6.576 f  stock_item[0][5]_i_3/O
                         net (fo=8, routed)           0.896     7.471    stock_item[0][5]_i_3_n_0
    SLICE_X111Y67        LUT4 (Prop_lut4_I2_O)        0.119     7.590 r  stock_item[3][5]_i_1/O
                         net (fo=6, routed)           0.973     8.563    stock_item[3][5]_i_1_n_0
    SLICE_X107Y69        FDSE                                         r  stock_item_reg[3][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842    10.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.675    14.579    clk_IBUF_BUFG
    SLICE_X107Y69        FDSE                                         r  stock_item_reg[3][5]/C
                         clock pessimism              0.457    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X107Y69        FDSE (Setup_fdse_C_CE)      -0.413    14.588    stock_item_reg[3][5]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  6.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 FSM_sequential_ns_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.912%)  route 0.179ns (49.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.631     1.524    clk_IBUF_BUFG
    SLICE_X110Y68        FDRE                                         r  FSM_sequential_ns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y68        FDRE (Prop_fdre_C_Q)         0.141     1.665 f  FSM_sequential_ns_reg[2]/Q
                         net (fo=37, routed)          0.179     1.844    ns[2]
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.045     1.889 r  l[0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    l[0]_i_1_n_0
    SLICE_X112Y68        FDRE                                         r  l_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.901     2.042    clk_IBUF_BUFG
    SLICE_X112Y68        FDRE                                         r  l_reg[0]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X112Y68        FDRE (Hold_fdre_C_D)         0.121     1.659    l_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.212ns (53.742%)  route 0.182ns (46.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.630     1.523    clk_IBUF_BUFG
    SLICE_X112Y69        FDRE                                         r  k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y69        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  k_reg[0]/Q
                         net (fo=7, routed)           0.182     1.869    k_reg_n_0_[0]
    SLICE_X112Y69        LUT5 (Prop_lut5_I2_O)        0.048     1.917 r  k[3]_i_1/O
                         net (fo=1, routed)           0.000     1.917    k[3]_i_1_n_0
    SLICE_X112Y69        FDRE                                         r  k_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.900     2.041    clk_IBUF_BUFG
    SLICE_X112Y69        FDRE                                         r  k_reg[3]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X112Y69        FDRE (Hold_fdre_C_D)         0.131     1.654    k_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.629     1.522    clk_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.164     1.686 r  l_reg[1]/Q
                         net (fo=6, routed)           0.175     1.861    l_reg_n_0_[1]
    SLICE_X112Y70        LUT3 (Prop_lut3_I0_O)        0.045     1.906 r  l[1]_i_1/O
                         net (fo=1, routed)           0.000     1.906    l[1]_i_1_n_0
    SLICE_X112Y70        FDRE                                         r  l_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.899     2.040    clk_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  l_reg[1]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X112Y70        FDRE (Hold_fdre_C_D)         0.120     1.642    l_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.247ns (64.070%)  route 0.139ns (35.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.629     1.522    clk_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y70        FDRE (Prop_fdre_C_Q)         0.148     1.670 r  l_reg[3]/Q
                         net (fo=5, routed)           0.139     1.808    l_reg_n_0_[3]
    SLICE_X112Y70        LUT6 (Prop_lut6_I4_O)        0.099     1.907 r  l[4]_i_1/O
                         net (fo=1, routed)           0.000     1.907    l[4]_i_1_n_0
    SLICE_X112Y70        FDRE                                         r  l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.899     2.040    clk_IBUF_BUFG
    SLICE_X112Y70        FDRE                                         r  l_reg[4]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X112Y70        FDRE (Hold_fdre_C_D)         0.121     1.643    l_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 k_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.247ns (63.595%)  route 0.141ns (36.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.630     1.523    clk_IBUF_BUFG
    SLICE_X112Y69        FDRE                                         r  k_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y69        FDRE (Prop_fdre_C_Q)         0.148     1.671 r  k_reg[1]/Q
                         net (fo=6, routed)           0.141     1.812    k_reg_n_0_[1]
    SLICE_X112Y69        LUT6 (Prop_lut6_I3_O)        0.099     1.911 r  k[4]_i_1/O
                         net (fo=1, routed)           0.000     1.911    k[4]_i_1_n_0
    SLICE_X112Y69        FDRE                                         r  k_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.900     2.041    clk_IBUF_BUFG
    SLICE_X112Y69        FDRE                                         r  k_reg[4]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X112Y69        FDRE (Hold_fdre_C_D)         0.121     1.644    k_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.388%)  route 0.182ns (46.612%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.630     1.523    clk_IBUF_BUFG
    SLICE_X112Y69        FDRE                                         r  k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y69        FDRE (Prop_fdre_C_Q)         0.164     1.687 r  k_reg[0]/Q
                         net (fo=7, routed)           0.182     1.869    k_reg_n_0_[0]
    SLICE_X112Y69        LUT4 (Prop_lut4_I1_O)        0.045     1.914 r  k[2]_i_1/O
                         net (fo=1, routed)           0.000     1.914    k[2]_i_1_n_0
    SLICE_X112Y69        FDRE                                         r  k_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.900     2.041    clk_IBUF_BUFG
    SLICE_X112Y69        FDRE                                         r  k_reg[2]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X112Y69        FDRE (Hold_fdre_C_D)         0.120     1.643    k_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.848%)  route 0.186ns (47.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.630     1.523    clk_IBUF_BUFG
    SLICE_X112Y69        FDRE                                         r  k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y69        FDRE (Prop_fdre_C_Q)         0.164     1.687 f  k_reg[0]/Q
                         net (fo=7, routed)           0.186     1.873    k_reg_n_0_[0]
    SLICE_X112Y69        LUT2 (Prop_lut2_I1_O)        0.045     1.918 r  k[0]_i_1/O
                         net (fo=1, routed)           0.000     1.918    k[0]_i_1_n_0
    SLICE_X112Y69        FDRE                                         r  k_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.900     2.041    clk_IBUF_BUFG
    SLICE_X112Y69        FDRE                                         r  k_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X112Y69        FDRE (Hold_fdre_C_D)         0.121     1.644    k_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 item_per_cost_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            item_per_cost_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.327%)  route 0.204ns (52.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.632     1.525    clk_IBUF_BUFG
    SLICE_X111Y67        FDRE                                         r  item_per_cost_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y67        FDRE (Prop_fdre_C_Q)         0.141     1.666 r  item_per_cost_temp_reg[1]/Q
                         net (fo=11, routed)          0.204     1.870    item_per_cost_temp[1]
    SLICE_X111Y67        LUT5 (Prop_lut5_I4_O)        0.042     1.912 r  item_per_cost_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.912    item_per_cost_temp[1]_i_1_n_0
    SLICE_X111Y67        FDRE                                         r  item_per_cost_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.902     2.043    clk_IBUF_BUFG
    SLICE_X111Y67        FDRE                                         r  item_per_cost_temp_reg[1]/C
                         clock pessimism             -0.518     1.525    
    SLICE_X111Y67        FDRE (Hold_fdre_C_D)         0.105     1.630    item_per_cost_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.628     1.521    clk_IBUF_BUFG
    SLICE_X111Y71        FDRE                                         r  i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  i_reg[1]/Q
                         net (fo=23, routed)          0.193     1.855    i_reg_n_0_[1]
    SLICE_X111Y71        LUT3 (Prop_lut3_I0_O)        0.045     1.900 r  i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.900    i[1]_i_1_n_0
    SLICE_X111Y71        FDRE                                         r  i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.898     2.039    clk_IBUF_BUFG
    SLICE_X111Y71        FDRE                                         r  i_reg[1]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X111Y71        FDRE (Hold_fdre_C_D)         0.091     1.612    i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.188ns (43.064%)  route 0.249ns (56.936%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.628     1.521    clk_IBUF_BUFG
    SLICE_X111Y71        FDRE                                         r  i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  i_reg[1]/Q
                         net (fo=23, routed)          0.249     1.911    i_reg_n_0_[1]
    SLICE_X112Y71        LUT5 (Prop_lut5_I1_O)        0.047     1.958 r  i[3]_i_1/O
                         net (fo=1, routed)           0.000     1.958    i[3]_i_1_n_0
    SLICE_X112Y71        FDRE                                         r  i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.898     2.039    clk_IBUF_BUFG
    SLICE_X112Y71        FDRE                                         r  i_reg[3]/C
                         clock pessimism             -0.504     1.535    
    SLICE_X112Y71        FDRE (Hold_fdre_C_D)         0.131     1.666    i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y70  FSM_sequential_ns_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y68  FSM_sequential_ns_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y68  FSM_sequential_ns_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y67  Result_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y67  Result_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y67  Result_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y66  Result_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y66  Result_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y66  Result_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y70  FSM_sequential_ns_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y70  FSM_sequential_ns_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y68  FSM_sequential_ns_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y68  FSM_sequential_ns_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y68  FSM_sequential_ns_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y68  FSM_sequential_ns_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y67  Result_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y67  Result_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y67  Result_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y67  Result_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y70  FSM_sequential_ns_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y70  FSM_sequential_ns_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y68  FSM_sequential_ns_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y68  FSM_sequential_ns_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y68  FSM_sequential_ns_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y68  FSM_sequential_ns_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y67  Result_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y67  Result_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y67  Result_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y67  Result_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.147ns  (logic 3.051ns (42.689%)  route 4.096ns (57.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.859     5.106    clk_IBUF_BUFG
    SLICE_X110Y67        FDRE                                         r  Result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDRE (Prop_fdre_C_Q)         0.456     5.562 r  Result_reg[0]/Q
                         net (fo=1, routed)           4.096     9.658    Result_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.595    12.253 r  Result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.253    Result[0]
    U14                                                               r  Result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.569ns  (logic 3.080ns (55.310%)  route 2.489ns (44.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.859     5.106    clk_IBUF_BUFG
    SLICE_X110Y67        FDRE                                         r  Result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDRE (Prop_fdre_C_Q)         0.456     5.562 r  Result_reg[2]/Q
                         net (fo=1, routed)           2.489     8.051    Result_OBUF[2]
    W22                  OBUF (Prop_obuf_I_O)         2.624    10.675 r  Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.675    Result[2]
    W22                                                               r  Result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.546ns  (logic 3.080ns (55.540%)  route 2.466ns (44.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.860     5.107    clk_IBUF_BUFG
    SLICE_X111Y66        FDRE                                         r  Result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDRE (Prop_fdre_C_Q)         0.456     5.563 r  Result_reg[5]/Q
                         net (fo=1, routed)           2.466     8.029    Result_OBUF[5]
    U22                  OBUF (Prop_obuf_I_O)         2.624    10.653 r  Result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.653    Result[5]
    U22                                                               r  Result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.413ns  (logic 3.086ns (57.006%)  route 2.327ns (42.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.860     5.107    clk_IBUF_BUFG
    SLICE_X110Y66        FDRE                                         r  Result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66        FDRE (Prop_fdre_C_Q)         0.456     5.563 r  Result_reg[3]/Q
                         net (fo=1, routed)           2.327     7.891    Result_OBUF[3]
    V22                  OBUF (Prop_obuf_I_O)         2.630    10.521 r  Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.521    Result[3]
    V22                                                               r  Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.371ns  (logic 3.079ns (57.321%)  route 2.292ns (42.679%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.860     5.107    clk_IBUF_BUFG
    SLICE_X110Y66        FDRE                                         r  Result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66        FDRE (Prop_fdre_C_Q)         0.456     5.563 r  Result_reg[4]/Q
                         net (fo=1, routed)           2.292     7.856    Result_OBUF[4]
    U21                  OBUF (Prop_obuf_I_O)         2.623    10.479 r  Result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.479    Result[4]
    U21                                                               r  Result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.341ns  (logic 3.061ns (57.315%)  route 2.280ns (42.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.859     5.106    clk_IBUF_BUFG
    SLICE_X110Y67        FDRE                                         r  Result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDRE (Prop_fdre_C_Q)         0.456     5.562 r  Result_reg[1]/Q
                         net (fo=1, routed)           2.280     7.842    Result_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         2.605    10.448 r  Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.448    Result[1]
    U19                                                               r  Result[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.263ns (68.171%)  route 0.590ns (31.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.632     1.525    clk_IBUF_BUFG
    SLICE_X110Y67        FDRE                                         r  Result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDRE (Prop_fdre_C_Q)         0.141     1.666 r  Result_reg[1]/Q
                         net (fo=1, routed)           0.590     2.256    Result_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         1.122     3.378 r  Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.378    Result[1]
    U19                                                               r  Result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.281ns (68.632%)  route 0.585ns (31.368%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.633     1.526    clk_IBUF_BUFG
    SLICE_X110Y66        FDRE                                         r  Result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  Result_reg[4]/Q
                         net (fo=1, routed)           0.585     2.252    Result_OBUF[4]
    U21                  OBUF (Prop_obuf_I_O)         1.140     3.392 r  Result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.392    Result[4]
    U21                                                               r  Result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.288ns (67.771%)  route 0.612ns (32.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.633     1.526    clk_IBUF_BUFG
    SLICE_X110Y66        FDRE                                         r  Result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  Result_reg[3]/Q
                         net (fo=1, routed)           0.612     2.279    Result_OBUF[3]
    V22                  OBUF (Prop_obuf_I_O)         1.147     3.426 r  Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.426    Result[3]
    V22                                                               r  Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.282ns (65.721%)  route 0.669ns (34.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.633     1.526    clk_IBUF_BUFG
    SLICE_X111Y66        FDRE                                         r  Result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y66        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  Result_reg[5]/Q
                         net (fo=1, routed)           0.669     2.336    Result_OBUF[5]
    U22                  OBUF (Prop_obuf_I_O)         1.141     3.477 r  Result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.477    Result[5]
    U22                                                               r  Result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.282ns (65.053%)  route 0.689ns (34.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.632     1.525    clk_IBUF_BUFG
    SLICE_X110Y67        FDRE                                         r  Result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDRE (Prop_fdre_C_Q)         0.141     1.666 r  Result_reg[2]/Q
                         net (fo=1, routed)           0.689     2.355    Result_OBUF[2]
    W22                  OBUF (Prop_obuf_I_O)         1.141     3.496 r  Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.496    Result[2]
    W22                                                               r  Result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.618ns  (logic 1.253ns (47.865%)  route 1.365ns (52.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.632     1.525    clk_IBUF_BUFG
    SLICE_X110Y67        FDRE                                         r  Result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDRE (Prop_fdre_C_Q)         0.141     1.666 r  Result_reg[0]/Q
                         net (fo=1, routed)           1.365     3.031    Result_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.112     4.143 r  Result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.143    Result[0]
    U14                                                               r  Result[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           138 Endpoints
Min Delay           138 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 select[1]
                            (input port)
  Destination:            FSM_sequential_ns_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.634ns  (logic 1.463ns (22.049%)  route 5.172ns (77.951%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  select[1] (IN)
                         net (fo=0)                   0.000     0.000    select[1]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 f  select_IBUF[1]_inst/O
                         net (fo=11, routed)          2.793     3.764    select_IBUF[1]
    SLICE_X112Y68        LUT5 (Prop_lut5_I1_O)        0.124     3.888 r  FSM_sequential_ns[2]_i_15/O
                         net (fo=1, routed)           0.972     4.861    FSM_sequential_ns[2]_i_15_n_0
    SLICE_X110Y69        LUT6 (Prop_lut6_I1_O)        0.124     4.985 r  FSM_sequential_ns[2]_i_4/O
                         net (fo=1, routed)           0.421     5.405    FSM_sequential_ns[2]_i_4_n_0
    SLICE_X110Y70        LUT6 (Prop_lut6_I1_O)        0.124     5.529 r  FSM_sequential_ns[2]_i_2/O
                         net (fo=3, routed)           0.644     6.174    FSM_sequential_ns[2]_i_2_n_0
    SLICE_X111Y68        LUT5 (Prop_lut5_I1_O)        0.119     6.293 r  FSM_sequential_ns[2]_i_1/O
                         net (fo=1, routed)           0.342     6.634    FSM_sequential_ns[2]_i_1_n_0
    SLICE_X110Y68        FDRE                                         r  FSM_sequential_ns_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.679     4.583    clk_IBUF_BUFG
    SLICE_X110Y68        FDRE                                         r  FSM_sequential_ns_reg[2]/C

Slack:                    inf
  Source:                 select[1]
                            (input port)
  Destination:            FSM_sequential_ns_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.510ns  (logic 1.463ns (22.468%)  route 5.048ns (77.532%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  select[1] (IN)
                         net (fo=0)                   0.000     0.000    select[1]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 f  select_IBUF[1]_inst/O
                         net (fo=11, routed)          2.793     3.764    select_IBUF[1]
    SLICE_X112Y68        LUT5 (Prop_lut5_I1_O)        0.124     3.888 r  FSM_sequential_ns[2]_i_15/O
                         net (fo=1, routed)           0.972     4.861    FSM_sequential_ns[2]_i_15_n_0
    SLICE_X110Y69        LUT6 (Prop_lut6_I1_O)        0.124     4.985 r  FSM_sequential_ns[2]_i_4/O
                         net (fo=1, routed)           0.421     5.405    FSM_sequential_ns[2]_i_4_n_0
    SLICE_X110Y70        LUT6 (Prop_lut6_I1_O)        0.124     5.529 r  FSM_sequential_ns[2]_i_2/O
                         net (fo=3, routed)           0.516     6.045    FSM_sequential_ns[2]_i_2_n_0
    SLICE_X110Y70        LUT4 (Prop_lut4_I1_O)        0.119     6.164 r  FSM_sequential_ns[0]_i_1/O
                         net (fo=1, routed)           0.346     6.510    FSM_sequential_ns[0]_i_1_n_0
    SLICE_X110Y70        FDRE                                         r  FSM_sequential_ns_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.678     4.582    clk_IBUF_BUFG
    SLICE_X110Y70        FDRE                                         r  FSM_sequential_ns_reg[0]/C

Slack:                    inf
  Source:                 select[1]
                            (input port)
  Destination:            FSM_sequential_ns_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.094ns  (logic 1.468ns (24.086%)  route 4.626ns (75.914%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 f  select[1] (IN)
                         net (fo=0)                   0.000     0.000    select[1]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 f  select_IBUF[1]_inst/O
                         net (fo=11, routed)          2.793     3.764    select_IBUF[1]
    SLICE_X112Y68        LUT5 (Prop_lut5_I1_O)        0.124     3.888 r  FSM_sequential_ns[2]_i_15/O
                         net (fo=1, routed)           0.972     4.861    FSM_sequential_ns[2]_i_15_n_0
    SLICE_X110Y69        LUT6 (Prop_lut6_I1_O)        0.124     4.985 r  FSM_sequential_ns[2]_i_4/O
                         net (fo=1, routed)           0.421     5.405    FSM_sequential_ns[2]_i_4_n_0
    SLICE_X110Y70        LUT6 (Prop_lut6_I1_O)        0.124     5.529 r  FSM_sequential_ns[2]_i_2/O
                         net (fo=3, routed)           0.441     5.970    FSM_sequential_ns[2]_i_2_n_0
    SLICE_X110Y68        LUT6 (Prop_lut6_I1_O)        0.124     6.094 r  FSM_sequential_ns[1]_i_1/O
                         net (fo=1, routed)           0.000     6.094    FSM_sequential_ns[1]_i_1_n_0
    SLICE_X110Y68        FDRE                                         r  FSM_sequential_ns_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.679     4.583    clk_IBUF_BUFG
    SLICE_X110Y68        FDRE                                         r  FSM_sequential_ns_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.989ns  (logic 1.305ns (26.157%)  route 3.684ns (73.843%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=78, routed)          1.868     2.801    reset_IBUF
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.124     2.925 f  item_per_cost_temp[0]_i_2/O
                         net (fo=7, routed)           1.010     3.935    item_per_cost_temp[0]_i_2_n_0
    SLICE_X111Y68        LUT6 (Prop_lut6_I2_O)        0.124     4.059 r  Result[5]_i_4/O
                         net (fo=1, routed)           0.807     4.865    Result[5]_i_4_n_0
    SLICE_X111Y66        LUT6 (Prop_lut6_I5_O)        0.124     4.989 r  Result[5]_i_2/O
                         net (fo=1, routed)           0.000     4.989    Result[5]_i_2_n_0
    SLICE_X111Y66        FDRE                                         r  Result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.682     4.586    clk_IBUF_BUFG
    SLICE_X111Y66        FDRE                                         r  Result_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.901ns  (logic 1.305ns (26.630%)  route 3.596ns (73.370%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=78, routed)          1.868     2.801    reset_IBUF
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.124     2.925 f  item_per_cost_temp[0]_i_2/O
                         net (fo=7, routed)           0.767     3.692    item_per_cost_temp[0]_i_2_n_0
    SLICE_X108Y68        LUT6 (Prop_lut6_I4_O)        0.124     3.816 r  Result[3]_i_2/O
                         net (fo=1, routed)           0.961     4.777    Result[3]_i_2_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I5_O)        0.124     4.901 r  Result[3]_i_1/O
                         net (fo=1, routed)           0.000     4.901    Result[3]_i_1_n_0
    SLICE_X110Y66        FDRE                                         r  Result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.682     4.586    clk_IBUF_BUFG
    SLICE_X110Y66        FDRE                                         r  Result_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.594ns  (logic 1.305ns (28.407%)  route 3.289ns (71.593%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=78, routed)          1.868     2.801    reset_IBUF
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.124     2.925 f  item_per_cost_temp[0]_i_2/O
                         net (fo=7, routed)           0.466     3.391    item_per_cost_temp[0]_i_2_n_0
    SLICE_X108Y68        LUT6 (Prop_lut6_I4_O)        0.124     3.515 r  Result[4]_i_2/O
                         net (fo=1, routed)           0.955     4.470    Result[4]_i_2_n_0
    SLICE_X110Y66        LUT6 (Prop_lut6_I5_O)        0.124     4.594 r  Result[4]_i_1/O
                         net (fo=1, routed)           0.000     4.594    Result[4]_i_1_n_0
    SLICE_X110Y66        FDRE                                         r  Result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.682     4.586    clk_IBUF_BUFG
    SLICE_X110Y66        FDRE                                         r  Result_reg[4]/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            itemno_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.293ns  (logic 1.078ns (25.122%)  route 3.214ns (74.878%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 f  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 f  select_IBUF[0]_inst/O
                         net (fo=11, routed)          2.473     3.427    select_IBUF[0]
    SLICE_X110Y71        LUT6 (Prop_lut6_I3_O)        0.124     3.551 r  itemno[5]_i_1/O
                         net (fo=6, routed)           0.742     4.293    itemno[5]_i_1_n_0
    SLICE_X110Y69        FDRE                                         r  itemno_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.678     4.582    clk_IBUF_BUFG
    SLICE_X110Y69        FDRE                                         r  itemno_reg[1]/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            itemno_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.293ns  (logic 1.078ns (25.122%)  route 3.214ns (74.878%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 f  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 f  select_IBUF[0]_inst/O
                         net (fo=11, routed)          2.473     3.427    select_IBUF[0]
    SLICE_X110Y71        LUT6 (Prop_lut6_I3_O)        0.124     3.551 r  itemno[5]_i_1/O
                         net (fo=6, routed)           0.742     4.293    itemno[5]_i_1_n_0
    SLICE_X110Y69        FDRE                                         r  itemno_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.678     4.582    clk_IBUF_BUFG
    SLICE_X110Y69        FDRE                                         r  itemno_reg[3]/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            itemno_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.293ns  (logic 1.078ns (25.122%)  route 3.214ns (74.878%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 f  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 f  select_IBUF[0]_inst/O
                         net (fo=11, routed)          2.473     3.427    select_IBUF[0]
    SLICE_X110Y71        LUT6 (Prop_lut6_I3_O)        0.124     3.551 r  itemno[5]_i_1/O
                         net (fo=6, routed)           0.742     4.293    itemno[5]_i_1_n_0
    SLICE_X110Y69        FDRE                                         r  itemno_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.678     4.582    clk_IBUF_BUFG
    SLICE_X110Y69        FDRE                                         r  itemno_reg[4]/C

Slack:                    inf
  Source:                 select[0]
                            (input port)
  Destination:            itemno_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.293ns  (logic 1.078ns (25.122%)  route 3.214ns (74.878%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 f  select[0] (IN)
                         net (fo=0)                   0.000     0.000    select[0]
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 f  select_IBUF[0]_inst/O
                         net (fo=11, routed)          2.473     3.427    select_IBUF[0]
    SLICE_X110Y71        LUT6 (Prop_lut6_I3_O)        0.124     3.551 r  itemno[5]_i_1/O
                         net (fo=6, routed)           0.742     4.293    itemno[5]_i_1_n_0
    SLICE_X110Y69        FDRE                                         r  itemno_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.842     0.842 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.814    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.678     4.582    clk_IBUF_BUFG
    SLICE_X110Y69        FDRE                                         r  itemno_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            stock_item_reg[5][3]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.162ns (19.442%)  route 0.672ns (80.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  reset_IBUF_inst/O
                         net (fo=78, routed)          0.672     0.834    reset_IBUF
    SLICE_X111Y68        FDSE                                         r  stock_item_reg[5][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.901     2.042    clk_IBUF_BUFG
    SLICE_X111Y68        FDSE                                         r  stock_item_reg[5][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            stock_item_reg[5][5]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.162ns (19.442%)  route 0.672ns (80.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  reset_IBUF_inst/O
                         net (fo=78, routed)          0.672     0.834    reset_IBUF
    SLICE_X111Y68        FDSE                                         r  stock_item_reg[5][5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.901     2.042    clk_IBUF_BUFG
    SLICE_X111Y68        FDSE                                         r  stock_item_reg[5][5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_sequential_ns_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.207ns (24.817%)  route 0.628ns (75.183%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  reset_IBUF_inst/O
                         net (fo=78, routed)          0.628     0.790    reset_IBUF
    SLICE_X110Y68        LUT6 (Prop_lut6_I5_O)        0.045     0.835 r  FSM_sequential_ns[1]_i_1/O
                         net (fo=1, routed)           0.000     0.835    FSM_sequential_ns[1]_i_1_n_0
    SLICE_X110Y68        FDRE                                         r  FSM_sequential_ns_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.901     2.042    clk_IBUF_BUFG
    SLICE_X110Y68        FDRE                                         r  FSM_sequential_ns_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            l_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.162ns (19.265%)  route 0.680ns (80.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  reset_IBUF_inst/O
                         net (fo=78, routed)          0.680     0.842    reset_IBUF
    SLICE_X112Y68        FDRE                                         r  l_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.901     2.042    clk_IBUF_BUFG
    SLICE_X112Y68        FDRE                                         r  l_reg[0]/C

Slack:                    inf
  Source:                 given_data[2]
                            (input port)
  Destination:            itemno_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.163ns (19.150%)  route 0.690ns (80.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  given_data[2] (IN)
                         net (fo=0)                   0.000     0.000    given_data[2]
    H18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  given_data_IBUF[2]_inst/O
                         net (fo=3, routed)           0.690     0.854    given_data_IBUF[2]
    SLICE_X110Y71        FDRE                                         r  itemno_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.898     2.039    clk_IBUF_BUFG
    SLICE_X110Y71        FDRE                                         r  itemno_reg[2]/C

Slack:                    inf
  Source:                 given_data[2]
                            (input port)
  Destination:            itemtype_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.163ns (19.009%)  route 0.697ns (80.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  given_data[2] (IN)
                         net (fo=0)                   0.000     0.000    given_data[2]
    H18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  given_data_IBUF[2]_inst/O
                         net (fo=3, routed)           0.697     0.860    given_data_IBUF[2]
    SLICE_X113Y69        FDRE                                         r  itemtype_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.900     2.041    clk_IBUF_BUFG
    SLICE_X113Y69        FDRE                                         r  itemtype_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            stock_item_reg[5][0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.162ns (18.350%)  route 0.722ns (81.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  reset_IBUF_inst/O
                         net (fo=78, routed)          0.722     0.884    reset_IBUF
    SLICE_X107Y68        FDSE                                         r  stock_item_reg[5][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.898     2.039    clk_IBUF_BUFG
    SLICE_X107Y68        FDSE                                         r  stock_item_reg[5][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            stock_item_reg[5][1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.162ns (18.350%)  route 0.722ns (81.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  reset_IBUF_inst/O
                         net (fo=78, routed)          0.722     0.884    reset_IBUF
    SLICE_X107Y68        FDSE                                         r  stock_item_reg[5][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.898     2.039    clk_IBUF_BUFG
    SLICE_X107Y68        FDSE                                         r  stock_item_reg[5][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            stock_item_reg[5][2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.162ns (18.350%)  route 0.722ns (81.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  reset_IBUF_inst/O
                         net (fo=78, routed)          0.722     0.884    reset_IBUF
    SLICE_X107Y68        FDSE                                         r  stock_item_reg[5][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.898     2.039    clk_IBUF_BUFG
    SLICE_X107Y68        FDSE                                         r  stock_item_reg[5][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            stock_item_reg[5][4]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.162ns (18.350%)  route 0.722ns (81.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  reset_IBUF_inst/O
                         net (fo=78, routed)          0.722     0.884    reset_IBUF
    SLICE_X107Y68        FDSE                                         r  stock_item_reg[5][4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.898     2.039    clk_IBUF_BUFG
    SLICE_X107Y68        FDSE                                         r  stock_item_reg[5][4]/C





