#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May  1 10:10:29 2024
# Process ID: 490052
# Current directory: /home/binh/work/pulpino-binh/fpga/ips
# Command line: vivado
# Log file: /home/binh/work/pulpino-binh/fpga/ips/vivado.log
# Journal file: /home/binh/work/pulpino-binh/fpga/ips/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.xpr
open_bd_design {/home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets axi_protocol_converter_1_M_AXI] [get_bd_cells axi_protocol_converter_1]
delete_bd_objs [get_bd_intf_nets axi_crossbar_0_M00_AXI] [get_bd_intf_nets axi_crossbar_0_M04_AXI] [get_bd_intf_nets axi_crossbar_0_M02_AXI] [get_bd_intf_nets axi_crossbar_0_M01_AXI] [get_bd_intf_nets axi_crossbar_0_M03_AXI] [get_bd_cells axi_crossbar_0]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_cells rst_ps7_0_100M]
delete_bd_objs [get_bd_intf_nets axi_protocol_converter_0_M_AXI] [get_bd_cells axi_protocol_converter_0]
delete_bd_objs [get_bd_intf_nets axi_protocol_converter_4_M_AXI] [get_bd_cells axi_protocol_converter_4]
delete_bd_objs [get_bd_intf_nets axi_protocol_converter_3_M_AXI] [get_bd_cells axi_protocol_converter_3]
delete_bd_objs [get_bd_intf_nets axi_protocol_converter_2_M_AXI] [get_bd_cells axi_protocol_converter_2]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/clking_axi} intc_ip {Auto} master_apm {0}}  [get_bd_intf_ports clking_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_emu/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_emu/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_jtag_emu/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_jtag_emu/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_pulp_control/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_pulp_control/S_AXI]
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_ports ps7_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_ports ps7_rst_n] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
save_bd_design
validate_bd_design
add_files -fileset constrs_1 -norecurse /home/binh/work/pulpino-binh/fpga/pulpemu/tcl/Zedboard-Master.xdc
validate_bd_design -force
save_bd_design
make_wrapper -files [get_files /home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_nets SPI0_SCLK_I_1] [get_bd_ports SPI0_SCLK_I]
delete_bd_objs [get_bd_nets SPI0_MOSI_I_1] [get_bd_ports SPI0_MOSI_I]
delete_bd_objs [get_bd_nets SPI0_MISO_I_1] [get_bd_ports SPI0_MISO_I]
delete_bd_objs [get_bd_nets SPI0_SS_I_1] [get_bd_ports SPI0_SS_I]
delete_bd_objs [get_bd_nets gpio_io_i_2] [get_bd_ports gpio_io_i]
undo
undo
undo
undo
undo
redo
undo
close [ open /home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/new/io_top.v w ]
add_files /home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/new/io_top.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/new/io_top.v] -no_script -reset -force -quiet
remove_files  /home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/new/io_top.v
file delete -force /home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/new/io_top.v
close [ open /home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/new/pulpino.v w ]
add_files /home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/new/pulpino.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference pulpino pulpino_0
delete_bd_objs [get_bd_ports ps7_clk]
connect_bd_net [get_bd_pins pulpino_0/ps7_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
ipx::open_ipxact_file /home/binh/Downloads/vivado-2018.3/Vivado/2018.3/data/ip/interfaces/uart_v1_0/uart.xml
ipx::unload_abstraction_definition /home/binh/Downloads/vivado-2018.3/Vivado/2018.3/data/ip/interfaces/uart_v1_0/uart_rtl.xml
ipx::unload_bus_definition /home/binh/Downloads/vivado-2018.3/Vivado/2018.3/data/ip/interfaces/uart_v1_0/uart.xml
delete_bd_objs [get_bd_intf_nets processing_system7_0_UART_0] [get_bd_intf_ports UART_0]
connect_bd_net [get_bd_pins processing_system7_0/UART0_TX] [get_bd_pins pulpino_0/UART_0_txd]
connect_bd_net [get_bd_pins processing_system7_0/UART0_RX] [get_bd_pins pulpino_0/UART_0_rxd]
delete_bd_objs [get_bd_nets axi_pulp_control_gpio_io_o] [get_bd_ports fetch_enable]
undo
delete_bd_objs [get_bd_nets axi_pulp_control_gpio_io_o] [get_bd_ports fetch_enable]
connect_bd_net [get_bd_pins axi_pulp_control/gpio_io_o] [get_bd_pins pulpino_0/fetch_enable]
delete_bd_objs [get_bd_nets axi_gpio_emu_gpio_io_o] [get_bd_ports gpio_io_o]
connect_bd_net [get_bd_pins axi_gpio_emu/gpio_io_o] [get_bd_pins pulpino_0/gpio_io_o]
delete_bd_objs [get_bd_nets gpio_io_i_2] [get_bd_ports gpio_io_i]
connect_bd_net [get_bd_pins axi_gpio_emu/gpio_io_i] [get_bd_pins pulpino_0/gpio_io_i]
delete_bd_objs [get_bd_nets axi_jtag_emu_gpio_io_o] [get_bd_ports jtag_emu_o]
undo
redo
connect_bd_net [get_bd_pins axi_jtag_emu/gpio_io_o] [get_bd_pins pulpino_0/jtag_emu_o]
delete_bd_objs [get_bd_ports ps7_rst_n]
connect_bd_net [get_bd_pins pulpino_0/ps7_rst_n] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
delete_bd_objs [get_bd_nets processing_system7_0_SPI0_MOSI_O] [get_bd_ports SPI0_MOSI_O]
undo
redo
undo
connect_bd_net [get_bd_pins processing_system7_0/SPI0_MOSI_O] [get_bd_pins pulpino_0/spi_mosi_o]
delete_bd_objs [get_bd_ports SPI0_MOSI_O]
update_module_reference design_1_pulpino_0_0
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins processing_system7_0/SPI0_SS_O] [get_bd_pins pulpino_0/spi_ss_o]
delete_bd_objs [get_bd_ports SPI0_SS_O]
delete_bd_objs [get_bd_nets SPI0_SS_I_1]
undo
delete_bd_objs [get_bd_nets SPI0_SS_I_1] [get_bd_ports SPI0_SS_I]
connect_bd_net [get_bd_pins processing_system7_0/SPI0_SS_I] [get_bd_pins pulpino_0/spi_ss_i]
delete_bd_objs [get_bd_nets SPI0_MOSI_I_1] [get_bd_ports SPI0_MOSI_I]
undo
delete_bd_objs [get_bd_nets SPI0_MOSI_I_1] [get_bd_ports SPI0_MOSI_I]
connect_bd_net [get_bd_pins processing_system7_0/SPI0_MOSI_I] [get_bd_pins pulpino_0/spi_mosi_i]
delete_bd_objs [get_bd_nets SPI0_MISO_I_1] [get_bd_ports SPI0_MISO_I]
connect_bd_net [get_bd_pins processing_system7_0/SPI0_MISO_I] [get_bd_pins pulpino_0/spi_miso_i]
update_module_reference design_1_pulpino_0_0
update_module_reference design_1_pulpino_0_0
update_module_reference design_1_pulpino_0_0
delete_bd_objs [get_bd_nets processing_system7_0_UART0_TX]
delete_bd_objs [get_bd_nets pulpino_0_UART_0_rxd]
undo
undo
delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_intf_ports clking_axi]
update_module_reference design_1_pulpino_0_0
connect_bd_net [get_bd_pins processing_system7_0/UART0_TX] [get_bd_pins pulpino_0/UART_0_txd]
connect_bd_net [get_bd_pins pulpino_0/UART_0_rxd] [get_bd_pins processing_system7_0/UART0_RX]
update_module_reference design_1_pulpino_0_0
connect_bd_intf_net [get_bd_intf_pins pulpino_0/clking_axi] [get_bd_intf_pins axi_smc/M00_AXI]
delete_bd_objs [get_bd_nets gpio_io_i_1] [get_bd_ports jtag_emu_i]
connect_bd_net [get_bd_pins axi_jtag_emu/gpio_io_i] [get_bd_pins pulpino_0/jtag_emu_i]
delete_bd_objs [get_bd_nets SPI0_SCLK_I_1] [get_bd_ports SPI0_SCLK_I]
connect_bd_net [get_bd_pins processing_system7_0/SPI0_SCLK_I] [get_bd_pins pulpino_0/spi_sck_i]
delete_bd_objs [get_bd_nets processing_system7_0_SPI0_SCLK_O] [get_bd_ports SPI0_SCLK_O]
connect_bd_net [get_bd_pins processing_system7_0/SPI0_SCLK_O] [get_bd_pins pulpino_0/spi_sck_o]
regenerate_bd_layout
validate_bd_design
update_module_reference design_1_pulpino_0_0
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
connect_bd_net [get_bd_pins pulpino_0/clking_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins pulpino_0/clking_axi_aresetn] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
regenerate_bd_layout
validate_bd_design
validate_bd_design -force
assign_bd_address
set_property offset 0x51010000 [get_bd_addr_segs {processing_system7_0/Data/SEG_pulpino_0_reg0}]
validate_bd_design
export_ip_user_files -of_objects  [get_files /home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  /home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force /home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/binh/work/pulpino-binh/fpga/ips/bram_control/bram_control.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/binh/work/pulpino-binh/fpga/pulpemu/tcl/Zedboard-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/binh/work/pulpino-binh/fpga/pulpemu/tcl/Zedboard-Master.xdc
add_files -fileset constrs_1 -norecurse /home/binh/work/pulpino-binh/fpga/ips/bram_control/Zedboard-Master.xdc
reset_run synth_1
reset_run design_1_axi_smc_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets axi_smc_M00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/pulpino_0/clking_axi} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins pulpino_0/clking_axi]
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_module_reference design_1_pulpino_0_0
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_project
