{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1550331392127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1550331392127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 16 15:36:31 2019 " "Processing started: Sat Feb 16 15:36:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1550331392127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331392127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fyp_max10_tse -c fyp_max10_tse_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off fyp_max10_tse -c fyp_max10_tse_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331392127 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1550331395787 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "fyp_max10_tse_sys.qsys " "Elaborating Platform Designer system entity \"fyp_max10_tse_sys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331407467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.16.15:36:52 Progress: Loading fyp_max10_tse/fyp_max10_tse_sys.qsys " "2019.02.16.15:36:52 Progress: Loading fyp_max10_tse/fyp_max10_tse_sys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331412230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.16.15:36:52 Progress: Reading input file " "2019.02.16.15:36:52 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331412892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.16.15:36:53 Progress: Adding clk_125 \[clock_source 18.1\] " "2019.02.16.15:36:53 Progress: Adding clk_125 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331413032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.16.15:36:53 Progress: Parameterizing module clk_125 " "2019.02.16.15:36:53 Progress: Parameterizing module clk_125" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331413850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.16.15:36:53 Progress: Adding eth_tse_0 \[altera_eth_tse 18.1\] " "2019.02.16.15:36:53 Progress: Adding eth_tse_0 \[altera_eth_tse 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331413850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.16.15:36:54 Progress: Parameterizing module eth_tse_0 " "2019.02.16.15:36:54 Progress: Parameterizing module eth_tse_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331414053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.16.15:36:54 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2019.02.16.15:36:54 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331414053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.16.15:36:54 Progress: Parameterizing module jtag_uart_0 " "2019.02.16.15:36:54 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331414095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.16.15:36:54 Progress: Adding master_0 \[altera_jtag_avalon_master 18.1\] " "2019.02.16.15:36:54 Progress: Adding master_0 \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331414095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.16.15:36:54 Progress: Parameterizing module master_0 " "2019.02.16.15:36:54 Progress: Parameterizing module master_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331414127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.16.15:36:54 Progress: Building connections " "2019.02.16.15:36:54 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331414127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.16.15:36:54 Progress: Parameterizing connections " "2019.02.16.15:36:54 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331414158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.16.15:36:54 Progress: Validating " "2019.02.16.15:36:54 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331414158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.02.16.15:36:56 Progress: Done reading input file " "2019.02.16.15:36:56 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331416435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fyp_max10_tse_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Fyp_max10_tse_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331417752 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fyp_max10_tse_sys.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver " "Fyp_max10_tse_sys.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331417752 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fyp_max10_tse_sys.jtag_uart_0: jtag_uart_0.avalon_jtag_slave must be connected to an Avalon-MM master " "Fyp_max10_tse_sys.jtag_uart_0: jtag_uart_0.avalon_jtag_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331417752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fyp_max10_tse_sys: Generating fyp_max10_tse_sys \"fyp_max10_tse_sys\" for QUARTUS_SYNTH " "Fyp_max10_tse_sys: Generating fyp_max10_tse_sys \"fyp_max10_tse_sys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331419136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has address signal 32 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has address signal 32 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331420574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331420574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master master_0.master and slave eth_tse_0.control_port because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331420574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Eth_tse_0: \"fyp_max10_tse_sys\" instantiated altera_eth_tse \"eth_tse_0\" " "Eth_tse_0: \"fyp_max10_tse_sys\" instantiated altera_eth_tse \"eth_tse_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331423407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331423454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=fyp_max10_tse_sys_jtag_uart_0 --dir=C:/Users/Patrick/AppData/Local/Temp/alt7943_6180163384015460342.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7943_6180163384015460342.dir/0002_jtag_uart_0_gen//fyp_max10_tse_sys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=fyp_max10_tse_sys_jtag_uart_0 --dir=C:/Users/Patrick/AppData/Local/Temp/alt7943_6180163384015460342.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Patrick/AppData/Local/Temp/alt7943_6180163384015460342.dir/0002_jtag_uart_0_gen//fyp_max10_tse_sys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331423454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'fyp_max10_tse_sys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331424815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"fyp_max10_tse_sys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"fyp_max10_tse_sys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331424831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0: \"fyp_max10_tse_sys\" instantiated altera_jtag_avalon_master \"master_0\" " "Master_0: \"fyp_max10_tse_sys\" instantiated altera_jtag_avalon_master \"master_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331425561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"fyp_max10_tse_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"fyp_max10_tse_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331426497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"fyp_max10_tse_sys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"fyp_max10_tse_sys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331426559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I_tse_mac: \"eth_tse_0\" instantiated altera_eth_tse_mac \"i_tse_mac\" " "I_tse_mac: \"eth_tse_0\" instantiated altera_eth_tse_mac \"i_tse_mac\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331427795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rgmii_in4_0: \"eth_tse_0\" instantiated altera_gpio_lite \"rgmii_in4_0\" " "Rgmii_in4_0: \"eth_tse_0\" instantiated altera_gpio_lite \"rgmii_in4_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331428134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331428259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v " "Reusing file C:/intelFPGA_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331428290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331428306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331428339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331428358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331428374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331428436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331428452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331428452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_0_master_translator\" " "Master_0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_0_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331428483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Eth_tse_0_control_port_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"eth_tse_0_control_port_translator\" " "Eth_tse_0_control_port_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"eth_tse_0_control_port_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331428530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fyp_max10_tse_sys: Done \"fyp_max10_tse_sys\" with 18 modules, 144 files " "Fyp_max10_tse_sys: Done \"fyp_max10_tse_sys\" with 18 modules, 144 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331428530 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "fyp_max10_tse_sys.qsys " "Finished elaborating Platform Designer system entity \"fyp_max10_tse_sys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331429412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_checksums/submodules/axis_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_checksums/submodules/axis_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_adapter " "Found entity 1: axis_adapter" {  } { { "fyp_checksums/submodules/axis_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_checksums/submodules/udp_checksum_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_checksums/submodules/udp_checksum_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_checksum_gen " "Found entity 1: udp_checksum_gen" {  } { { "fyp_checksums/submodules/udp_checksum_gen.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_checksums/submodules/axis_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_checksums/submodules/axis_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_fifo " "Found entity 1: axis_fifo" {  } { { "fyp_checksums/submodules/axis_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_fifo.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_checksums/fyp_udp.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_checksums/fyp_udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_udp " "Found entity 1: fyp_udp" {  } { { "fyp_checksums/fyp_udp.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/fyp_udp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys " "Found entity 1: fyp_max10_tse_sys" {  } { { "fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys_mm_interconnect_0 " "Found entity 1: fyp_max10_tse_sys_mm_interconnect_0" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys_master_0 " "Found entity 1: fyp_max10_tse_sys_master_0" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys_master_0_p2b_adapter " "Found entity 1: fyp_max10_tse_sys_master_0_p2b_adapter" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys_master_0_b2p_adapter " "Found entity 1: fyp_max10_tse_sys_master_0_b2p_adapter" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431378 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431378 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431378 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431378 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431378 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431378 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys_master_0_timing_adt " "Found entity 1: fyp_max10_tse_sys_master_0_timing_adt" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431410 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431410 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys_jtag_uart_0_sim_scfifo_w " "Found entity 1: fyp_max10_tse_sys_jtag_uart_0_sim_scfifo_w" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431488 ""} { "Info" "ISGN_ENTITY_NAME" "2 fyp_max10_tse_sys_jtag_uart_0_scfifo_w " "Found entity 2: fyp_max10_tse_sys_jtag_uart_0_scfifo_w" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431488 ""} { "Info" "ISGN_ENTITY_NAME" "3 fyp_max10_tse_sys_jtag_uart_0_sim_scfifo_r " "Found entity 3: fyp_max10_tse_sys_jtag_uart_0_sim_scfifo_r" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431488 ""} { "Info" "ISGN_ENTITY_NAME" "4 fyp_max10_tse_sys_jtag_uart_0_scfifo_r " "Found entity 4: fyp_max10_tse_sys_jtag_uart_0_scfifo_r" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431488 ""} { "Info" "ISGN_ENTITY_NAME" "5 fyp_max10_tse_sys_jtag_uart_0 " "Found entity 5: fyp_max10_tse_sys_jtag_uart_0" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_sys_eth_tse_0 " "Found entity 1: fyp_max10_tse_sys_eth_tse_0" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431503 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331431894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331431894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331432003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331432003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331432121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331432121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331432230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331432230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331432348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331432348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331432473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331432473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331432582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331432582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331432692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331432692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_hashing.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331432819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331432819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331432944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331432944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control_small.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331433069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331433069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331433262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331433262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331433564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331433564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map_small.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331433830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331433830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331434002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331434002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_mac_control.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331434169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331434169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_register_map.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331434452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331434452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331434593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331434593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331434718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331434718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331434843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331434843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331434952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331434952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_rx.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331435316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331435316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331435644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331435644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_tx.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331435956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331435956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331436238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331436238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331436380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331436380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331436521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331436521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331436636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331436636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331436745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331436745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331436870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331436870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331436995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331436995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331437120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331437120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331437229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331437229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331437345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331437345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331437470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331437470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331437595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331437595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_ecc_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_ecc_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_ecc_16x32 " "Found entity 1: altera_tse_dpram_ecc_16x32" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_ecc_16x32.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_ecc_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331437720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331437720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331437876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331437876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331438037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331438037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in1.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331438052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331438052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in4.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331438052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331438052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331438167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331438167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_module.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331438182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331438182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out1.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331438198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331438198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out4.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331438198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331438198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331438354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331438354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331438526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331438526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331438682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331438682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331438823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331438823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331438995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331438995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_length.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331439107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331439107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331439248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331439248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter32.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331439373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331439373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter8.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331439484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331439484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331439609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331439609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331439734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331439734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331439890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331439890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_fifoless_1geth.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331440062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331440062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331440261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331440261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331440470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331440470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331440673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331440673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331440892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331440892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_gen_host.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331441111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331441111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331441298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331441298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331441486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331441486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331441599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331441599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331441739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331441739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331441880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331441880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_length.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331441989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331441989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331442110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331442110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331442238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331442238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer " "Found entity 1: altera_eth_tse_std_synchronizer" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331442253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331442253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer_bundle " "Found entity 1: altera_eth_tse_std_synchronizer_bundle" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331442269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331442269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_ptp_std_synchronizer " "Found entity 1: altera_eth_tse_ptp_std_synchronizer" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331442269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331442269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_false_path_marker.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331442285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331442285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331442285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331442285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331442410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331442410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331442519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331442519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331442648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331442648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331442773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331442773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331442898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331442898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331443038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331443038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331443167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331443167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331443277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331443277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331443402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331443402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331443527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331443527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331443637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331443637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ph_calculator.sv" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ph_calculator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331443778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331443778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_gen.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331443887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331443887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x10_altecc_decoder_h5f " "Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331444028 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x10 " "Found entity 2: altera_tse_ecc_dec_x10" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331444028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331444028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331444164 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x10 " "Found entity 2: altera_tse_ecc_enc_x10" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331444164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331444164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_wrapper " "Found entity 1: altera_tse_ecc_enc_x10_wrapper" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331444274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331444274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x14_altecc_decoder_cre " "Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331444404 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x14 " "Found entity 2: altera_tse_ecc_dec_x14" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331444404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331444404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331444529 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x14 " "Found entity 2: altera_tse_ecc_enc_x14" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331444529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331444529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_wrapper " "Found entity 1: altera_tse_ecc_enc_x14_wrapper" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331444638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331444638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x2_altecc_decoder_doe " "Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331444765 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x2 " "Found entity 2: altera_tse_ecc_dec_x2" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331444765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331444765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_altecc_encoder_q5b " "Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331444890 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x2 " "Found entity 2: altera_tse_ecc_enc_x2" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331444890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331444890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_wrapper " "Found entity 1: altera_tse_ecc_enc_x2_wrapper" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331444999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331444999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x23_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331445151 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x23 " "Found entity 2: altera_tse_ecc_dec_x23" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331445151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331445151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331445276 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x23 " "Found entity 2: altera_tse_ecc_enc_x23" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331445276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331445276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_wrapper " "Found entity 1: altera_tse_ecc_enc_x23_wrapper" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331445392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331445392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x36_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331445541 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x36 " "Found entity 2: altera_tse_ecc_dec_x36" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331445541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331445541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331445666 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x36 " "Found entity 2: altera_tse_ecc_enc_x36" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331445666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331445666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_wrapper " "Found entity 1: altera_tse_ecc_enc_x36_wrapper" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331445775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331445775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x40_altecc_decoder_kre " "Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331445931 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x40 " "Found entity 2: altera_tse_ecc_dec_x40" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331445931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331445931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_altecc_encoder_19b " "Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331446076 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x40 " "Found entity 2: altera_tse_ecc_enc_x40" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331446076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331446076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_wrapper " "Found entity 1: altera_tse_ecc_enc_x40_wrapper" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331446173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331446173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x30_altecc_decoder_ire " "Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331446313 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x30 " "Found entity 2: altera_tse_ecc_dec_x30" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331446313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331446313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_altecc_encoder_v8b " "Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331446454 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x30 " "Found entity 2: altera_tse_ecc_enc_x30" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331446454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331446454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_wrapper " "Found entity 1: altera_tse_ecc_enc_x30_wrapper" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331446563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331446563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_status_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_status_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_status_crosser " "Found entity 1: altera_tse_ecc_status_crosser" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_status_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_status_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331446673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331446673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_clkctrl " "Found entity 1: fyp_clkctrl" {  } { { "fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/synthesis/fyp_clkctrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331446688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331446688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_clkctrl/fyp_clkctrl/synthesis/submodules/fyp_clkctrl_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file fyp_clkctrl/fyp_clkctrl/synthesis/submodules/fyp_clkctrl_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_clkctrl_altclkctrl_0_sub " "Found entity 1: fyp_clkctrl_altclkctrl_0_sub" {  } { { "fyp_clkctrl/fyp_clkctrl/synthesis/submodules/fyp_clkctrl_altclkctrl_0.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/synthesis/submodules/fyp_clkctrl_altclkctrl_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331446817 ""} { "Info" "ISGN_ENTITY_NAME" "2 fyp_clkctrl_altclkctrl_0 " "Found entity 2: fyp_clkctrl_altclkctrl_0" {  } { { "fyp_clkctrl/fyp_clkctrl/synthesis/submodules/fyp_clkctrl_altclkctrl_0.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_clkctrl/fyp_clkctrl/synthesis/submodules/fyp_clkctrl_altclkctrl_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331446817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331446817 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fyp_max10_tse_top.v(198) " "Verilog HDL Module Instantiation warning at fyp_max10_tse_top.v(198): ignored dangling comma in List of Port Connections" {  } { { "fyp_max10_tse_top.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_top.v" 198 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1550331446833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_max10_tse_top.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_max10_tse_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_max10_tse_top " "Found entity 1: fyp_max10_tse_top" {  } { { "fyp_max10_tse_top.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_top.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331446849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331446849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_gpio/fyp_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_gpio/fyp_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_gpio " "Found entity 1: fyp_gpio" {  } { { "fyp_gpio/fyp_gpio.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_gpio/fyp_gpio.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331446864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331446864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_gpio/fyp_gpio/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file fyp_gpio/fyp_gpio/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "fyp_gpio/fyp_gpio/altera_gpio_lite.sv" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_gpio/fyp_gpio/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331446880 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "fyp_gpio/fyp_gpio/altera_gpio_lite.sv" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_gpio/fyp_gpio/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331446880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331446880 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fyp_generator.v(151) " "Verilog HDL information at fyp_generator.v(151): always construct contains both blocking and non-blocking assignments" {  } { { "fyp_generator/fyp_generator.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_generator/fyp_generator.v" 151 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1550331446911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_generator/fyp_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_generator/fyp_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_generator " "Found entity 1: fyp_generator" {  } { { "fyp_generator/fyp_generator.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_generator/fyp_generator.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331446927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331446927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_generator/fyp_generator_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_generator/fyp_generator_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_generator_testbench " "Found entity 1: fyp_generator_testbench" {  } { { "fyp_generator/fyp_generator_testbench.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_generator/fyp_generator_testbench.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331446974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331446974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fyp_eth_pll/fyp_eth_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file fyp_eth_pll/fyp_eth_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_eth_pll " "Found entity 1: fyp_eth_pll" {  } { { "fyp_eth_pll/fyp_eth_pll.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_eth_pll/fyp_eth_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331447005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447005 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/fyp_max10_tse_sys.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/fyp_max10_tse_sys.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/fyp_max10_tse_sys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/fyp_max10_tse_sys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447005 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_packets_to_master.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_packets_to_master.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_packets_to_master.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_packets_to_master.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447005 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_sc_fifo.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447021 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_bytes_to_packets.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_bytes_to_packets.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_bytes_to_packets.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_bytes_to_packets.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447021 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_clock_crosser.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_clock_crosser.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447021 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_inserter.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_inserter.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_inserter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_inserter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447021 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_remover.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_remover.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_idle_remover.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_remover.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_idle_remover.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447021 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_jtag_interface.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_jtag_interface.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_jtag_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_jtag_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447021 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_packets_to_bytes.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_packets_to_bytes.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_packets_to_bytes.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_packets_to_bytes.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447036 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_base.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447036 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_stage.sv C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447036 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_mac.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_mac.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_mac.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_mac.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447095 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447099 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447104 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447109 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_gpio_lite.sv C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_gpio_lite.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_gpio_lite.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_gpio_lite.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447113 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_dc_streaming.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_dc_streaming.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_jtag_dc_streaming.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_jtag_dc_streaming.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447116 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_sld_node.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_sld_node.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_jtag_sld_node.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_jtag_sld_node.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447119 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_streaming.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_jtag_streaming.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_jtag_streaming.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_jtag_streaming.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447122 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_merlin_master_translator.sv C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447122 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_merlin_slave_translator.sv C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447122 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_reset_controller.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447122 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_reset_synchronizer.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447122 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447137 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_13.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_13.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_13.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_13.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447184 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_24.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_24.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_24.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_24.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447231 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_34.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_34.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_34.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_34.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447278 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_1246.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_1246.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_1246.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_1246.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447341 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_14_44.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_14_44.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_14_44.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_14_44.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447387 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_36_10.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_36_10.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_36_10.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_a_fifo_opt_36_10.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447454 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_altshifttaps.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_altshifttaps.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altshifttaps.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_altshifttaps.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_altshifttaps.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447503 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_altsyncram_dpm_fifo.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_altsyncram_dpm_fifo.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_altsyncram_dpm_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_altsyncram_dpm_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447549 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_bin_cnt.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_bin_cnt.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_bin_cnt.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_bin_cnt.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_bin_cnt.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447596 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_clk_cntl.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_clk_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clk_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_clk_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_clk_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447659 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_clock_crosser.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_clock_crosser.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447706 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328checker.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328checker.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328checker.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328checker.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447753 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328generator.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328generator.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328generator.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc328generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447815 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32ctl8.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32ctl8.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32ctl8.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32ctl8.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32ctl8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447862 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32galois8.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32galois8.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc32galois8.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32galois8.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_crc32galois8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447924 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_16x32.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_16x32.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331447971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_16x32.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_16x32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331447971 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_8x32.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_8x32.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331448018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_8x32.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_8x32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331448018 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_ecc_16x32.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_ecc_16x32.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_ecc_16x32.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_ecc_16x32.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331448081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_ecc_16x32.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_dpram_ecc_16x32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331448081 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x10.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x10.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x10.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331448126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x10.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x10.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331448126 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x14.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x14.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x14.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331448173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x14.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x14.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331448173 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x2.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x2.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x2.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331448235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x2.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331448235 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x23.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x23.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x23.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331448282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x23.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x23.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331448282 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x30.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x30.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x30.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331448345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x30.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x30.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331448345 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x36.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x36.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x36.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331448392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x36.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x36.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331448392 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x40.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x40.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_dec_x40.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331448454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x40.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_dec_x40.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331448454 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331448501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331448501 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331448552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331448552 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331448615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331448615 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331448662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331448662 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331448724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331448724 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331448771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331448771 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331448818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331448818 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331448880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331448880 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331448927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331448927 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331448990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331448990 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331449052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331449052 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331449110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331449110 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331449157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331449157 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331449222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331449222 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_status_crosser.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_status_crosser.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_status_crosser.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ecc_status_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331449269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_status_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ecc_status_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331449269 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_false_path_marker.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_false_path_marker.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_false_path_marker.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_false_path_marker.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331449269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_false_path_marker.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_false_path_marker.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331449269 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_rx.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_rx.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_rx.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_rx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331449331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_rx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_rx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331449331 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_tx.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_tx.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_tx.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_mac_tx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331449378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_tx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_mac_tx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331449378 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_retransmit_cntl.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_retransmit_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331449425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_retransmit_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_fifoless_retransmit_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331449425 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_gmii_io.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_gmii_io.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gmii_io.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331449488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_gmii_io.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_gmii_io.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331449488 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_gray_cnt.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_gray_cnt.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_gray_cnt.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331449535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_gray_cnt.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_gray_cnt.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331449535 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_hashing.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_hashing.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_hashing.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_hashing.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331449588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_hashing.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_hashing.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331449588 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331449650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331449650 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control_small.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control_small.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control_small.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_host_control_small.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331449697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control_small.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_host_control_small.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331449697 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_read_cntl.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_read_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_read_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331449744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_read_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_read_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331449744 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_wrt_cntl.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_wrt_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lb_wrt_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331449806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_wrt_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_lb_wrt_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331449806 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lfsr_10.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_lfsr_10.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_lfsr_10.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331449853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_lfsr_10.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_lfsr_10.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331449853 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_loopback_ff.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_loopback_ff.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331449916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_loopback_ff.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_loopback_ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331449916 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_control.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_control.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331449963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_control.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331449963 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_rx.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_rx.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_rx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_rx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450010 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_tx.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_tx.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_tx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mac_tx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450072 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_magic_detection.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_magic_detection.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_magic_detection.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_magic_detection.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_magic_detection.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450128 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450175 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_clk_gen.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_clk_gen.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_clk_gen.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_clk_gen.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_clk_gen.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450237 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_cntl.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mdio_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mdio_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450287 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_rx_if.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_rx_if.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_rx_if.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_rx_if.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_rx_if.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450339 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_tx_if.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_tx_if.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mii_tx_if.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_tx_if.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_mii_tx_if.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450401 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_nf_rgmii_module.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_nf_rgmii_module.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_nf_rgmii_module.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_nf_rgmii_module.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_nf_rgmii_module.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450448 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ph_calculator.sv C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ph_calculator.sv " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_ph_calculator.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_ph_calculator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_ph_calculator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_ph_calculator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450510 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_base.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_base.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_base.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450557 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_stage.sv C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_stage.sv " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_stage.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450616 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450668 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map_small.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map_small.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map_small.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map_small.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map_small.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_register_map_small.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450715 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_reset_synchronizer.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450715 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_retransmit_cntl.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_retransmit_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_retransmit_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_retransmit_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450762 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in1.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in1.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in1.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450777 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in4.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in4.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in4.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_in4.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in4.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_in4.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450777 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_module.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_module.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_module.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_module.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_module.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_module.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450777 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out1.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out1.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out1.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450793 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out4.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out4.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out4.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rgmii_out4.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out4.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rgmii_out4.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450793 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_counter_cntl.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_counter_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_counter_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_counter_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450840 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450902 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331450949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331450949 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331451012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331451012 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331451058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331451058 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_length.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_length.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_length.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_ff_length.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331451117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_length.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_ff_length.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331451117 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_min_ff.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_min_ff.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331451164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_min_ff.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_min_ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331451164 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_stat_extract.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_stat_extract.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_stat_extract.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331451227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_stat_extract.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_rx_stat_extract.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331451227 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_altsyncram.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_altsyncram.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331451274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_altsyncram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_altsyncram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331451274 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_gen.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_gen.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_gen.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_gen.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331451336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_gen.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_sdpm_gen.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331451336 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_mac_control.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_mac_control.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_mac_control.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_mac_control.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331451387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_mac_control.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_mac_control.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331451387 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_register_map.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_register_map.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_register_map.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_shared_register_map.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331451434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_register_map.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_shared_register_map.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331451434 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter32.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter32.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter32.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter32.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331451497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter32.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331451497 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter8.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter8.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter8.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter8.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331451544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter8.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331451544 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo32.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo32.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo32.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo32.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331451590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo32.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331451606 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo8.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo8.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo8.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_timing_adapter_fifo8.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331451653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo8.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_timing_adapter_fifo8.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331451653 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_1geth.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_1geth.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331451702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_1geth.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_1geth.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331451702 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_fifoless_1geth.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_fifoless_1geth.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_fifoless_1geth.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_fifoless_1geth.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331451749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_fifoless_1geth.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_fifoless_1geth.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331451749 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_gen_host.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_gen_host.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_gen_host.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_gen_host.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331451812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_gen_host.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_gen_host.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331451812 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_mdio.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_mdio.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331451858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_mdio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_mdio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331451858 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331451905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331451905 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331451968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331451968 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331452015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331452015 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331452077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331452077 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_counter_cntl.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_counter_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331452119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_counter_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_counter_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331452119 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331452182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331452182 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331452229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331452229 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331452276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331452276 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331452341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331452341 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_length.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_length.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_length.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_length.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331452390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_length.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_length.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331452390 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_read_cntl.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_read_cntl.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_read_cntl.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_ff_read_cntl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331452437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_read_cntl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_ff_read_cntl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331452437 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_min_ff.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_min_ff.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331452484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_min_ff.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_min_ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331452500 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_stat_extract.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_stat_extract.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_stat_extract.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331452546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_stat_extract.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/altera_tse_tx_stat_extract.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331452546 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_eth_tse_0.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_eth_tse_0.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331452546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_eth_tse_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_eth_tse_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331452546 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_jtag_uart_0.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_jtag_uart_0.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331452562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331452562 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331452562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331452562 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331452562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331452562 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331452562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_p2b_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331452562 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331452562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331452562 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_mm_interconnect_0.v C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v " "File \"c:/intelfpga_lite/18.1/fyp_max10_tse/db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1550331452578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/fyp_max10_tse_sys/submodules/fyp_max10_tse_sys_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331452578 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_100 fyp_max10_tse_top.v(145) " "Verilog HDL Implicit Net warning at fyp_max10_tse_top.v(145): created implicit net for \"clk_100\"" {  } { { "fyp_max10_tse_top.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_top.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331452578 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(77) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(77): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "fyp_checksums/submodules/axis_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v" 77 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1550331452578 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(78) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(78): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "fyp_checksums/submodules/axis_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v" 78 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1550331452578 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(81) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(81): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "fyp_checksums/submodules/axis_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1550331452578 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(82) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(82): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "fyp_checksums/submodules/axis_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v" 82 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1550331452578 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(84) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(84): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "fyp_checksums/submodules/axis_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v" 84 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1550331452578 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(86) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(86): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "fyp_checksums/submodules/axis_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v" 86 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1550331452578 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(87) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(87): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "fyp_checksums/submodules/axis_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1550331452578 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(89) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(89): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "fyp_checksums/submodules/axis_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1550331452578 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(90) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(90): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "fyp_checksums/submodules/axis_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1550331452578 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(92) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(92): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "fyp_checksums/submodules/axis_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v" 92 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1550331452578 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_adapter axis_adapter.v(93) " "Verilog HDL Parameter Declaration warning at axis_adapter.v(93): Parameter Declaration in module \"axis_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "fyp_checksums/submodules/axis_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1550331452578 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fyp_max10_tse_top " "Elaborating entity \"fyp_max10_tse_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1550331453922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fyp_eth_pll fyp_eth_pll:fyp_eth_pll1 " "Elaborating entity \"fyp_eth_pll\" for hierarchy \"fyp_eth_pll:fyp_eth_pll1\"" {  } { { "fyp_max10_tse_top.v" "fyp_eth_pll1" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_top.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331453953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll fyp_eth_pll:fyp_eth_pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"fyp_eth_pll:fyp_eth_pll1\|altpll:altpll_component\"" {  } { { "fyp_eth_pll/fyp_eth_pll.v" "altpll_component" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_eth_pll/fyp_eth_pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331454407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fyp_eth_pll:fyp_eth_pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"fyp_eth_pll:fyp_eth_pll1\|altpll:altpll_component\"" {  } { { "fyp_eth_pll/fyp_eth_pll.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_eth_pll/fyp_eth_pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331454438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fyp_eth_pll:fyp_eth_pll1\|altpll:altpll_component " "Instantiated megafunction \"fyp_eth_pll:fyp_eth_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 250 " "Parameter \"clk1_phase_shift\" = \"250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=fyp_eth_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=fyp_eth_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331454438 ""}  } { { "fyp_eth_pll/fyp_eth_pll.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_eth_pll/fyp_eth_pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1550331454438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/fyp_eth_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/fyp_eth_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fyp_eth_pll_altpll " "Found entity 1: fyp_eth_pll_altpll" {  } { { "db/fyp_eth_pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/db/fyp_eth_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331454565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331454565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fyp_eth_pll_altpll fyp_eth_pll:fyp_eth_pll1\|altpll:altpll_component\|fyp_eth_pll_altpll:auto_generated " "Elaborating entity \"fyp_eth_pll_altpll\" for hierarchy \"fyp_eth_pll:fyp_eth_pll1\|altpll:altpll_component\|fyp_eth_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331454581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fyp_max10_tse_sys fyp_max10_tse_sys:fyp_max10_tse_sys1 " "Elaborating entity \"fyp_max10_tse_sys\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\"" {  } { { "fyp_max10_tse_top.v" "fyp_max10_tse_sys1" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_top.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331454644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fyp_max10_tse_sys_eth_tse_0 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0 " "Elaborating entity \"fyp_max10_tse_sys_eth_tse_0\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\"" {  } { { "fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v" "eth_tse_0" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331454675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_mac fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac " "Elaborating entity \"altera_eth_tse_mac\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v" "i_tse_mac" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331454769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_reset_synchronizer fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0 " "Elaborating entity \"altera_tse_reset_synchronizer\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v" "reset_sync_0" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331454862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_control fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL " "Elaborating entity \"altera_tse_mac_control\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v" "U_MAC_CONTROL" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331454972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_register_map fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG " "Elaborating entity \"altera_tse_register_map\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v" "U_REG" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331455131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v" "U_SYNC_1" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331455365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v" "std_sync_no_cut" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331455392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v" "U_EXCESS_COL" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331455552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v" "U_SYNC_6" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331455817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_counter_cntl fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT " "Elaborating entity \"altera_tse_rx_counter_cntl\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v" "U_RXCNT" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v" 1794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331456378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v" "U_SYNC_1" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331456503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_16x32 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_16x32\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v" "CNT_ARRAY_1" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_counter_cntl.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331456816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331457343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331457374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331457374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331457374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331457374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331457374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331457374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331457374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331457374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331457374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331457374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331457374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331457374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331457374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331457374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331457374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331457374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331457374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331457374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331457374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331457374 ""}  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1550331457374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a5l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a5l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a5l1 " "Found entity 1: altsyncram_a5l1" {  } { { "db/altsyncram_a5l1.tdf" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_a5l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331457530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331457530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a5l1 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_a5l1:auto_generated " "Elaborating entity \"altsyncram_a5l1\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_a5l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331457546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_counter_cntl fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT " "Elaborating entity \"altera_tse_tx_counter_cntl\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v" "U_TXCNT" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331457907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_8x32 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_8x32\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v" "U_ARRAY_1" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_counter_cntl.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331458066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331458185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331458201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331458201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331458201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331458201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331458201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331458201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331458201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331458201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331458201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331458201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331458201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331458201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331458201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331458201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331458201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331458201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331458201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331458201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331458201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331458201 ""}  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1550331458201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a2l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a2l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a2l1 " "Found entity 1: altsyncram_a2l1" {  } { { "db/altsyncram_a2l1.tdf" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_a2l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331458341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331458341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a2l1 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_a2l1:auto_generated " "Elaborating entity \"altsyncram_a2l1\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_a2l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331458357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v" "U_SYNC_8" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_register_map.v" 1923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331458703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_host_control fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL " "Elaborating entity \"altera_tse_host_control\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v" "U_CTRL" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_control.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331458844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_mdio fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO " "Elaborating entity \"altera_tse_top_mdio\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v" "U_MDIO" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331459000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_clk_gen fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN " "Elaborating entity \"altera_tse_mdio_clk_gen\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v" "U_CLKGEN" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331459128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_cntl fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL " "Elaborating entity \"altera_tse_mdio_cntl\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v" "U_CNTL" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331459300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO " "Elaborating entity \"altera_tse_mdio\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v" "U_MDIO" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_mdio.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331459428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_nf_rgmii_module fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_nf_rgmii_module:U_RGMII " "Elaborating entity \"altera_tse_nf_rgmii_module\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_nf_rgmii_module:U_RGMII\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v" "U_RGMII" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331459615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo_10_100_1000 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP " "Elaborating entity \"altera_tse_top_w_fifo_10_100_1000\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v" "U_MAC_TOP" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331459787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clk_cntl fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT " "Elaborating entity \"altera_tse_clk_cntl\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_CLKCT" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331460022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_rx_if fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX " "Elaborating entity \"altera_tse_mii_rx_if\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MRX" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331460184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_tx_if fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX " "Elaborating entity \"altera_tse_mii_tx_if\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MTX" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331460309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gmii_io fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF " "Elaborating entity \"altera_tse_gmii_io\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_GMIF" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331460467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_loopback_ff fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF " "Elaborating entity \"altera_tse_loopback_ff\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_LBFF" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331460608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_lb_wrt_cntl fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_wrt_cntl:U_LBW " "Elaborating entity \"altera_tse_lb_wrt_cntl\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_wrt_cntl:U_LBW\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v" "U_LBW" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331460749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_24 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF " "Elaborating entity \"altera_tse_a_fifo_24\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v" "U_LBFF" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331460889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_sdpm_altsyncram fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM " "Elaborating entity \"altera_tse_sdpm_altsyncram\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v" "U_RAM" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331461014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_sdpm_altsyncram.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331461153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_83f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_83f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_83f1 " "Found entity 1: altsyncram_83f1" {  } { { "db/altsyncram_83f1.tdf" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_83f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331461309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331461309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_83f1 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_83f1:auto_generated " "Elaborating entity \"altsyncram_83f1\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_83f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331461325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_gray_cnt:U_WRT\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v" "U_WRT" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331461469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v" "U_SYNC_RD_G_PTR" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_24.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331461625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331461656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\|altera_std_synchronizer_nocut:std_sync_no_cut " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_RD_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\|altera_std_synchronizer_nocut:std_sync_no_cut\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v" "std_sync_no_cut" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_eth_tse_std_synchronizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331461672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_lb_read_cntl fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_read_cntl:U_LBR " "Elaborating entity \"altera_tse_lb_read_cntl\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_lb_read_cntl:U_LBR\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v" "U_LBR" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_loopback_ff.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331461906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC " "Elaborating entity \"altera_tse_top_w_fifo\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MAC" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331462062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_1geth fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH " "Elaborating entity \"altera_tse_top_1geth\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v" "U_GETH" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331462202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_stat_extract fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT " "Elaborating entity \"altera_tse_rx_stat_extract\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v" "U_RXSTAT" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331462361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_rx fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX " "Elaborating entity \"altera_tse_mac_rx\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v" "U_RX" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331462520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328checker fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC " "Elaborating entity \"altera_tse_crc328checker\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v" "U_CRC" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v" 2758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331462958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32galois8 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS " "Elaborating entity \"altera_tse_crc32galois8\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v" "U_GALS" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328checker.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331463067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altshifttaps fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS " "Elaborating entity \"altera_tse_altshifttaps\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v" "U_SHIFTTAPS" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_rx.v" 3207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331463222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_stat_extract fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT " "Elaborating entity \"altera_tse_tx_stat_extract\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v" "U_TXSTAT" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331463362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_tx fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX " "Elaborating entity \"altera_tse_mac_tx\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v" "U_TX" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_1geth.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331463518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v" "U_SYNC_3" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331463757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328generator fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC " "Elaborating entity \"altera_tse_crc328generator\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v" "U_CRC" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_mac_tx.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331463976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32ctl8 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL " "Elaborating entity \"altera_tse_crc32ctl8\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v" "U_CTL" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_crc328generator.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331464160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_magic_detection fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC " "Elaborating entity \"altera_tse_magic_detection\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v" "U_MAGIC" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331464285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_min_ff fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF " "Elaborating entity \"altera_tse_rx_min_ff\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v" "U_RXFF" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331464426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v" "U_SYNC_2" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331464606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v" "RX_DATA" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331464995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331465148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331465273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_18h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_18h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_18h1 " "Found entity 1: altsyncram_18h1" {  } { { "db/altsyncram_18h1.tdf" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_18h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331465449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331465449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_18h1 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_18h1:auto_generated " "Elaborating entity \"altsyncram_18h1\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_18h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331465465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "U_WRT" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331465605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_34 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS " "Elaborating entity \"altera_tse_a_fifo_34\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v" "RX_STATUS" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331466335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v" "U_RAM" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331466480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331466542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_58h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_58h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_58h1 " "Found entity 1: altsyncram_58h1" {  } { { "db/altsyncram_58h1.tdf" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_58h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331466698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331466698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_58h1 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_58h1:auto_generated " "Elaborating entity \"altsyncram_58h1\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_58h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331466714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v" "U_WRT" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331466855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_bin_cnt fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD " "Elaborating entity \"altera_tse_bin_cnt\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v" "U_RD" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331467011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v" "U_SYNC_WR_G_PTR" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_34.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331467092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_min_ff fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF " "Elaborating entity \"altera_tse_tx_min_ff\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v" "U_TXFF" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_top_w_fifo.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331467279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v" "U_RTSM" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331467734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331467796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t7h1 " "Found entity 1: altsyncram_t7h1" {  } { { "db/altsyncram_t7h1.tdf" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_t7h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331467953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331467953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t7h1 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_t7h1:auto_generated " "Elaborating entity \"altsyncram_t7h1\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_t7h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331467968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_retransmit_cntl fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR " "Elaborating entity \"altera_tse_retransmit_cntl\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v" "U_RETR" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331468136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_lfsr_10 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR " "Elaborating entity \"altera_tse_lfsr_10\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v" "U_LFSR" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_retransmit_cntl.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331468277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v" "TX_DATA" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331468439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331468535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331468613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8h1 " "Found entity 1: altsyncram_b8h1" {  } { { "db/altsyncram_b8h1.tdf" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_b8h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331468769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331468769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8h1 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_b8h1:auto_generated " "Elaborating entity \"altsyncram_b8h1\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_b8h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331468785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_13 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS " "Elaborating entity \"altera_tse_a_fifo_13\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v" "TX_STATUS" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_tx_min_ff.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331469630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v" "U_RAM" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331469817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331469880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v4h1 " "Found entity 1: altsyncram_v4h1" {  } { { "db/altsyncram_v4h1.tdf" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_v4h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331470052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331470052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v4h1 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_v4h1:auto_generated " "Elaborating entity \"altsyncram_v4h1\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_v4h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331470067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v" "U_SYNC_1" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_tse_a_fifo_13.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331470285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_gpio_lite:rgmii_in4_0 " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_gpio_lite:rgmii_in4_0\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v" "rgmii_in4_0" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331470537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_gpio_lite:rgmii_in4_0\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_gpio_lite:rgmii_in4_0\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331470570 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550331470571 "|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_in4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_gpio_lite:rgmii_in1_0 " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_gpio_lite:rgmii_in1_0\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v" "rgmii_in1_0" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331470602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_gpio_lite:rgmii_out4_0 " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_gpio_lite:rgmii_out4_0\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v" "rgmii_out4_0" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331470633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_gpio_lite:rgmii_out4_0\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_gpio_lite:rgmii_out4_0\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331470664 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550331470680 "|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_outclocken_wire altera_gpio_lite.sv(334) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object \"oe_outclocken_wire\" assigned a value but never read" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_gpio_lite.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550331470680 "|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_eth_tse_0:eth_tse_0|altera_gpio_lite:rgmii_out4_0|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_gpio_lite:rgmii_out1_0 " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_eth_tse_0:eth_tse_0\|altera_gpio_lite:rgmii_out1_0\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v" "rgmii_out1_0" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_eth_tse_0.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331470743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fyp_max10_tse_sys_jtag_uart_0 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"fyp_max10_tse_sys_jtag_uart_0\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\"" {  } { { "fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v" "jtag_uart_0" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331470789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fyp_max10_tse_sys_jtag_uart_0_scfifo_w fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w " "Elaborating entity \"fyp_max10_tse_sys_jtag_uart_0_scfifo_w\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331470805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "wfifo" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331471384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331471399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331471399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331471399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331471399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331471399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331471399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331471399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331471399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331471399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331471399 ""}  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1550331471399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331471540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331471540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331471556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331471637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331471637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331471653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331471731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331471731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331471762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331471918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331471918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331471965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331472102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331472102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331472118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1550331472290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331472290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|fyp_max10_tse_sys_jtag_uart_0_scfifo_w:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331472321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fyp_max10_tse_sys_jtag_uart_0_scfifo_r fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r " "Elaborating entity \"fyp_max10_tse_sys_jtag_uart_0_scfifo_r\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|fyp_max10_tse_sys_jtag_uart_0_scfifo_r:the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "the_fyp_max10_tse_sys_jtag_uart_0_scfifo_r" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331472435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331473258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331473304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331473304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331473304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331473304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331473304 ""}  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1550331473304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331475308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:fyp_max10_tse_sys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331475580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fyp_max10_tse_sys_master_0 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0 " "Elaborating entity \"fyp_max10_tse_sys_master_0\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\"" {  } { { "fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v" "master_0" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331475674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331475705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331475737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331475877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331475893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331475893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331475893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331475893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331475893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331475893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331475893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331475893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331475893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331475893 ""}  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1550331475893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331475924 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331475955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331475987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331476235 ""}  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1550331476235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1550331476422 ""}  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1550331476422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fyp_max10_tse_sys_master_0_timing_adt fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|fyp_max10_tse_sys_master_0_timing_adt:timing_adt " "Elaborating entity \"fyp_max10_tse_sys_master_0_timing_adt\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|fyp_max10_tse_sys_master_0_timing_adt:timing_adt\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" "timing_adt" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476646 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready fyp_max10_tse_sys_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at fyp_max10_tse_sys_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550331476646 "|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|fyp_max10_tse_sys_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" "fifo" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" "b2p" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" "p2b" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" "transacto" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fyp_max10_tse_sys_master_0_b2p_adapter fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|fyp_max10_tse_sys_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"fyp_max10_tse_sys_master_0_b2p_adapter\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|fyp_max10_tse_sys_master_0_b2p_adapter:b2p_adapter\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" "b2p_adapter" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476896 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel fyp_max10_tse_sys_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at fyp_max10_tse_sys_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550331476896 "|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|fyp_max10_tse_sys_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 fyp_max10_tse_sys_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at fyp_max10_tse_sys_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550331476896 "|fyp_max10_tse_top|fyp_max10_tse_sys:fyp_max10_tse_sys1|fyp_max10_tse_sys_master_0:master_0|fyp_max10_tse_sys_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fyp_max10_tse_sys_master_0_p2b_adapter fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|fyp_max10_tse_sys_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"fyp_max10_tse_sys_master_0_p2b_adapter\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|fyp_max10_tse_sys_master_0_p2b_adapter:p2b_adapter\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" "p2b_adapter" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331476990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fyp_max10_tse_sys_mm_interconnect_0 fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"fyp_max10_tse_sys_mm_interconnect_0\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/fyp_max10_tse_sys.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331477021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v" "master_0_master_translator" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331477068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:eth_tse_0_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fyp_max10_tse_sys:fyp_max10_tse_sys1\|fyp_max10_tse_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:eth_tse_0_control_port_translator\"" {  } { { "fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v" "eth_tse_0_control_port_translator" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_sys/synthesis/submodules/fyp_max10_tse_sys_mm_interconnect_0.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331477096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fyp_generator fyp_generator:fyp_generator1 " "Elaborating entity \"fyp_generator\" for hierarchy \"fyp_generator:fyp_generator1\"" {  } { { "fyp_max10_tse_top.v" "fyp_generator1" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_top.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331477143 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "header_sampled fyp_generator.v(97) " "Verilog HDL or VHDL warning at fyp_generator.v(97): object \"header_sampled\" assigned a value but never read" {  } { { "fyp_generator/fyp_generator.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_generator/fyp_generator.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550331477143 "|fyp_max10_tse_top|fyp_generator:fyp_generator1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "eth_ast_rx_rdy fyp_generator.v(30) " "Output port \"eth_ast_rx_rdy\" at fyp_generator.v(30) has no driver" {  } { { "fyp_generator/fyp_generator.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_generator/fyp_generator.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1550331477174 "|fyp_max10_tse_top|fyp_generator:fyp_generator1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fyp_udp fyp_generator:fyp_generator1\|fyp_udp:fyp_udp1 " "Elaborating entity \"fyp_udp\" for hierarchy \"fyp_generator:fyp_generator1\|fyp_udp:fyp_udp1\"" {  } { { "fyp_generator/fyp_generator.v" "fyp_udp1" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_generator/fyp_generator.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331477284 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ip_length_in fyp_udp.v(89) " "Verilog HDL or VHDL warning at fyp_udp.v(89): object \"ip_length_in\" assigned a value but never read" {  } { { "fyp_checksums/fyp_udp.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/fyp_udp.v" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550331477284 "|fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ip_protocol_in fyp_udp.v(94) " "Verilog HDL or VHDL warning at fyp_udp.v(94): object \"ip_protocol_in\" assigned a value but never read" {  } { { "fyp_checksums/fyp_udp.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/fyp_udp.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550331477284 "|fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fyp_udp.v(141) " "Verilog HDL assignment warning at fyp_udp.v(141): truncated value with size 3 to match size of target (2)" {  } { { "fyp_checksums/fyp_udp.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/fyp_udp.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550331477284 "|fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fyp_udp.v(190) " "Verilog HDL assignment warning at fyp_udp.v(190): truncated value with size 3 to match size of target (2)" {  } { { "fyp_checksums/fyp_udp.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/fyp_udp.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550331477284 "|fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "fyp_udp.v(231) " "Verilog HDL Case Statement warning at fyp_udp.v(231): can't check case statement for completeness because the case expression has too many possible states" {  } { { "fyp_checksums/fyp_udp.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/fyp_udp.v" 231 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1550331477284 "|fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_adapter fyp_generator:fyp_generator1\|fyp_udp:fyp_udp1\|axis_adapter:axis_adapter1 " "Elaborating entity \"axis_adapter\" for hierarchy \"fyp_generator:fyp_generator1\|fyp_udp:fyp_udp1\|axis_adapter:axis_adapter1\"" {  } { { "fyp_checksums/fyp_udp.v" "axis_adapter1" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/fyp_udp.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331477377 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 axis_adapter.v(303) " "Verilog HDL assignment warning at axis_adapter.v(303): truncated value with size 32 to match size of target (2)" {  } { { "fyp_checksums/submodules/axis_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_adapter.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550331477393 "|fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|axis_adapter:axis_adapter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_checksum_gen fyp_generator:fyp_generator1\|fyp_udp:fyp_udp1\|udp_checksum_gen:fyp_upd_checksum1 " "Elaborating entity \"udp_checksum_gen\" for hierarchy \"fyp_generator:fyp_generator1\|fyp_udp:fyp_udp1\|udp_checksum_gen:fyp_upd_checksum1\"" {  } { { "fyp_checksums/fyp_udp.v" "fyp_upd_checksum1" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/fyp_udp.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331477471 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_udp_payload_axis_tready_reg udp_checksum_gen.v(180) " "Verilog HDL or VHDL warning at udp_checksum_gen.v(180): object \"s_udp_payload_axis_tready_reg\" assigned a value but never read" {  } { { "fyp_checksums/submodules/udp_checksum_gen.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1550331477471 "|fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_checksum_gen.v(341) " "Verilog HDL assignment warning at udp_checksum_gen.v(341): truncated value with size 32 to match size of target (4)" {  } { { "fyp_checksums/submodules/udp_checksum_gen.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550331477471 "|fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_checksum_gen.v(389) " "Verilog HDL assignment warning at udp_checksum_gen.v(389): truncated value with size 32 to match size of target (4)" {  } { { "fyp_checksums/submodules/udp_checksum_gen.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550331477471 "|fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_checksum_gen.v(492) " "Verilog HDL assignment warning at udp_checksum_gen.v(492): truncated value with size 32 to match size of target (16)" {  } { { "fyp_checksums/submodules/udp_checksum_gen.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550331477487 "|fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "checksum_part udp_checksum_gen.v(433) " "Verilog HDL Always Construct warning at udp_checksum_gen.v(433): inferring latch(es) for variable \"checksum_part\", which holds its previous value in one or more paths through the always construct" {  } { { "fyp_checksums/submodules/udp_checksum_gen.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v" 433 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1550331477487 "|fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_fifo fyp_generator:fyp_generator1\|fyp_udp:fyp_udp1\|udp_checksum_gen:fyp_upd_checksum1\|axis_fifo:payload_fifo " "Elaborating entity \"axis_fifo\" for hierarchy \"fyp_generator:fyp_generator1\|fyp_udp:fyp_udp1\|udp_checksum_gen:fyp_upd_checksum1\|axis_fifo:payload_fifo\"" {  } { { "fyp_checksums/submodules/udp_checksum_gen.v" "payload_fifo" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/udp_checksum_gen.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331477601 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 axis_fifo.v(194) " "Verilog HDL assignment warning at axis_fifo.v(194): truncated value with size 32 to match size of target (12)" {  } { { "fyp_checksums/submodules/axis_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_fifo.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550331477601 "|fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 axis_fifo.v(268) " "Verilog HDL assignment warning at axis_fifo.v(268): truncated value with size 32 to match size of target (12)" {  } { { "fyp_checksums/submodules/axis_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_checksums/submodules/axis_fifo.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1550331477601 "|fyp_max10_tse_top|fyp_generator:fyp_generator1|fyp_udp:fyp_udp1|udp_checksum_gen:fyp_upd_checksum1|axis_fifo:payload_fifo"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clk_sys_100_clk fyp_max10_tse_sys1 " "Port \"clk_sys_100_clk\" does not exist in macrofunction \"fyp_max10_tse_sys1\"" {  } { { "fyp_max10_tse_top.v" "fyp_max10_tse_sys1" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_top.v" 198 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331478583 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "reset_sys_100_reset_n fyp_max10_tse_sys1 " "Port \"reset_sys_100_reset_n\" does not exist in macrofunction \"fyp_max10_tse_sys1\"" {  } { { "fyp_max10_tse_top.v" "fyp_max10_tse_sys1" { Text "C:/intelFPGA_lite/18.1/fyp_max10_tse/fyp_max10_tse_top.v" 198 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1550331478583 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1550331478683 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/fyp_max10_tse/output_files/fyp_max10_tse_top.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/fyp_max10_tse/output_files/fyp_max10_tse_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331482596 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 37 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4964 " "Peak virtual memory: 4964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1550331487014 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 16 15:38:07 2019 " "Processing ended: Sat Feb 16 15:38:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1550331487014 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1550331487014 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:04 " "Total CPU time (on all processors): 00:02:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1550331487014 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331487014 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 37 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 37 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1550331487902 ""}
