Determining compilation order of HDL files
Analyzing Verilog file data_mem_64_256.v
Analyzing Verilog file dcache_test.vf
Analyzing Verilog file dchche_tb.tfw
Analyzing Verilog file C:/Xilinx/10.1/ISE/verilog/src/glbl.v
Saving Verilog parse-tree work.data_mem_64_256 into
z:/ee533/lab5_sp26/memory_module/schematics/isim/work/data_mem_64_256.sdb
Saving Verilog parse-tree work.dcache_test into
z:/ee533/lab5_sp26/memory_module/schematics/isim/work/dcache_test.sdb
Saving Verilog parse-tree work.dchche_tb into
z:/ee533/lab5_sp26/memory_module/schematics/isim/work/dchche_tb.sdb
Saving Verilog parse-tree work.glbl into
z:/ee533/lab5_sp26/memory_module/schematics/isim/work/glbl.sdb
Starting static elaboration
Restoring Verilog parse-tree xilinxcorelib_ver.BLKMEMDP_V6_3 from
c:/xilinx/10.1/ise/verilog/hdp/nt/xilinxcorelib_ver/xilinxcorelib_ver.sdbl
Restoring Verilog parse-tree unisims_ver.GND from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.OR2 from
c:/xilinx/10.1/ise/verilog/hdp/nt/unisims_ver/unisims_ver.sdbl
Completed static elaboration
Fuse Memory Usage: 54152 Kb
Fuse CPU Usage: 171 ms
Compiling module glbl
Compiling module BLKMEMDP_V6_3(c_addra_width=8,c_...
Compiling module data_mem_64_256
Compiling module GND
Compiling module OR2
Compiling module dcache_test
Compiling module dchche_tb
Compiled 7 Verilog Units
Built simulation executable dchche_tb_isim_beh.exe
Fuse Memory Usage: 58764 Kb
Fuse CPU Usage: 311 ms
