Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Tue Feb 20 09:59:55 2024
| Host              : viv2023 running 64-bit Ubuntu 22.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu4ev-sfvc784
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   3           
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.977        0.000                      0                23685        0.011        0.000                      0                23539        3.500        0.000                       0                 10263  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 6.875}      13.750          72.727          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            5.977        0.000                      0                 8680        0.022        0.000                      0                 8680        3.500        0.000                       0                  3669  
clk_pl_1            8.114        0.000                      0                14763        0.011        0.000                      0                14763        6.155        0.000                       0                  6594  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1      clk_pl_0           12.841        0.000                      0                   70                                                                        
clk_pl_0      clk_pl_1            9.441        0.000                      0                   76                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.430        0.000                      0                   96        0.206        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      
(none)        clk_pl_1      clk_pl_0      
(none)                      clk_pl_1      
(none)        clk_pl_0      clk_pl_1      
(none)        clk_pl_1      clk_pl_1      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_1                    
(none)                      clk_pl_1      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.947ns (26.629%)  route 2.609ns (73.371%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 11.848 - 10.000 ) 
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 0.823ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.743ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        2.182     2.389    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y14         FIFO36E2                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.391     2.780 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=1, routed)           0.386     3.166    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/wrst_busy_i[1]
    SLICE_X27Y66         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.282 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.545     3.827    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/wr_rst_busy_sig
    SLICE_X25Y76         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.113     3.940 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=8, routed)           0.238     4.178    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db2_reg_0
    SLICE_X26Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.327 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_17/O
                         net (fo=12, routed)          0.313     4.639    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_input_accept21_out
    SLICE_X24Y77         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     4.703 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INFERRED_GEN.cnt_i[2]_i_2/O
                         net (fo=2, routed)           1.046     5.749    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0
    SLICE_X10Y77         LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.114     5.863 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_1__0/O
                         net (fo=1, routed)           0.082     5.945    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[2]
    SLICE_X10Y77         FDSE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.681    11.848    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_aclk
    SLICE_X10Y77         FDSE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
                         clock pessimism              0.177    12.025    
                         clock uncertainty           -0.130    11.895    
    SLICE_X10Y77         FDSE (Setup_DFF_SLICEM_C_D)
                                                      0.027    11.922    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]
  -------------------------------------------------------------------
                         required time                         11.922    
                         arrival time                          -5.945    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.969ns (28.417%)  route 2.441ns (71.583%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 12.027 - 10.000 ) 
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 0.823ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.743ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        2.182     2.389    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y14         FIFO36E2                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.391     2.780 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=1, routed)           0.386     3.166    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/wrst_busy_i[1]
    SLICE_X27Y66         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.282 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.545     3.827    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/wr_rst_busy_sig
    SLICE_X25Y76         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.113     3.940 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=8, routed)           0.238     4.178    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db2_reg_0
    SLICE_X26Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.327 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_17/O
                         net (fo=12, routed)          0.313     4.639    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_input_accept21_out
    SLICE_X24Y77         LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.084     4.723 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_14/O
                         net (fo=14, routed)          0.234     4.957    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X23Y79         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.073 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.726     5.799    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.860    12.027    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.246    12.273    
                         clock uncertainty           -0.130    12.144    
    RAMB36_X0Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    11.783    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         11.783    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             5.999ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.969ns (27.418%)  route 2.565ns (72.582%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 11.848 - 10.000 ) 
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 0.823ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.743ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        2.182     2.389    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y14         FIFO36E2                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.391     2.780 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=1, routed)           0.386     3.166    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/wrst_busy_i[1]
    SLICE_X27Y66         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.282 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.545     3.827    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/wr_rst_busy_sig
    SLICE_X25Y76         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.113     3.940 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=8, routed)           0.238     4.178    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db2_reg_0
    SLICE_X26Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.327 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_17/O
                         net (fo=12, routed)          0.313     4.639    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_input_accept21_out
    SLICE_X24Y77         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     4.703 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INFERRED_GEN.cnt_i[2]_i_2/O
                         net (fo=2, routed)           1.046     5.749    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0
    SLICE_X10Y77         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.136     5.885 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_i_1__0/O
                         net (fo=1, routed)           0.038     5.923    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/fifo_full_p1
    SLICE_X10Y77         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.681    11.848    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/m_axi_mm2s_aclk
    SLICE_X10Y77         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism              0.177    12.025    
                         clock uncertainty           -0.130    11.895    
    SLICE_X10Y77         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    11.922    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                         11.922    
                         arrival time                          -5.923    
  -------------------------------------------------------------------
                         slack                                  5.999    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.969ns (27.683%)  route 2.531ns (72.317%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 11.893 - 10.000 ) 
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 0.823ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.743ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        2.182     2.389    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y14         FIFO36E2                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.391     2.780 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=1, routed)           0.386     3.166    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/wrst_busy_i[1]
    SLICE_X27Y66         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.282 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.545     3.827    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/wr_rst_busy_sig
    SLICE_X25Y76         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.113     3.940 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=8, routed)           0.238     4.178    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db2_reg_0
    SLICE_X26Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.327 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_17/O
                         net (fo=12, routed)          0.313     4.639    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_input_accept21_out
    SLICE_X24Y77         LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.084     4.723 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_14/O
                         net (fo=14, routed)          0.234     4.957    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X23Y79         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.073 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.817     5.889    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X22Y78         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.726    11.893    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X22Y78         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
                         clock pessimism              0.176    12.069    
                         clock uncertainty           -0.130    11.940    
    SLICE_X22Y78         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    11.898    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         11.898    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.969ns (27.691%)  route 2.530ns (72.309%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 11.893 - 10.000 ) 
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 0.823ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.743ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        2.182     2.389    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y14         FIFO36E2                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.391     2.780 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=1, routed)           0.386     3.166    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/wrst_busy_i[1]
    SLICE_X27Y66         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.282 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.545     3.827    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/wr_rst_busy_sig
    SLICE_X25Y76         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.113     3.940 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=8, routed)           0.238     4.178    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db2_reg_0
    SLICE_X26Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.327 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_17/O
                         net (fo=12, routed)          0.313     4.639    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_input_accept21_out
    SLICE_X24Y77         LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.084     4.723 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_14/O
                         net (fo=14, routed)          0.234     4.957    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X23Y79         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.073 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.816     5.888    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X22Y78         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.726    11.893    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X22Y78         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
                         clock pessimism              0.176    12.069    
                         clock uncertainty           -0.130    11.940    
    SLICE_X22Y78         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    11.898    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         11.898    
                         arrival time                          -5.888    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.969ns (27.691%)  route 2.530ns (72.309%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 11.893 - 10.000 ) 
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 0.823ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.743ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        2.182     2.389    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y14         FIFO36E2                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.391     2.780 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=1, routed)           0.386     3.166    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/wrst_busy_i[1]
    SLICE_X27Y66         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.282 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.545     3.827    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/wr_rst_busy_sig
    SLICE_X25Y76         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.113     3.940 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=8, routed)           0.238     4.178    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db2_reg_0
    SLICE_X26Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.327 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_17/O
                         net (fo=12, routed)          0.313     4.639    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_input_accept21_out
    SLICE_X24Y77         LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.084     4.723 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_14/O
                         net (fo=14, routed)          0.234     4.957    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X23Y79         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.073 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.816     5.888    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X22Y78         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.726    11.893    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X22Y78         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                         clock pessimism              0.176    12.069    
                         clock uncertainty           -0.130    11.940    
    SLICE_X22Y78         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042    11.898    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         11.898    
                         arrival time                          -5.888    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.969ns (27.691%)  route 2.530ns (72.309%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns = ( 11.893 - 10.000 ) 
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 0.823ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.743ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        2.182     2.389    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y14         FIFO36E2                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.391     2.780 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=1, routed)           0.386     3.166    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/wrst_busy_i[1]
    SLICE_X27Y66         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.282 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.545     3.827    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/wr_rst_busy_sig
    SLICE_X25Y76         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.113     3.940 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=8, routed)           0.238     4.178    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db2_reg_0
    SLICE_X26Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.327 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_17/O
                         net (fo=12, routed)          0.313     4.639    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_input_accept21_out
    SLICE_X24Y77         LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.084     4.723 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_14/O
                         net (fo=14, routed)          0.234     4.957    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X23Y79         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.073 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.816     5.888    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X22Y78         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.726    11.893    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/wr_clk
    SLICE_X22Y78         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/C
                         clock pessimism              0.176    12.069    
                         clock uncertainty           -0.130    11.940    
    SLICE_X22Y78         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.042    11.898    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         11.898    
                         arrival time                          -5.888    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 1.049ns (30.240%)  route 2.420ns (69.760%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.897ns = ( 11.897 - 10.000 ) 
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 0.823ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.743ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        2.182     2.389    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y14         FIFO36E2                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.391     2.780 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=1, routed)           0.386     3.166    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/wrst_busy_i[1]
    SLICE_X27Y66         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.282 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.545     3.827    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/wr_rst_busy_sig
    SLICE_X25Y76         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.113     3.940 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=8, routed)           0.238     4.178    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db2_reg_0
    SLICE_X26Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.327 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_17/O
                         net (fo=12, routed)          0.313     4.639    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_input_accept21_out
    SLICE_X24Y77         LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.084     4.723 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_14/O
                         net (fo=14, routed)          0.234     4.957    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X23Y79         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.073 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.683     5.756    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_reg
    SLICE_X22Y78         LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.080     5.836 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_i_1/O
                         net (fo=1, routed)           0.022     5.858    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/ram_empty_i0
    SLICE_X22Y78         FDSE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.730    11.897    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X22Y78         FDSE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg/C
                         clock pessimism              0.176    12.073    
                         clock uncertainty           -0.130    11.944    
    SLICE_X22Y78         FDSE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    11.971    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                          -5.858    
  -------------------------------------------------------------------
                         slack                                  6.113    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.969ns (29.740%)  route 2.289ns (70.260%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 12.034 - 10.000 ) 
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 0.823ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.743ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        2.182     2.389    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y14         FIFO36E2                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.391     2.780 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=1, routed)           0.386     3.166    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/wrst_busy_i[1]
    SLICE_X27Y66         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.282 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.545     3.827    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/wr_rst_busy_sig
    SLICE_X25Y76         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.113     3.940 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=8, routed)           0.238     4.178    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db2_reg_0
    SLICE_X26Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.327 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_17/O
                         net (fo=12, routed)          0.313     4.639    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_input_accept21_out
    SLICE_X24Y77         LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.084     4.723 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_14/O
                         net (fo=14, routed)          0.234     4.957    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X23Y79         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.073 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.575     5.647    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X0Y30         RAMB18E2                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.867    12.034    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y30         RAMB18E2                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism              0.246    12.280    
                         clock uncertainty           -0.130    12.150    
    RAMB18_X0Y30         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.361    11.789    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         11.789    
                         arrival time                          -5.647    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.936ns (28.575%)  route 2.340ns (71.425%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 12.027 - 10.000 ) 
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.182ns (routing 0.823ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.743ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        2.182     2.389    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y14         FIFO36E2                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_WRRSTBUSY)
                                                      0.391     2.780 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRRSTBUSY
                         net (fo=1, routed)           0.386     3.166    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/wrst_busy_i[1]
    SLICE_X27Y66         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.282 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/wr_rst_busy_INST_0/O
                         net (fo=2, routed)           0.545     3.827    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/wr_rst_busy_sig
    SLICE_X25Y76         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.113     3.940 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4/O
                         net (fo=8, routed)           0.238     4.178    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db2_reg_0
    SLICE_X26Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.327 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_17/O
                         net (fo=12, routed)          0.313     4.639    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_input_accept21_out
    SLICE_X24Y77         LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.084     4.723 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_14/O
                         net (fo=14, routed)          0.236     4.960    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rd_en
    SLICE_X23Y79         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.083     5.043 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=2, routed)           0.622     5.665    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.860    12.027    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism              0.246    12.273    
                         clock uncertainty           -0.130    12.144    
    RAMB36_X0Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_REGCEAREGCE)
                                                     -0.251    11.893    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         11.893    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  6.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.075ns  (logic 0.039ns (52.106%)  route 0.036ns (47.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      0.971ns (routing 0.421ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.476ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.971     1.082    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X6Y83          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.121 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[6]/Q
                         net (fo=2, routed)           0.036     1.156    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0[6]
    SLICE_X6Y83          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.106     1.244    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X6Y83          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6]/C
                         clock pessimism             -0.156     1.088    
    SLICE_X6Y83          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.135    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[5]
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.037ns (25.694%)  route 0.107ns (74.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      1.050ns (routing 0.421ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.476ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.050     1.161    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/m_axi_mm2s_aclk
    SLICE_X28Y76         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.198 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5]/Q
                         net (fo=1, routed)           0.107     1.305    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[5]
    RAMB36_X0Y14         FIFO36E2                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.267     1.405    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y14         FIFO36E2                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.119     1.286    
    RAMB36_X0Y14         FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[5])
                                                     -0.005     1.281    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      0.966ns (routing 0.421ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.476ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.966     1.077    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X7Y83          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.116 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_hsize_reg[11]/Q
                         net (fo=2, routed)           0.038     1.154    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[15]_1[11]
    SLICE_X7Y83          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.099     1.237    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X7Y83          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[11]/C
                         clock pessimism             -0.155     1.083    
    SLICE_X7Y83          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.130    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/hsize_vid_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.039ns (49.357%)  route 0.040ns (50.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      0.971ns (routing 0.421ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.476ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.971     1.082    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X8Y86          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.121 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]/Q
                         net (fo=2, routed)           0.040     1.161    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[15]_1[0]
    SLICE_X8Y86          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.106     1.244    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X8Y86          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[0]/C
                         clock pessimism             -0.156     1.088    
    SLICE_X8Y86          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.135    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/stride_vid_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.070ns (39.302%)  route 0.108ns (60.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      1.682ns (routing 0.743ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.947ns (routing 0.823ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.682     1.849    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X1Y117         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     1.919 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[0]/Q
                         net (fo=3, routed)           0.108     2.027    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/DIA0
    SLICE_X1Y114         RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.947     2.154    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X1Y114         RAMD32                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/CLK
                         clock pessimism             -0.234     1.920    
    SLICE_X1Y114         RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.079     1.999    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.052ns (41.564%)  route 0.073ns (58.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.972ns (routing 0.421ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.476ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.972     1.083    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X10Y104        FDSE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.121 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.056     1.177    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg_n_0_[0]
    SLICE_X9Y104         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     1.191 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.017     1.208    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[1]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.107     1.245    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X9Y104         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.112     1.133    
    SLICE_X9Y104         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.179    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[4]
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.039ns (26.000%)  route 0.111ns (74.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    1.161ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      1.050ns (routing 0.421ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.267ns (routing 0.476ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.050     1.161    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/m_axi_mm2s_aclk
    SLICE_X28Y76         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.200 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4]/Q
                         net (fo=1, routed)           0.111     1.311    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/din[4]
    RAMB36_X0Y14         FIFO36E2                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/DIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.267     1.405    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y14         FIFO36E2                                     r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.119     1.286    
    RAMB36_X0Y14         FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[4])
                                                     -0.005     1.281    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.069ns (34.709%)  route 0.130ns (65.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.671ns (routing 0.743ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.823ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.671     1.838    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X9Y91          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.907 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1]/Q
                         net (fo=6, routed)           0.130     2.037    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/D[1]
    SLICE_X9Y88          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.919     2.126    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X9Y88          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[1]/C
                         clock pessimism             -0.174     1.952    
    SLICE_X9Y88          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     2.007    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.974ns (routing 0.421ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.476ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.974     1.085    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y102         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.124 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[22]/Q
                         net (fo=1, routed)           0.023     1.147    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[22]
    SLICE_X3Y102         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.167 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[22]_i_1/O
                         net (fo=1, routed)           0.006     1.173    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[22]
    SLICE_X3Y102         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.105     1.243    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y102         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]/C
                         clock pessimism             -0.148     1.095    
    SLICE_X3Y102         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.142    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      0.974ns (routing 0.421ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.476ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.974     1.085    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y103         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.124 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]/Q
                         net (fo=1, routed)           0.023     1.147    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[26]
    SLICE_X3Y103         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.167 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[26]_i_1/O
                         net (fo=1, routed)           0.006     1.173    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[26]
    SLICE_X3Y103         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.105     1.243    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y103         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/C
                         clock pessimism             -0.148     1.095    
    SLICE_X3Y103         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.142    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     FIFO36E2/WRCLK      n/a            1.550         10.000      8.450      RAMB36_X0Y14  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK      n/a            1.550         10.000      8.450      RAMB36_X0Y13  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK      n/a            1.550         10.000      8.450      RAMB36_X0Y12  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gonep.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y16  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y16  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB18_X0Y30  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB18_X0Y30  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y73   design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y73   design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X2Y73   design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X2Y73   design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y73   design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X1Y73   design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X2Y73   design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X2Y73   design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        8.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.114ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_pl_1 rise@13.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 2.917ns (55.662%)  route 2.324ns (44.338%))
  Logic Levels:           13  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 15.783 - 13.750 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.989ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.896ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.247     2.454    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/CLK
    DSP48E2_X6Y14        DSP_A_B_DATA                                 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[3])
                                                      0.301     2.755 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     2.755    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.098     2.853 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     2.853    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[4])
                                                      0.647     3.500 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     3.500    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<4>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.059     3.559 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     3.559    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<4>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.699     4.258 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     4.258    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     4.399 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.243     4.642    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_106
    SLICE_X24Y35         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.790 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36/O
                         net (fo=1, routed)           0.015     4.805    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36_n_5
    SLICE_X24Y35         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     5.003 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24/CO[7]
                         net (fo=1, routed)           0.028     5.031    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24_n_5
    SLICE_X24Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.054 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.028     5.082    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15_n_5
    SLICE_X24Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.211 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_8/O[6]
                         net (fo=6, routed)           1.010     6.221    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/sub_ln1356_fu_4050_p2[22]
    SLICE_X22Y42         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     6.355 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_27/O
                         net (fo=3, routed)           0.232     6.586    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_27_n_5
    SLICE_X21Y42         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     6.765 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_11/O
                         net (fo=3, routed)           0.366     7.132    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_29_0
    SLICE_X18Y41         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     7.230 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[7]_i_2/O
                         net (fo=1, routed)           0.343     7.573    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[7]_i_2_n_5
    SLICE_X14Y41         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     7.636 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[7]_i_1/O
                         net (fo=1, routed)           0.059     7.695    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100_n_6
    SLICE_X14Y41         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     13.750    13.750 r  
    PS8_X0Y0             PS8                          0.000    13.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    13.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    13.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.866    15.783    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X14Y41         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[7]/C
                         clock pessimism              0.195    15.978    
                         clock uncertainty           -0.196    15.781    
    SLICE_X14Y41         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    15.808    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[7]
  -------------------------------------------------------------------
                         required time                         15.808    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  8.114    

Slack (MET) :             8.174ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_pl_1 rise@13.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 3.080ns (59.510%)  route 2.096ns (40.490%))
  Logic Levels:           13  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 15.778 - 13.750 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.989ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.896ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.247     2.454    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/CLK
    DSP48E2_X6Y14        DSP_A_B_DATA                                 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[3])
                                                      0.301     2.755 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     2.755    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.098     2.853 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     2.853    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[4])
                                                      0.647     3.500 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     3.500    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<4>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.059     3.559 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     3.559    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<4>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.699     4.258 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     4.258    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     4.399 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.243     4.642    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_106
    SLICE_X24Y35         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.790 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36/O
                         net (fo=1, routed)           0.015     4.805    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36_n_5
    SLICE_X24Y35         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     5.003 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24/CO[7]
                         net (fo=1, routed)           0.028     5.031    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24_n_5
    SLICE_X24Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.054 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.028     5.082    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15_n_5
    SLICE_X24Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.211 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_8/O[6]
                         net (fo=6, routed)           1.010     6.221    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/sub_ln1356_fu_4050_p2[22]
    SLICE_X22Y42         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     6.355 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_27/O
                         net (fo=3, routed)           0.165     6.519    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_27_n_5
    SLICE_X21Y42         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     6.693 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[6]_i_11/O
                         net (fo=2, routed)           0.343     7.037    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_601_v_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[6]_2
    SLICE_X17Y41         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     7.184 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_601_v_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[6]_i_4/O
                         net (fo=1, routed)           0.196     7.380    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_g_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[6]_0
    SLICE_X17Y41         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     7.562 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_g_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[6]_i_1/O
                         net (fo=1, routed)           0.068     7.630    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_g_U_n_6
    SLICE_X17Y41         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     13.750    13.750 r  
    PS8_X0Y0             PS8                          0.000    13.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    13.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    13.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.861    15.778    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X17Y41         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[6]/C
                         clock pessimism              0.195    15.973    
                         clock uncertainty           -0.196    15.776    
    SLICE_X17Y41         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    15.803    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[6]
  -------------------------------------------------------------------
                         required time                         15.803    
                         arrival time                          -7.630    
  -------------------------------------------------------------------
                         slack                                  8.174    

Slack (MET) :             8.270ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_pl_1 rise@13.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 2.942ns (57.895%)  route 2.140ns (42.105%))
  Logic Levels:           13  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 15.780 - 13.750 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.989ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.896ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.247     2.454    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/CLK
    DSP48E2_X6Y14        DSP_A_B_DATA                                 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[3])
                                                      0.301     2.755 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     2.755    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.098     2.853 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     2.853    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[4])
                                                      0.647     3.500 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     3.500    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<4>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.059     3.559 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     3.559    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<4>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.699     4.258 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     4.258    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     4.399 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.243     4.642    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_106
    SLICE_X24Y35         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.790 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36/O
                         net (fo=1, routed)           0.015     4.805    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36_n_5
    SLICE_X24Y35         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     5.003 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24/CO[7]
                         net (fo=1, routed)           0.028     5.031    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24_n_5
    SLICE_X24Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.054 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.028     5.082    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15_n_5
    SLICE_X24Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.211 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_8/O[6]
                         net (fo=6, routed)           1.010     6.221    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/sub_ln1356_fu_4050_p2[22]
    SLICE_X22Y42         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     6.355 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_27/O
                         net (fo=3, routed)           0.232     6.586    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_27_n_5
    SLICE_X21Y42         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     6.765 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_11/O
                         net (fo=3, routed)           0.343     7.109    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_709_u_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[7]_0
    SLICE_X19Y38         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     7.257 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_709_u_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[7]_i_4/O
                         net (fo=1, routed)           0.164     7.421    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelYuv_u_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[7]_0
    SLICE_X17Y38         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.038     7.459 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelYuv_u_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[7]_i_1/O
                         net (fo=1, routed)           0.077     7.536    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelYuv_u_U_n_5
    SLICE_X17Y38         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     13.750    13.750 r  
    PS8_X0Y0             PS8                          0.000    13.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    13.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    13.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.863    15.780    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X17Y38         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[7]/C
                         clock pessimism              0.195    15.975    
                         clock uncertainty           -0.196    15.778    
    SLICE_X17Y38         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027    15.805    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[7]
  -------------------------------------------------------------------
                         required time                         15.805    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                  8.270    

Slack (MET) :             8.353ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_pl_1 rise@13.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        5.002ns  (logic 2.878ns (57.542%)  route 2.124ns (42.458%))
  Logic Levels:           13  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 15.783 - 13.750 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.989ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.896ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.247     2.454    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/CLK
    DSP48E2_X6Y14        DSP_A_B_DATA                                 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[3])
                                                      0.301     2.755 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     2.755    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.098     2.853 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     2.853    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[4])
                                                      0.647     3.500 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     3.500    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<4>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.059     3.559 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     3.559    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<4>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.699     4.258 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     4.258    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     4.399 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.243     4.642    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_106
    SLICE_X24Y35         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.790 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36/O
                         net (fo=1, routed)           0.015     4.805    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36_n_5
    SLICE_X24Y35         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     5.003 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24/CO[7]
                         net (fo=1, routed)           0.028     5.031    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24_n_5
    SLICE_X24Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.054 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.028     5.082    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15_n_5
    SLICE_X24Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.211 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_8/O[6]
                         net (fo=6, routed)           1.010     6.221    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/sub_ln1356_fu_4050_p2[22]
    SLICE_X22Y42         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     6.355 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_27/O
                         net (fo=3, routed)           0.165     6.519    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_27_n_5
    SLICE_X21Y42         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     6.693 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[6]_i_11/O
                         net (fo=2, routed)           0.334     7.028    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/cmp2_i267_reg_1352_reg[0]_0
    SLICE_X17Y41         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     7.092 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[6]_i_2/O
                         net (fo=1, routed)           0.243     7.335    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[6]_i_2_n_5
    SLICE_X14Y41         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     7.398 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[6]_i_1/O
                         net (fo=1, routed)           0.058     7.456    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100_n_7
    SLICE_X14Y41         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     13.750    13.750 r  
    PS8_X0Y0             PS8                          0.000    13.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    13.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    13.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.866    15.783    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X14Y41         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[6]/C
                         clock pessimism              0.195    15.978    
                         clock uncertainty           -0.196    15.781    
    SLICE_X14Y41         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    15.808    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[6]
  -------------------------------------------------------------------
                         required time                         15.808    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  8.353    

Slack (MET) :             8.391ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_pl_1 rise@13.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 2.920ns (58.781%)  route 2.048ns (41.219%))
  Logic Levels:           13  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 15.787 - 13.750 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.989ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.896ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.247     2.454    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/CLK
    DSP48E2_X6Y14        DSP_A_B_DATA                                 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[3])
                                                      0.301     2.755 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     2.755    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.098     2.853 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     2.853    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[4])
                                                      0.647     3.500 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     3.500    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<4>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.059     3.559 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     3.559    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<4>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.699     4.258 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     4.258    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     4.399 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.243     4.642    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_106
    SLICE_X24Y35         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.790 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36/O
                         net (fo=1, routed)           0.015     4.805    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36_n_5
    SLICE_X24Y35         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     5.003 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24/CO[7]
                         net (fo=1, routed)           0.028     5.031    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24_n_5
    SLICE_X24Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.054 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.028     5.082    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15_n_5
    SLICE_X24Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.211 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_8/O[6]
                         net (fo=6, routed)           1.010     6.221    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/sub_ln1356_fu_4050_p2[22]
    SLICE_X22Y42         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     6.355 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_27/O
                         net (fo=3, routed)           0.232     6.586    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_27_n_5
    SLICE_X21Y42         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     6.765 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_11/O
                         net (fo=3, routed)           0.184     6.950    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_709_y_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[7]_0
    SLICE_X19Y42         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     7.050 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_709_y_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_4/O
                         net (fo=1, routed)           0.250     7.300    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[7]
    SLICE_X15Y42         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     7.364 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_2/O
                         net (fo=1, routed)           0.058     7.422    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U_n_7
    SLICE_X15Y42         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     13.750    13.750 r  
    PS8_X0Y0             PS8                          0.000    13.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    13.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    13.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.870    15.787    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X15Y42         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[7]/C
                         clock pessimism              0.195    15.982    
                         clock uncertainty           -0.196    15.785    
    SLICE_X15Y42         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027    15.812    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[7]
  -------------------------------------------------------------------
                         required time                         15.812    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  8.391    

Slack (MET) :             8.428ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_pl_1 rise@13.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 2.915ns (59.119%)  route 2.016ns (40.881%))
  Logic Levels:           13  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 15.787 - 13.750 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.989ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.896ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.247     2.454    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/CLK
    DSP48E2_X6Y14        DSP_A_B_DATA                                 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[3])
                                                      0.301     2.755 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     2.755    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.098     2.853 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     2.853    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[4])
                                                      0.647     3.500 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     3.500    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<4>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.059     3.559 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     3.559    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<4>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.699     4.258 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     4.258    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     4.399 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.243     4.642    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_106
    SLICE_X24Y35         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.790 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36/O
                         net (fo=1, routed)           0.015     4.805    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36_n_5
    SLICE_X24Y35         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     5.003 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24/CO[7]
                         net (fo=1, routed)           0.028     5.031    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24_n_5
    SLICE_X24Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.054 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.028     5.082    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15_n_5
    SLICE_X24Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     5.186 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_8/O[3]
                         net (fo=7, routed)           0.765     5.951    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/sub_ln1356_fu_4050_p2[19]
    SLICE_X20Y38         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     6.147 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_28/O
                         net (fo=8, routed)           0.309     6.456    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_28_n_5
    SLICE_X21Y42         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     6.497 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[5]_i_9/O
                         net (fo=3, routed)           0.263     6.760    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_clk_0
    SLICE_X19Y42         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     6.873 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[5]_i_3/O
                         net (fo=1, routed)           0.308     7.181    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelYuv_y_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[5]
    SLICE_X16Y43         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     7.328 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelYuv_y_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[5]_i_1/O
                         net (fo=1, routed)           0.057     7.385    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelYuv_y_U_n_5
    SLICE_X16Y43         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     13.750    13.750 r  
    PS8_X0Y0             PS8                          0.000    13.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    13.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    13.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.870    15.787    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X16Y43         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[5]/C
                         clock pessimism              0.195    15.982    
                         clock uncertainty           -0.196    15.785    
    SLICE_X16Y43         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027    15.812    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[5]
  -------------------------------------------------------------------
                         required time                         15.812    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  8.428    

Slack (MET) :             8.443ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_pl_1 rise@13.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 2.947ns (59.871%)  route 1.975ns (40.129%))
  Logic Levels:           13  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.044ns = ( 15.794 - 13.750 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.989ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.896ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.247     2.454    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/CLK
    DSP48E2_X6Y14        DSP_A_B_DATA                                 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[3])
                                                      0.301     2.755 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     2.755    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.098     2.853 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     2.853    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[4])
                                                      0.647     3.500 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     3.500    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<4>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.059     3.559 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     3.559    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<4>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.699     4.258 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     4.258    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     4.399 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.243     4.642    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_106
    SLICE_X24Y35         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.790 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36/O
                         net (fo=1, routed)           0.015     4.805    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36_n_5
    SLICE_X24Y35         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     5.003 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24/CO[7]
                         net (fo=1, routed)           0.028     5.031    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24_n_5
    SLICE_X24Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.054 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.028     5.082    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15_n_5
    SLICE_X24Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     5.186 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_8/O[3]
                         net (fo=7, routed)           0.765     5.951    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/sub_ln1356_fu_4050_p2[19]
    SLICE_X20Y38         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     6.147 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_28/O
                         net (fo=8, routed)           0.458     6.605    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_28_n_5
    SLICE_X21Y42         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     6.721 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[6]_i_13/O
                         net (fo=1, routed)           0.176     6.897    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[6]_2
    SLICE_X20Y43         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     7.014 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[6]_i_4/O
                         net (fo=1, routed)           0.204     7.218    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[6]_i_4_n_5
    SLICE_X16Y44         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     7.318 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[6]_i_1/O
                         net (fo=1, routed)           0.058     7.376    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U_n_8
    SLICE_X16Y44         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     13.750    13.750 r  
    PS8_X0Y0             PS8                          0.000    13.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    13.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    13.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.877    15.794    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[6]/C
                         clock pessimism              0.195    15.989    
                         clock uncertainty           -0.196    15.792    
    SLICE_X16Y44         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    15.819    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[6]
  -------------------------------------------------------------------
                         required time                         15.819    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  8.443    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_pl_1 rise@13.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 3.012ns (61.324%)  route 1.900ns (38.676%))
  Logic Levels:           13  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 15.786 - 13.750 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.989ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.896ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.247     2.454    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/CLK
    DSP48E2_X6Y14        DSP_A_B_DATA                                 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[3])
                                                      0.301     2.755 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     2.755    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.098     2.853 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     2.853    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[4])
                                                      0.647     3.500 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     3.500    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<4>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.059     3.559 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     3.559    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<4>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.699     4.258 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     4.258    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     4.399 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.243     4.642    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_106
    SLICE_X24Y35         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.790 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36/O
                         net (fo=1, routed)           0.015     4.805    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36_n_5
    SLICE_X24Y35         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     5.003 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24/CO[7]
                         net (fo=1, routed)           0.028     5.031    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24_n_5
    SLICE_X24Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.054 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.028     5.082    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15_n_5
    SLICE_X24Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     5.186 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_8/O[3]
                         net (fo=7, routed)           0.765     5.951    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/sub_ln1356_fu_4050_p2[19]
    SLICE_X20Y38         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     6.147 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_28/O
                         net (fo=8, routed)           0.243     6.390    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_28_n_5
    SLICE_X22Y39         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     6.568 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[4]_i_9/O
                         net (fo=1, routed)           0.277     6.845    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_709_y_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[4]_0
    SLICE_X19Y42         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     7.024 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_709_y_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[4]_i_3/O
                         net (fo=1, routed)           0.233     7.257    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[4]
    SLICE_X17Y44         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     7.298 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[4]_i_1/O
                         net (fo=1, routed)           0.068     7.366    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U_n_9
    SLICE_X17Y44         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     13.750    13.750 r  
    PS8_X0Y0             PS8                          0.000    13.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    13.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    13.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.869    15.786    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[4]/C
                         clock pessimism              0.195    15.981    
                         clock uncertainty           -0.196    15.784    
    SLICE_X17Y44         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    15.811    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[4]
  -------------------------------------------------------------------
                         required time                         15.811    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  8.446    

Slack (MET) :             8.473ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_pl_1 rise@13.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 3.050ns (62.525%)  route 1.828ns (37.475%))
  Logic Levels:           13  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 15.780 - 13.750 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.989ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.896ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.247     2.454    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/CLK
    DSP48E2_X6Y14        DSP_A_B_DATA                                 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[3])
                                                      0.301     2.755 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     2.755    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.098     2.853 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     2.853    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[4])
                                                      0.647     3.500 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     3.500    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<4>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.059     3.559 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     3.559    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<4>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.699     4.258 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     4.258    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     4.399 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.243     4.642    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_106
    SLICE_X24Y35         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.790 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36/O
                         net (fo=1, routed)           0.015     4.805    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36_n_5
    SLICE_X24Y35         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     5.003 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24/CO[7]
                         net (fo=1, routed)           0.028     5.031    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24_n_5
    SLICE_X24Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.054 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.028     5.082    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15_n_5
    SLICE_X24Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     5.186 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_8/O[3]
                         net (fo=7, routed)           0.765     5.951    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/sub_ln1356_fu_4050_p2[19]
    SLICE_X20Y38         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     6.147 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_28/O
                         net (fo=8, routed)           0.268     6.414    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_28_n_5
    SLICE_X20Y38         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     6.562 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[3]_i_9/O
                         net (fo=2, routed)           0.179     6.741    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/grnYuv_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[3]_1
    SLICE_X18Y39         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.114     6.855 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/grnYuv_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[3]_i_2/O
                         net (fo=1, routed)           0.244     7.099    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/grnYuv_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[3]_i_2_n_5
    SLICE_X16Y40         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     7.273 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/grnYuv_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[3]_i_1/O
                         net (fo=1, routed)           0.059     7.332    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/grnYuv_U_n_5
    SLICE_X16Y40         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     13.750    13.750 r  
    PS8_X0Y0             PS8                          0.000    13.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    13.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    13.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.863    15.780    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X16Y40         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[3]/C
                         clock pessimism              0.195    15.975    
                         clock uncertainty           -0.196    15.778    
    SLICE_X16Y40         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    15.805    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[3]
  -------------------------------------------------------------------
                         required time                         15.805    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  8.473    

Slack (MET) :             8.552ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (clk_pl_1 rise@13.750ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 2.833ns (58.946%)  route 1.973ns (41.054%))
  Logic Levels:           13  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns = ( 15.787 - 13.750 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.989ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.896ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.247     2.454    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/CLK
    DSP48E2_X6Y14        DSP_A_B_DATA                                 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[3])
                                                      0.301     2.755 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     2.755    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.098     2.853 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     2.853    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[4])
                                                      0.647     3.500 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     3.500    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<4>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.059     3.559 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     3.559    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<4>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.699     4.258 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     4.258    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     4.399 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.243     4.642    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_106
    SLICE_X24Y35         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     4.790 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36/O
                         net (fo=1, routed)           0.015     4.805    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36_n_5
    SLICE_X24Y35         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     5.003 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24/CO[7]
                         net (fo=1, routed)           0.028     5.031    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24_n_5
    SLICE_X24Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.054 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.028     5.082    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15_n_5
    SLICE_X24Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     5.186 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_8/O[3]
                         net (fo=7, routed)           0.765     5.951    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/sub_ln1356_fu_4050_p2[19]
    SLICE_X20Y38         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     6.147 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_28/O
                         net (fo=8, routed)           0.309     6.456    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_28_n_5
    SLICE_X21Y42         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     6.497 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[5]_i_9/O
                         net (fo=3, routed)           0.354     6.851    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_clk_0
    SLICE_X17Y40         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.115     6.966 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[5]_i_2/O
                         net (fo=1, routed)           0.172     7.138    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[5]_i_2_n_5
    SLICE_X15Y42         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     7.201 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[5]_i_1/O
                         net (fo=1, routed)           0.059     7.260    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100_n_8
    SLICE_X15Y42         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     13.750    13.750 r  
    PS8_X0Y0             PS8                          0.000    13.750 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    13.890    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    13.917 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.870    15.787    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X15Y42         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[5]/C
                         clock pessimism              0.195    15.982    
                         clock uncertainty           -0.196    15.785    
    SLICE_X15Y42         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027    15.812    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[5]
  -------------------------------------------------------------------
                         required time                         15.812    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                  8.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.072ns (24.929%)  route 0.217ns (75.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.866ns (routing 0.896ns, distribution 0.970ns)
  Clock Net Delay (Destination): 2.183ns (routing 0.989ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.866     2.033    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X16Y108        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y108        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     2.105 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][9]/Q
                         net (fo=33, routed)          0.217     2.322    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/ipif_data_out[9]
    SLICE_X18Y122        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.183     2.390    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X18Y122        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][9]/C
                         clock pessimism             -0.133     2.257    
    SLICE_X18Y122        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.054     2.311    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/passthruStartX_read_reg_835_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/passthruStartX_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.071ns (33.178%)  route 0.143ns (66.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.872ns (routing 0.896ns, distribution 0.976ns)
  Clock Net Delay (Destination): 2.163ns (routing 0.989ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.872     2.039    design_1_i/v_tpg_0/inst/ap_clk
    SLICE_X16Y66         FDRE                                         r  design_1_i/v_tpg_0/inst/passthruStartX_read_reg_835_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y66         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.071     2.110 r  design_1_i/v_tpg_0/inst/passthruStartX_read_reg_835_reg[10]/Q
                         net (fo=1, routed)           0.143     2.253    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/passthruStartX_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/passthruStartX_val_read_reg_1330_reg[15][10]
    SLICE_X17Y67         SRL16E                                       r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/passthruStartX_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.163     2.370    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/passthruStartX_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/ap_clk
    SLICE_X17Y67         SRL16E                                       r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/passthruStartX_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3/CLK
                         clock pessimism             -0.187     2.183    
    SLICE_X17Y67         SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.055     2.238    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/passthruStartX_val13_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][10]_srl3
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/passthruEndY_read_reg_850_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/passthruEndY_val16_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.072ns (33.333%)  route 0.144ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Net Delay (Source):      1.871ns (routing 0.896ns, distribution 0.975ns)
  Clock Net Delay (Destination): 2.164ns (routing 0.989ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.871     2.038    design_1_i/v_tpg_0/inst/ap_clk
    SLICE_X16Y68         FDRE                                         r  design_1_i/v_tpg_0/inst/passthruEndY_read_reg_850_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y68         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     2.110 r  design_1_i/v_tpg_0/inst/passthruEndY_read_reg_850_reg[11]/Q
                         net (fo=1, routed)           0.144     2.254    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/passthruEndY_val16_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/passthruEndY_val_read_reg_1315_reg[15][11]
    SLICE_X17Y66         SRL16E                                       r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/passthruEndY_val16_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.164     2.371    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/passthruEndY_val16_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/ap_clk
    SLICE_X17Y66         SRL16E                                       r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/passthruEndY_val16_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3/CLK
                         clock pessimism             -0.187     2.184    
    SLICE_X17Y66         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.053     2.237    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/passthruEndY_val16_c_U/U_design_1_v_tpg_0_0_fifo_w16_d3_S_ShiftReg/SRL_SIG_reg[2][11]_srl3
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][5]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.069ns (36.663%)  route 0.119ns (63.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    2.067ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.900ns (routing 0.896ns, distribution 1.004ns)
  Clock Net Delay (Destination): 2.165ns (routing 0.989ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.900     2.067    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X20Y139        FDSE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y139        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     2.136 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][5]/Q
                         net (fo=2, routed)           0.119     2.255    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/genr_regs[965]
    SLICE_X19Y140        FDSE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.165     2.372    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X19Y140        FDSE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][5]/C
                         clock pessimism             -0.191     2.181    
    SLICE_X19Y140        FDSE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.236    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][5]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_282/d_read_reg_22_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_282/ap_return_int_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      1.071ns (routing 0.504ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.568ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.071     1.182    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_282/ap_clk
    SLICE_X11Y60         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_282/d_read_reg_22_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.221 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_282/d_read_reg_22_reg[0]/Q
                         net (fo=2, routed)           0.033     1.254    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_282/d_read_reg_22_reg_n_5_[0]
    SLICE_X11Y60         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_282/ap_return_int_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.215     1.353    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_282/ap_clk
    SLICE_X11Y60         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_282/ap_return_int_reg_reg[0]/C
                         clock pessimism             -0.166     1.188    
    SLICE_X11Y60         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.235    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_282/ap_return_int_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/height_read_reg_815_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/height_val5_c15_U/U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.089ns (routing 0.504ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.568ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.089     1.200    design_1_i/v_tpg_0/inst/ap_clk
    SLICE_X15Y59         FDRE                                         r  design_1_i/v_tpg_0/inst/height_read_reg_815_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.239 r  design_1_i/v_tpg_0/inst/height_read_reg_815_reg[12]/Q
                         net (fo=1, routed)           0.033     1.272    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/height_val5_c15_U/U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15]_0[12]
    SLICE_X15Y59         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/height_val5_c15_U/U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.238     1.376    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/height_val5_c15_U/U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg/ap_clk
    SLICE_X15Y59         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/height_val5_c15_U/U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][12]/C
                         clock pessimism             -0.170     1.206    
    SLICE_X15Y59         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.253    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/height_val5_c15_U/U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/icmp_ln565_reg_4628_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/icmp_ln565_reg_4628_pp0_iter3_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.200ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.089ns (routing 0.504ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.568ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.089     1.200    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X14Y49         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/icmp_ln565_reg_4628_pp0_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.239 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/icmp_ln565_reg_4628_pp0_iter2_reg_reg[0]/Q
                         net (fo=3, routed)           0.033     1.272    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/icmp_ln565_reg_4628_pp0_iter2_reg_reg_n_5_[0]
    SLICE_X14Y49         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/icmp_ln565_reg_4628_pp0_iter3_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.238     1.376    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X14Y49         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/icmp_ln565_reg_4628_pp0_iter3_reg_reg[0]/C
                         clock pessimism             -0.170     1.206    
    SLICE_X14Y49         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.253    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/icmp_ln565_reg_4628_pp0_iter3_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/rampVal_3_new_0_fu_348_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/rampVal_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.082ns (routing 0.504ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.568ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.082     1.193    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/ap_clk
    SLICE_X14Y35         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/rampVal_3_new_0_fu_348_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.232 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/rampVal_3_new_0_fu_348_reg[1]/Q
                         net (fo=1, routed)           0.033     1.265    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/rampVal_3_new_0_fu_348[1]
    SLICE_X14Y35         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/rampVal_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.230     1.368    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/ap_clk
    SLICE_X14Y35         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/rampVal_1_reg[1]/C
                         clock pessimism             -0.169     1.199    
    SLICE_X14Y35         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.246    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/rampVal_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.071ns (21.992%)  route 0.252ns (78.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      1.839ns (routing 0.896ns, distribution 0.943ns)
  Clock Net Delay (Destination): 2.182ns (routing 0.989ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.839     2.006    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X15Y99         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     2.077 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][0]/Q
                         net (fo=33, routed)          0.252     2.329    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/ipif_data_out[0]
    SLICE_X18Y122        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.182     2.389    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X18Y122        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0]/C
                         clock pessimism             -0.133     2.256    
    SLICE_X18Y122        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.053     2.309    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/ovrlayId_read_reg_865_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ovrlayId_val20_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.070ns (49.296%)  route 0.072ns (50.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Net Delay (Source):      1.874ns (routing 0.896ns, distribution 0.978ns)
  Clock Net Delay (Destination): 2.185ns (routing 0.989ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.874     2.041    design_1_i/v_tpg_0/inst/ap_clk
    SLICE_X18Y63         FDRE                                         r  design_1_i/v_tpg_0/inst/ovrlayId_read_reg_865_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.070     2.111 r  design_1_i/v_tpg_0/inst/ovrlayId_read_reg_865_reg[7]/Q
                         net (fo=1, routed)           0.072     2.183    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ovrlayId_val20_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/patternId_val_read_reg_480_reg[7][7]
    SLICE_X18Y64         SRL16E                                       r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ovrlayId_val20_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.185     2.392    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ovrlayId_val20_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/ap_clk
    SLICE_X18Y64         SRL16E                                       r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ovrlayId_val20_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4/CLK
                         clock pessimism             -0.247     2.145    
    SLICE_X18Y64         SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.018     2.163    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/ovrlayId_val20_c_U/U_design_1_v_tpg_0_0_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 6.875 }
Period(ns):         13.750
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     OSERDESE3/CLK  n/a            1.600         13.750      12.150     BITSLICE_RX_TX_X0Y131  design_1_i/video_io_to_hdmi_0/U0/CLK_ODDR_inst/CLK
Min Period        n/a     OSERDESE3/CLK  n/a            1.600         13.750      12.150     BITSLICE_RX_TX_X0Y130  design_1_i/video_io_to_hdmi_0/U0/DE_ODDR_inst/CLK
Min Period        n/a     OSERDESE3/CLK  n/a            1.600         13.750      12.150     BITSLICE_RX_TX_X0Y125  design_1_i/video_io_to_hdmi_0/U0/HSYNC_ODDR_inst/CLK
Min Period        n/a     OSERDESE3/CLK  n/a            1.600         13.750      12.150     BITSLICE_RX_TX_X0Y126  design_1_i/video_io_to_hdmi_0/U0/VSYNC_ODDR_inst/CLK
Min Period        n/a     OSERDESE3/CLK  n/a            1.600         13.750      12.150     BITSLICE_RX_TX_X0Y115  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[0].IO_ODDR_inst/CLK
Min Period        n/a     OSERDESE3/CLK  n/a            1.600         13.750      12.150     BITSLICE_RX_TX_X0Y104  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[10].IO_ODDR_inst/CLK
Min Period        n/a     OSERDESE3/CLK  n/a            1.600         13.750      12.150     BITSLICE_RX_TX_X0Y108  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[11].IO_ODDR_inst/CLK
Min Period        n/a     OSERDESE3/CLK  n/a            1.600         13.750      12.150     BITSLICE_RX_TX_X0Y114  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[1].IO_ODDR_inst/CLK
Min Period        n/a     OSERDESE3/CLK  n/a            1.600         13.750      12.150     BITSLICE_RX_TX_X0Y107  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[2].IO_ODDR_inst/CLK
Min Period        n/a     OSERDESE3/CLK  n/a            1.600         13.750      12.150     BITSLICE_RX_TX_X0Y106  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[3].IO_ODDR_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y131  design_1_i/video_io_to_hdmi_0/U0/CLK_ODDR_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y131  design_1_i/video_io_to_hdmi_0/U0/CLK_ODDR_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y130  design_1_i/video_io_to_hdmi_0/U0/DE_ODDR_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y130  design_1_i/video_io_to_hdmi_0/U0/DE_ODDR_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y125  design_1_i/video_io_to_hdmi_0/U0/HSYNC_ODDR_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y125  design_1_i/video_io_to_hdmi_0/U0/HSYNC_ODDR_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y126  design_1_i/video_io_to_hdmi_0/U0/VSYNC_ODDR_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y126  design_1_i/video_io_to_hdmi_0/U0/VSYNC_ODDR_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y115  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[0].IO_ODDR_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y115  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[0].IO_ODDR_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y131  design_1_i/video_io_to_hdmi_0/U0/CLK_ODDR_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y131  design_1_i/video_io_to_hdmi_0/U0/CLK_ODDR_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y130  design_1_i/video_io_to_hdmi_0/U0/DE_ODDR_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y130  design_1_i/video_io_to_hdmi_0/U0/DE_ODDR_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y125  design_1_i/video_io_to_hdmi_0/U0/HSYNC_ODDR_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y125  design_1_i/video_io_to_hdmi_0/U0/HSYNC_ODDR_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y126  design_1_i/video_io_to_hdmi_0/U0/VSYNC_ODDR_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y126  design_1_i/video_io_to_hdmi_0/U0/VSYNC_ODDR_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y115  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[0].IO_ODDR_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK  n/a            0.720         6.875       6.155      BITSLICE_RX_TX_X0Y115  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[0].IO_ODDR_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       12.841ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.841ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (MaxDelay Path 13.750ns)
  Data Path Delay:        0.936ns  (logic 0.096ns (10.256%)  route 0.840ns (89.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
    SLICE_X12Y121        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/Q
                         net (fo=1, routed)           0.840     0.936    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[18]
    SLICE_X11Y108        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.750    13.750    
    SLICE_X11Y108        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    13.777    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -0.936    
  -------------------------------------------------------------------
                         slack                                 12.841    

Slack (MET) :             12.939ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (MaxDelay Path 13.750ns)
  Data Path Delay:        0.838ns  (logic 0.096ns (11.456%)  route 0.742ns (88.544%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
    SLICE_X12Y123        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/Q
                         net (fo=1, routed)           0.742     0.838    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[22]
    SLICE_X9Y105         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.750    13.750    
    SLICE_X9Y105         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    13.777    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                 12.939    

Slack (MET) :             13.000ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (MaxDelay Path 13.750ns)
  Data Path Delay:        0.777ns  (logic 0.095ns (12.227%)  route 0.682ns (87.773%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X12Y125        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           0.682     0.777    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X9Y106         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.750    13.750    
    SLICE_X9Y106         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    13.777    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                 13.000    

Slack (MET) :             13.032ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (MaxDelay Path 13.750ns)
  Data Path Delay:        0.745ns  (logic 0.096ns (12.886%)  route 0.649ns (87.114%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
    SLICE_X11Y123        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/Q
                         net (fo=1, routed)           0.649     0.745    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[20]
    SLICE_X10Y111        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.750    13.750    
    SLICE_X10Y111        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    13.777    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                 13.032    

Slack (MET) :             13.032ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (MaxDelay Path 13.750ns)
  Data Path Delay:        0.745ns  (logic 0.096ns (12.886%)  route 0.649ns (87.114%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y126                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
    SLICE_X20Y126        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/Q
                         net (fo=1, routed)           0.649     0.745    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[3]
    SLICE_X12Y100        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.750    13.750    
    SLICE_X12Y100        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    13.777    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                 13.032    

Slack (MET) :             13.053ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (MaxDelay Path 13.750ns)
  Data Path Delay:        0.724ns  (logic 0.096ns (13.260%)  route 0.628ns (86.740%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y125                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
    SLICE_X19Y125        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/Q
                         net (fo=1, routed)           0.628     0.724    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[6]
    SLICE_X15Y102        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.750    13.750    
    SLICE_X15Y102        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    13.777    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                 13.053    

Slack (MET) :             13.057ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (MaxDelay Path 13.750ns)
  Data Path Delay:        0.720ns  (logic 0.096ns (13.333%)  route 0.624ns (86.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y124                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/C
    SLICE_X20Y124        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[2]/Q
                         net (fo=1, routed)           0.624     0.720    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[2]
    SLICE_X14Y103        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.750    13.750    
    SLICE_X14Y103        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    13.777    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                 13.057    

Slack (MET) :             13.094ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (MaxDelay Path 13.750ns)
  Data Path Delay:        0.683ns  (logic 0.095ns (13.909%)  route 0.588ns (86.091%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
    SLICE_X12Y122        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/Q
                         net (fo=1, routed)           0.588     0.683    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[25]
    SLICE_X9Y112         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.750    13.750    
    SLICE_X9Y112         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    13.777    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                 13.094    

Slack (MET) :             13.100ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (MaxDelay Path 13.750ns)
  Data Path Delay:        0.677ns  (logic 0.096ns (14.180%)  route 0.581ns (85.820%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/C
    SLICE_X12Y125        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/Q
                         net (fo=1, routed)           0.581     0.677    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[16]
    SLICE_X10Y110        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.750    13.750    
    SLICE_X10Y110        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    13.777    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                 13.100    

Slack (MET) :             13.119ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (MaxDelay Path 13.750ns)
  Data Path Delay:        0.658ns  (logic 0.096ns (14.590%)  route 0.562ns (85.410%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.750ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y116                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[27]/C
    SLICE_X11Y116        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[27]/Q
                         net (fo=1, routed)           0.562     0.658    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[27]
    SLICE_X10Y107        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.750    13.750    
    SLICE_X10Y107        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    13.777    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][27]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                 13.119    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        9.441ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.586ns  (logic 0.093ns (15.870%)  route 0.493ns (84.130%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/C
    SLICE_X7Y112         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/Q
                         net (fo=1, routed)           0.493     0.586    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[20]
    SLICE_X10Y119        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y119        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.450ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.577ns  (logic 0.097ns (16.811%)  route 0.480ns (83.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[22]/C
    SLICE_X6Y102         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[22]/Q
                         net (fo=1, routed)           0.480     0.577    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[22]
    SLICE_X9Y118         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y118         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][22]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  9.450    

Slack (MET) :             9.515ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.512ns  (logic 0.097ns (18.945%)  route 0.415ns (81.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[9]/C
    SLICE_X15Y100        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.097 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[9]/Q
                         net (fo=1, routed)           0.415     0.512    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[9]
    SLICE_X16Y108        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X16Y108        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  9.515    

Slack (MET) :             9.569ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.458ns  (logic 0.097ns (21.179%)  route 0.361ns (78.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/C
    SLICE_X7Y108         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.097 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[25]/Q
                         net (fo=1, routed)           0.361     0.458    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[25]
    SLICE_X9Y113         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y113         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][25]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  9.569    

Slack (MET) :             9.573ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.454ns  (logic 0.093ns (20.485%)  route 0.361ns (79.515%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/C
    SLICE_X12Y104        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[41]/Q
                         net (fo=1, routed)           0.361     0.454    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[41]
    SLICE_X12Y105        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y105        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][41]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  9.573    

Slack (MET) :             9.574ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.453ns  (logic 0.098ns (21.634%)  route 0.355ns (78.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/C
    SLICE_X13Y100        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[14]/Q
                         net (fo=1, routed)           0.355     0.453    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[14]
    SLICE_X13Y100        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y100        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  9.574    

Slack (MET) :             9.574ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.453ns  (logic 0.098ns (21.634%)  route 0.355ns (78.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y111                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/C
    SLICE_X8Y111         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[27]/Q
                         net (fo=1, routed)           0.355     0.453    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[27]
    SLICE_X8Y111         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y111         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][27]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  9.574    

Slack (MET) :             9.579ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.448ns  (logic 0.099ns (22.098%)  route 0.349ns (77.902%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[23]/C
    SLICE_X6Y112         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[23]/Q
                         net (fo=1, routed)           0.349     0.448    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[23]
    SLICE_X9Y118         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y118         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][23]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  9.579    

Slack (MET) :             9.593ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.434ns  (logic 0.098ns (22.581%)  route 0.336ns (77.419%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/C
    SLICE_X8Y112         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/Q
                         net (fo=1, routed)           0.336     0.434    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[18]
    SLICE_X8Y112         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y112         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  9.593    

Slack (MET) :             9.602ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.425ns  (logic 0.094ns (22.118%)  route 0.331ns (77.882%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y112                                      0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/C
    SLICE_X8Y112         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.094 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/Q
                         net (fo=1, routed)           0.331     0.425    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[24]
    SLICE_X9Y114         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y114         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    10.027    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  9.602    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.430ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.277ns (21.761%)  route 0.996ns (78.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 11.836 - 10.000 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 0.823ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.743ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.899     2.106    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y89          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.204 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.239     2.443    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y89          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.622 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.757     3.379    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y90          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.669    11.836    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y90          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.174    12.010    
                         clock uncertainty           -0.130    11.880    
    SLICE_X2Y90          FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.072    11.808    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  8.430    

Slack (MET) :             8.430ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.277ns (21.761%)  route 0.996ns (78.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 11.836 - 10.000 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 0.823ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.743ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.899     2.106    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y89          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.204 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.239     2.443    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y89          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.622 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.757     3.379    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y90          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.669    11.836    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y90          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.174    12.010    
                         clock uncertainty           -0.130    11.880    
    SLICE_X2Y90          FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    11.808    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  8.430    

Slack (MET) :             8.430ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.277ns (21.761%)  route 0.996ns (78.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 11.836 - 10.000 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 0.823ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.743ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.899     2.106    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y89          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.204 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.239     2.443    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y89          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.622 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.757     3.379    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y90          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.669    11.836    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y90          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.174    12.010    
                         clock uncertainty           -0.130    11.880    
    SLICE_X2Y90          FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    11.808    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  8.430    

Slack (MET) :             8.430ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.277ns (21.761%)  route 0.996ns (78.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 11.836 - 10.000 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 0.823ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.743ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.899     2.106    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y89          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.204 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.239     2.443    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y89          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.622 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.757     3.379    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y90          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.669    11.836    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y90          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.174    12.010    
                         clock uncertainty           -0.130    11.880    
    SLICE_X2Y90          FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072    11.808    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  8.430    

Slack (MET) :             8.430ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.277ns (21.761%)  route 0.996ns (78.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 11.836 - 10.000 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 0.823ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.743ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.899     2.106    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y89          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.204 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.239     2.443    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y89          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.622 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.757     3.379    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y90          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.669    11.836    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y90          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.174    12.010    
                         clock uncertainty           -0.130    11.880    
    SLICE_X2Y90          FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072    11.808    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  8.430    

Slack (MET) :             8.432ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.277ns (21.796%)  route 0.994ns (78.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 11.836 - 10.000 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 0.823ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.743ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.899     2.106    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y89          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.204 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.239     2.443    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y89          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.622 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.755     3.377    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X2Y90          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.669    11.836    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X2Y90          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.174    12.010    
                         clock uncertainty           -0.130    11.880    
    SLICE_X2Y90          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    11.808    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                  8.432    

Slack (MET) :             8.442ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.277ns (22.056%)  route 0.979ns (77.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.831ns = ( 11.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 0.823ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.664ns (routing 0.743ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.899     2.106    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y89          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.204 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.239     2.443    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y89          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.622 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.740     3.362    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y90          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.664    11.831    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y90          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.174    12.005    
                         clock uncertainty           -0.130    11.875    
    SLICE_X3Y90          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072    11.803    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.803    
                         arrival time                          -3.362    
  -------------------------------------------------------------------
                         slack                                  8.442    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.277ns (22.056%)  route 0.979ns (77.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 11.835 - 10.000 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 0.823ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.668ns (routing 0.743ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.899     2.106    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y89          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.204 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.239     2.443    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y89          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.622 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.740     3.362    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y90          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.668    11.835    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y90          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.174    12.009    
                         clock uncertainty           -0.130    11.879    
    SLICE_X3Y90          FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072    11.807    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.807    
                         arrival time                          -3.362    
  -------------------------------------------------------------------
                         slack                                  8.446    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.277ns (22.056%)  route 0.979ns (77.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 11.835 - 10.000 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 0.823ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.668ns (routing 0.743ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.899     2.106    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y89          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.204 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.239     2.443    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y89          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.622 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.740     3.362    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y90          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.668    11.835    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y90          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.174    12.009    
                         clock uncertainty           -0.130    11.879    
    SLICE_X3Y90          FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072    11.807    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.807    
                         arrival time                          -3.362    
  -------------------------------------------------------------------
                         slack                                  8.446    

Slack (MET) :             8.446ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.277ns (22.056%)  route 0.979ns (77.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 11.835 - 10.000 ) 
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 0.823ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.668ns (routing 0.743ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.899     2.106    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y89          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.204 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.239     2.443    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y89          LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     2.622 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.740     3.362    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X3Y90          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.668    11.835    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y90          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.174    12.009    
                         clock uncertainty           -0.130    11.879    
    SLICE_X3Y90          FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072    11.807    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.807    
                         arrival time                          -3.362    
  -------------------------------------------------------------------
                         slack                                  8.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.062ns (29.995%)  route 0.145ns (70.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.968ns (routing 0.421ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.476ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.968     1.079    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.119 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.054     1.172    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y108         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     1.194 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.091     1.285    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y108         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.102     1.240    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y108         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.141     1.099    
    SLICE_X0Y108         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.079    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.062ns (29.995%)  route 0.145ns (70.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.968ns (routing 0.421ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.476ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.968     1.079    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.119 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.054     1.172    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y108         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     1.194 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.091     1.285    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y108         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.102     1.240    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y108         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.141     1.099    
    SLICE_X0Y108         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.079    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.088ns (35.442%)  route 0.160ns (64.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.963ns (routing 0.421ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.476ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.963     1.074    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y89          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.112 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.144    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y89          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.194 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.128     1.322    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y89          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.093     1.231    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y89          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.112     1.119    
    SLICE_X3Y89          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.099    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.088ns (35.442%)  route 0.160ns (64.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.963ns (routing 0.421ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.476ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.963     1.074    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y89          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.112 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.144    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y89          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.194 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.128     1.322    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y89          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.093     1.231    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y89          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.112     1.119    
    SLICE_X3Y89          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.099    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.088ns (35.442%)  route 0.160ns (64.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.963ns (routing 0.421ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.476ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.963     1.074    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y89          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.112 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.144    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y89          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.194 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.128     1.322    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y89          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.093     1.231    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y89          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.112     1.119    
    SLICE_X3Y89          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.099    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.088ns (35.442%)  route 0.160ns (64.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.963ns (routing 0.421ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.476ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.963     1.074    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y89          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.112 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.144    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y89          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.194 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.128     1.322    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y89          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.093     1.231    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y89          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.112     1.119    
    SLICE_X3Y89          FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.099    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.088ns (35.442%)  route 0.160ns (64.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.963ns (routing 0.421ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.476ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.963     1.074    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y89          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.112 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.144    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y89          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.194 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.128     1.322    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y89          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.089     1.227    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y89          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.112     1.115    
    SLICE_X3Y89          FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.095    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.088ns (35.442%)  route 0.160ns (64.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.963ns (routing 0.421ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.476ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.963     1.074    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y89          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.112 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.144    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y89          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.194 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.128     1.322    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y89          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.089     1.227    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y89          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.112     1.115    
    SLICE_X3Y89          FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.095    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.088ns (35.442%)  route 0.160ns (64.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.963ns (routing 0.421ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.476ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.963     1.074    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y89          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.112 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.144    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y89          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.194 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.128     1.322    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y89          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.089     1.227    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y89          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.112     1.115    
    SLICE_X3Y89          FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.095    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.088ns (35.442%)  route 0.160ns (64.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.963ns (routing 0.421ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.476ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.963     1.074    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y89          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.112 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.144    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y89          LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.194 f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.128     1.322    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y89          FDCE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.089     1.227    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y89          FDCE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.112     1.115    
    SLICE_X3Y89          FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.095    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.227    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.954ns  (logic 0.114ns (5.834%)  route 1.840ns (94.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.713ns (routing 0.743ns, distribution 0.970ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           1.760     1.760    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X13Y108        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     1.874 r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.080     1.954    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X13Y108        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.713     1.880    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X13Y108        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.041ns (4.617%)  route 0.847ns (95.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.120ns (routing 0.476ns, distribution 0.644ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.823     0.823    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X13Y108        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.041     0.864 r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.024     0.888    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X13Y108        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.120     1.258    design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X13Y108        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.365ns  (logic 0.096ns (7.031%)  route 1.269ns (92.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.823ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.743ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.943     2.150    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X11Y106        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.246 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=444, routed)         1.269     3.515    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y109         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.674     1.841    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.365ns  (logic 0.096ns (7.031%)  route 1.269ns (92.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.823ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.743ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.943     2.150    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X11Y106        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.246 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=444, routed)         1.269     3.515    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y109         FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.674     1.841    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y109         FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.320ns  (logic 0.096ns (7.272%)  route 1.224ns (92.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.823ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.743ns, distribution 0.935ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.943     2.150    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X11Y106        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.246 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=444, routed)         1.224     3.470    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y99          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.678     1.845    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y99          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.320ns  (logic 0.096ns (7.272%)  route 1.224ns (92.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.823ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.743ns, distribution 0.935ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.943     2.150    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X11Y106        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.246 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=444, routed)         1.224     3.470    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y99          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.678     1.845    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y99          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.138ns  (logic 0.096ns (8.438%)  route 1.042ns (91.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.823ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.743ns, distribution 0.923ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.943     2.150    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X11Y106        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.246 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=444, routed)         1.042     3.287    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y89          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.666     1.833    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y89          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.138ns  (logic 0.096ns (8.438%)  route 1.042ns (91.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.823ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.743ns, distribution 0.923ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.943     2.150    design_1_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X11Y106        FDRE                                         r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.246 r  design_1_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=444, routed)         1.042     3.287    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y89          FDPE                                         f  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.666     1.833    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y89          FDPE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.920ns  (logic 0.095ns (10.326%)  route 0.825ns (89.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.904ns (routing 0.823ns, distribution 1.081ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.743ns, distribution 0.935ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.904     2.111    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X7Y85          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.206 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]/Q
                         net (fo=1, routed)           0.825     3.031    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[7]
    SLICE_X9Y96          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.678     1.845    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X9Y96          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.880ns  (logic 0.096ns (10.913%)  route 0.784ns (89.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.823ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.743ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.912     2.119    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/m_axi_mm2s_aclk
    SLICE_X9Y90          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.215 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/ptr_ref_i_reg[0]/Q
                         net (fo=2, routed)           0.784     2.999    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/Q[0]
    SLICE_X10Y93         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.670     1.837    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/s_axi_lite_aclk
    SLICE_X10Y93         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.877ns  (logic 0.095ns (10.832%)  route 0.782ns (89.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.907ns (routing 0.823ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.743ns, distribution 0.937ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.907     2.114    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X8Y93          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.209 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]/Q
                         net (fo=1, routed)           0.782     2.991    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[25]
    SLICE_X9Y97          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.680     1.847    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X9Y97          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.854ns  (logic 0.097ns (11.358%)  route 0.757ns (88.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.823ns, distribution 1.095ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.743ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.918     2.125    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_mm2s_aclk
    SLICE_X9Y94          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.222 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]/Q
                         net (fo=1, routed)           0.757     2.979    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0[4]
    SLICE_X9Y94          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.672     1.839    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/s_axi_lite_aclk
    SLICE_X9Y94          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.857%)  route 0.052ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.960ns (routing 0.421ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.476ns, distribution 0.615ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.960     1.071    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X7Y94          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.110 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[22]/Q
                         net (fo=1, routed)           0.052     1.162    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[22]
    SLICE_X7Y94          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.091     1.229    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X7Y94          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.961ns (routing 0.421ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.476ns, distribution 0.620ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.961     1.072    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X9Y95          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.111 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[31]/Q
                         net (fo=1, routed)           0.055     1.166    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[31]
    SLICE_X9Y95          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.096     1.234    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X9Y95          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.421ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.476ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.970     1.081    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_mm2s_aclk
    SLICE_X9Y94          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.120 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i_reg[0]/Q
                         net (fo=1, routed)           0.064     1.184    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0[0]
    SLICE_X9Y96          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.106     1.244    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/s_axi_lite_aclk
    SLICE_X9Y96          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.421ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.476ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.970     1.081    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_mm2s_aclk
    SLICE_X9Y94          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.120 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i_reg[2]/Q
                         net (fo=1, routed)           0.067     1.187    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0[2]
    SLICE_X9Y96          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.106     1.244    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/s_axi_lite_aclk
    SLICE_X9Y96          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.333%)  route 0.078ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.421ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.476ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.970     1.081    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X9Y89          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.120 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]/Q
                         net (fo=1, routed)           0.078     1.198    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[13]
    SLICE_X9Y91          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.102     1.240    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X9Y91          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.039ns (31.967%)  route 0.083ns (68.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.965ns (routing 0.421ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.476ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.965     1.076    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X9Y91          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.115 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[2]/Q
                         net (fo=1, routed)           0.083     1.198    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[2]
    SLICE_X9Y91          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.102     1.240    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X9Y91          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.963ns (routing 0.421ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.476ns, distribution 0.617ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.963     1.074    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X7Y99          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.113 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[20]/Q
                         net (fo=1, routed)           0.086     1.199    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[20]
    SLICE_X7Y96          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.093     1.231    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X7Y96          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.039ns (31.707%)  route 0.084ns (68.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.965ns (routing 0.421ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.476ns, distribution 0.626ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.965     1.076    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X9Y91          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.115 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[5]/Q
                         net (fo=1, routed)           0.084     1.199    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[5]
    SLICE_X9Y91          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.102     1.240    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X9Y91          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.040ns (31.250%)  route 0.088ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.961ns (routing 0.421ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.476ns, distribution 0.620ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.961     1.072    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X9Y95          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.112 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[3]/Q
                         net (fo=1, routed)           0.088     1.200    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[3]
    SLICE_X9Y95          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.096     1.234    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X9Y95          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.037ns (28.682%)  route 0.092ns (71.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.963ns (routing 0.421ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.476ns, distribution 0.617ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.963     1.074    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X7Y99          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.111 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[29]/Q
                         net (fo=1, routed)           0.092     1.203    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[29]
    SLICE_X7Y96          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.093     1.231    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X7Y96          FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Max Delay             9 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.584ns  (logic 0.094ns (16.096%)  route 0.490ns (83.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.101ns (routing 0.989ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.743ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.101     2.308    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X12Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     2.402 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.490     2.892    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X10Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.672     1.839    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X10Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.485ns  (logic 0.096ns (19.787%)  route 0.389ns (80.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    2.316ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.109ns (routing 0.989ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.743ns, distribution 0.966ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.109     2.316    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_valid_i_reg_1
    SLICE_X14Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.412 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_ack_reg/Q
                         net (fo=2, routed)           0.389     2.801    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X14Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.709     1.876    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X14Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.432ns  (logic 0.096ns (22.222%)  route 0.336ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.122ns (routing 0.989ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.743ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.122     2.329    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/m_axis_mm2s_aclk
    SLICE_X10Y80         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.425 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.336     2.761    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from
    SLICE_X9Y81          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.686     1.853    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/m_axi_mm2s_aclk
    SLICE_X9Y81          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.409ns  (logic 0.093ns (22.760%)  route 0.316ns (77.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.101ns (routing 0.989ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.743ns, distribution 0.961ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.101     2.308    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_clk
    SLICE_X12Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.401 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.316     2.716    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X12Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.704     1.871    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X12Y102        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.387ns  (logic 0.093ns (24.031%)  route 0.294ns (75.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.121ns (routing 0.989ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.743ns, distribution 0.940ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.121     2.328    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/m_axis_mm2s_aclk
    SLICE_X10Y80         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y80         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.421 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.294     2.715    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from
    SLICE_X9Y83          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.683     1.850    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/m_axi_mm2s_aclk
    SLICE_X9Y83          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.413ns  (logic 0.096ns (23.224%)  route 0.317ns (76.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.092ns (routing 0.989ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.743ns, distribution 0.958ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.092     2.299    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_ack_reg_0
    SLICE_X12Y92         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y92         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.395 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_ack_reg/Q
                         net (fo=2, routed)           0.317     2.712    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X12Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.701     1.868    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X12Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.351ns  (logic 0.097ns (27.623%)  route 0.254ns (72.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.107ns (routing 0.989ns, distribution 1.118ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.743ns, distribution 0.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.107     2.314    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/m_axis_mm2s_aclk
    SLICE_X11Y81         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.411 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/Q
                         net (fo=2, routed)           0.254     2.665    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X11Y86         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.694     1.861    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/m_axi_mm2s_aclk
    SLICE_X11Y86         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.271ns  (logic 0.096ns (35.424%)  route 0.175ns (64.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.164ns (routing 0.989ns, distribution 1.175ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.743ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.164     2.371    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/m_axis_mm2s_aclk
    SLICE_X6Y54          FDRE                                         r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.467 r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.175     2.642    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/Q
    SLICE_X6Y56          FDRE                                         r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.685     1.852    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/m_axi_mm2s_aclk
    SLICE_X6Y56          FDRE                                         r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.338ns  (logic 0.096ns (28.422%)  route 0.242ns (71.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.085ns (routing 0.989ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.743ns, distribution 0.952ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.085     2.292    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg_0
    SLICE_X12Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.388 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg/Q
                         net (fo=2, routed)           0.242     2.630    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X12Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.695     1.862    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X12Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.054ns (routing 0.504ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.476ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.054     1.165    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X11Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.205 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           0.078     1.283    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[14]
    SLICE_X11Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.106     1.244    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X11Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.055ns (routing 0.504ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.476ns, distribution 0.632ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.055     1.166    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X11Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.206 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/Q
                         net (fo=1, routed)           0.078     1.284    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[16]
    SLICE_X11Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.108     1.246    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X11Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.040ns (33.058%)  route 0.081ns (66.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.054ns (routing 0.504ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.476ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.054     1.165    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X11Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.205 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.081     1.286    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[5]
    SLICE_X11Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.106     1.244    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X11Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.040ns (33.058%)  route 0.081ns (66.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.055ns (routing 0.504ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.476ns, distribution 0.631ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.055     1.166    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X11Y95         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.206 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.081     1.287    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[4]
    SLICE_X11Y95         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.107     1.245    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X11Y95         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.272%)  route 0.082ns (67.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.167ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.056ns (routing 0.504ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.476ns, distribution 0.632ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.056     1.167    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg_0
    SLICE_X12Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.206 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg/Q
                         net (fo=2, routed)           0.082     1.288    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X12Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.108     1.246    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X12Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.054ns (routing 0.504ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.476ns, distribution 0.630ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.054     1.165    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X11Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.204 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.086     1.290    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[10]
    SLICE_X11Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.106     1.244    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X11Y94         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.055ns (routing 0.504ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.476ns, distribution 0.631ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.055     1.166    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X11Y95         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.205 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.086     1.291    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[0]
    SLICE_X11Y95         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.107     1.245    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X11Y95         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.055ns (routing 0.504ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.476ns, distribution 0.632ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.055     1.166    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X11Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.205 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/Q
                         net (fo=1, routed)           0.086     1.291    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[13]
    SLICE_X11Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.108     1.246    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X11Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.064ns (routing 0.504ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.476ns, distribution 0.627ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.064     1.175    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X9Y99          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.214 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           0.079     1.293    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[20]
    SLICE_X9Y99          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.103     1.241    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X9Y99          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.065ns (routing 0.504ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.476ns, distribution 0.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.065     1.176    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X9Y100         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.215 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, routed)           0.079     1.294    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[25]
    SLICE_X9Y100         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.100     1.238    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_clk
    SLICE_X9Y100         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.172ns  (logic 0.136ns (6.262%)  route 2.036ns (93.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.864ns (routing 0.896ns, distribution 0.968ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           1.760     1.760    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X13Y108        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     1.896 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.276     2.172    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X13Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.864     2.031    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X13Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.965ns  (logic 0.042ns (4.352%)  route 0.923ns (95.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.210ns (routing 0.568ns, distribution 0.642ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.823     0.823    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X13Y108        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.042     0.865 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.100     0.965    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X13Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.210     1.348    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X13Y108        FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Max Delay            24 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.715ns  (logic 0.098ns (13.708%)  route 0.617ns (86.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 0.823ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.896ns, distribution 0.947ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.946     2.153    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X13Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.251 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.617     2.868    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X14Y89         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.843     2.010    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X14Y89         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.594ns  (logic 0.094ns (15.818%)  route 0.500ns (84.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.823ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.896ns, distribution 0.949ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.921     2.128    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X8Y87          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     2.222 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[6]/Q
                         net (fo=3, routed)           0.500     2.722    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/Q[6]
    SLICE_X11Y85         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.845     2.012    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X11Y85         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.566ns  (logic 0.095ns (16.789%)  route 0.471ns (83.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.823ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.896ns, distribution 0.962ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.906     2.113    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X7Y84          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     2.208 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[11]/Q
                         net (fo=3, routed)           0.471     2.679    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/Q[11]
    SLICE_X9Y84          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.858     2.025    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X9Y84          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.552ns  (logic 0.096ns (17.380%)  route 0.456ns (82.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.823ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.896ns, distribution 0.957ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.912     2.119    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_ack_reg_0
    SLICE_X10Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     2.215 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_ack_reg/Q
                         net (fo=2, routed)           0.456     2.671    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X12Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.853     2.020    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X12Y98         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.516ns  (logic 0.097ns (18.813%)  route 0.419ns (81.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.823ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.896ns, distribution 0.971ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.924     2.131    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X8Y86          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     2.228 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[5]/Q
                         net (fo=3, routed)           0.419     2.647    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/Q[5]
    SLICE_X10Y83         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.867     2.034    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X10Y83         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.504ns  (logic 0.093ns (18.450%)  route 0.411ns (81.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.823ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.896ns, distribution 0.961ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.921     2.128    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X8Y87          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.221 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[9]/Q
                         net (fo=3, routed)           0.411     2.632    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/Q[9]
    SLICE_X9Y85          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.857     2.024    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X9Y85          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.484ns  (logic 0.093ns (19.199%)  route 0.391ns (80.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.823ns, distribution 1.080ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.896ns, distribution 0.969ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.903     2.110    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X7Y85          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.203 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[7]/Q
                         net (fo=3, routed)           0.391     2.594    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/Q[7]
    SLICE_X10Y85         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.865     2.032    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X10Y85         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.461ns  (logic 0.096ns (20.831%)  route 0.365ns (79.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.823ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.896ns, distribution 0.969ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.919     2.126    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X9Y88          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     2.222 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[3]/Q
                         net (fo=3, routed)           0.365     2.587    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/Q[3]
    SLICE_X10Y85         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.865     2.032    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X10Y85         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.461ns  (logic 0.097ns (21.051%)  route 0.364ns (78.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.823ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.863ns (routing 0.896ns, distribution 0.967ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.919     2.126    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X9Y88          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.223 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[2]/Q
                         net (fo=3, routed)           0.364     2.587    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/Q[2]
    SLICE_X10Y86         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.863     2.030    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/m_axis_mm2s_aclk
    SLICE_X10Y86         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.449ns  (logic 0.093ns (20.713%)  route 0.356ns (79.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.930ns (routing 0.823ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.896ns, distribution 0.961ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        1.930     2.137    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_clk
    SLICE_X12Y99         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.230 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.356     2.586    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X13Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.857     2.024    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X13Y96         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.964ns (routing 0.421ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.568ns, distribution 0.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.964     1.075    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X9Y110         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.114 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[31]/Q
                         net (fo=1, routed)           0.055     1.169    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[31]
    SLICE_X9Y110         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.215     1.353    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X9Y110         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][31]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.041ns (40.594%)  route 0.060ns (59.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.967ns (routing 0.421ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.568ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.967     1.078    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X9Y94          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.119 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.060     1.179    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[4]
    SLICE_X9Y93          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.206     1.344    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X9Y93          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.813%)  route 0.052ns (57.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.338ns
    Source Clock Delay      (SCD):    1.088ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.977ns (routing 0.421ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.568ns, distribution 0.632ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.977     1.088    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/m_valid_i_reg_1
    SLICE_X11Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.127 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_ack_reg/Q
                         net (fo=2, routed)           0.052     1.179    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X11Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.200     1.338    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X11Y101        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.080%)  route 0.069ns (63.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.962ns (routing 0.421ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.568ns, distribution 0.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.962     1.073    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/m_axi_mm2s_aclk
    SLICE_X9Y80          FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.112 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/Q
                         net (fo=2, routed)           0.069     1.181    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X10Y80         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.219     1.357    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/m_axis_mm2s_aclk
    SLICE_X10Y80         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.984ns (routing 0.421ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.568ns, distribution 0.637ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.984     1.095    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X14Y102        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y102        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.134 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[13]/Q
                         net (fo=1, routed)           0.055     1.189    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[13]
    SLICE_X14Y102        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.205     1.343    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X14Y102        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][13]/C

Slack:                    inf
  Source:                 design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.357%)  route 0.060ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.377ns
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.982ns (routing 0.421ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.568ns, distribution 0.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.982     1.093    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/m_axi_mm2s_aclk
    SLICE_X6Y57          FDRE                                         r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.132 r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from/Q
                         net (fo=2, routed)           0.060     1.192    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X6Y55          FDRE                                         r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.239     1.377    design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/m_axis_mm2s_aclk
    SLICE_X6Y55          FDRE                                         r  design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.775%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.983ns (routing 0.421ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.568ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.983     1.094    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X12Y109        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y109        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.132 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/Q
                         net (fo=1, routed)           0.060     1.192    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[39]
    SLICE_X12Y109        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.206     1.344    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X12Y109        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.117ns  (logic 0.040ns (34.188%)  route 0.077ns (65.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.967ns (routing 0.421ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.568ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.967     1.078    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X9Y94          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.118 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.077     1.195    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[6]
    SLICE_X9Y93          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.206     1.344    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X9Y93          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.076ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.965ns (routing 0.421ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.568ns, distribution 0.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.965     1.076    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X7Y115         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.115 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[19]/Q
                         net (fo=1, routed)           0.086     1.201    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[19]
    SLICE_X7Y115         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.218     1.356    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X7Y115         FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][19]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.759%)  route 0.078ns (67.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.974ns (routing 0.421ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.568ns, distribution 0.637ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3669, routed)        0.974     1.085    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_clk
    SLICE_X12Y89         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.123 r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.078     1.201    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[3]
    SLICE_X13Y89         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.205     1.343    design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_clk
    SLICE_X13Y89         FDRE                                         r  design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Max Delay           683 Endpoints
Min Delay           683 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.074ns  (logic 0.498ns (16.200%)  route 2.576ns (83.800%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.155ns (routing 0.989ns, distribution 1.166ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.896ns, distribution 0.960ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.155     2.362    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X21Y59         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y59         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.460 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY_reg[2]/Q
                         net (fo=3, routed)           1.158     3.618    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY_reg[15]_0[2]
    SLICE_X22Y59         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     3.718 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[2]_i_10/O
                         net (fo=1, routed)           0.927     4.645    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[2]_i_10_n_5
    SLICE_X18Y61         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     4.796 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[2]_i_3/O
                         net (fo=1, routed)           0.431     5.227    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[2]_i_3_n_5
    SLICE_X14Y78         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     5.376 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[2]_i_1/O
                         net (fo=1, routed)           0.060     5.436    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[2]
    SLICE_X14Y78         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.856     2.023    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X14Y78         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.742ns  (logic 0.621ns (22.644%)  route 2.121ns (77.356%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.989ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.896ns, distribution 0.968ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.117     2.324    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X16Y62         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.420 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat_reg[0]/Q
                         net (fo=3, routed)           1.146     3.566    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat_reg[7]_0[0]
    SLICE_X21Y59         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.179     3.745 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[0]_i_12/O
                         net (fo=1, routed)           0.289     4.034    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[0]_i_12_n_5
    SLICE_X18Y59         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.182     4.216 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[0]_i_8/O
                         net (fo=1, routed)           0.525     4.741    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[0]_i_8_n_5
    SLICE_X14Y76         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     4.841 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[0]_i_3/O
                         net (fo=1, routed)           0.103     4.944    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[0]_i_3_n_5
    SLICE_X14Y76         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.064     5.008 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, routed)           0.058     5.066    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[0]
    SLICE_X14Y76         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.864     2.031    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X14Y76         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_height_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.065ns  (logic 0.360ns (17.437%)  route 1.705ns (82.563%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 0.989ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.896ns, distribution 0.977ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.138     2.345    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X12Y59         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_height_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     2.441 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_height_reg[10]/Q
                         net (fo=3, routed)           0.878     3.318    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_height_reg[15]_0[10]
    SLICE_X17Y59         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     3.418 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[10]_i_6/O
                         net (fo=1, routed)           0.244     3.662    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[10]_i_6_n_5
    SLICE_X17Y60         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     3.726 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[10]_i_5/O
                         net (fo=1, routed)           0.523     4.249    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[10]_i_5_n_5
    SLICE_X14Y68         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.100     4.349 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[10]_i_1/O
                         net (fo=1, routed)           0.060     4.409    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[10]
    SLICE_X14Y68         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.873     2.040    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X14Y68         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.949ns  (logic 0.546ns (28.018%)  route 1.403ns (71.982%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.149ns (routing 0.989ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.896ns, distribution 0.964ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.149     2.356    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X18Y57         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y57         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.451 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta_reg[4]/Q
                         net (fo=3, routed)           0.642     3.093    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta_reg[15]_0[4]
    SLICE_X19Y57         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     3.193 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[4]_i_10/O
                         net (fo=1, routed)           0.264     3.457    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[4]_i_10_n_5
    SLICE_X18Y61         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     3.634 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[4]_i_3/O
                         net (fo=1, routed)           0.439     4.073    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[4]_i_3_n_5
    SLICE_X16Y78         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.174     4.247 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[4]_i_1/O
                         net (fo=1, routed)           0.058     4.305    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[4]
    SLICE_X16Y78         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.860     2.027    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X16Y78         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.834ns  (logic 0.628ns (34.236%)  route 1.206ns (65.764%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.141ns (routing 0.989ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.896ns, distribution 0.974ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.141     2.348    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X19Y55         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y55         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     2.445 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart_reg[14]/Q
                         net (fo=3, routed)           0.290     2.735    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart_reg[15]_0[14]
    SLICE_X22Y59         LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.176     2.911 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[14]_i_8/O
                         net (fo=1, routed)           0.400     3.311    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[14]_i_8_n_5
    SLICE_X17Y59         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.177     3.488 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[14]_i_5/O
                         net (fo=1, routed)           0.459     3.947    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[14]_i_5_n_5
    SLICE_X15Y69         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     4.125 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[14]_i_1/O
                         net (fo=1, routed)           0.057     4.182    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[14]
    SLICE_X15Y69         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.870     2.037    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X15Y69         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/bckgndId_read_reg_860_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.790ns  (logic 0.096ns (5.364%)  route 1.694ns (94.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.124ns (routing 0.989ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.896ns, distribution 0.980ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.124     2.331    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X19Y63         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.427 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[6]/Q
                         net (fo=3, routed)           1.694     4.121    design_1_i/v_tpg_0/inst/bckgndId[6]
    SLICE_X20Y53         FDRE                                         r  design_1_i/v_tpg_0/inst/bckgndId_read_reg_860_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.876     2.043    design_1_i/v_tpg_0/inst/ap_clk
    SLICE_X20Y53         FDRE                                         r  design_1_i/v_tpg_0/inst/bckgndId_read_reg_860_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_height_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 0.433ns (25.201%)  route 1.285ns (74.799%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.138ns (routing 0.989ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.896ns, distribution 0.957ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.138     2.345    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X12Y59         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_height_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.440 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_height_reg[5]/Q
                         net (fo=3, routed)           0.234     2.674    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_height_reg[15]_0[5]
    SLICE_X13Y59         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     2.790 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[5]_i_8/O
                         net (fo=1, routed)           0.435     3.225    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[5]_i_8_n_5
    SLICE_X20Y60         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     3.407 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[5]_i_3/O
                         net (fo=1, routed)           0.556     3.963    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[5]_i_3_n_5
    SLICE_X15Y79         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     4.003 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[5]_i_1/O
                         net (fo=1, routed)           0.060     4.063    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[5]
    SLICE_X15Y79         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.853     2.020    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X15Y79         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.629ns  (logic 0.506ns (31.067%)  route 1.123ns (68.933%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.142ns (routing 0.989ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.896ns, distribution 0.970ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.142     2.349    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X19Y58         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y58         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     2.445 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta_reg[7]/Q
                         net (fo=3, routed)           0.444     2.889    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta_reg[15]_0[7]
    SLICE_X20Y63         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.115     3.004 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[7]_i_8/O
                         net (fo=1, routed)           0.137     3.141    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[7]_i_8_n_5
    SLICE_X20Y63         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     3.320 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[7]_i_3/O
                         net (fo=1, routed)           0.482     3.802    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[7]_i_3_n_5
    SLICE_X15Y76         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.918 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[7]_i_1/O
                         net (fo=1, routed)           0.060     3.978    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[7]
    SLICE_X15Y76         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.866     2.033    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X15Y76         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.602ns  (logic 0.520ns (32.462%)  route 1.082ns (67.538%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.148ns (routing 0.989ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.896ns, distribution 0.968ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.148     2.355    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X22Y57         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y57         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.451 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta_reg[3]/Q
                         net (fo=3, routed)           0.366     2.817    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta_reg[15]_0[3]
    SLICE_X19Y56         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     2.993 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[3]_i_8/O
                         net (fo=1, routed)           0.236     3.229    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[3]_i_8_n_5
    SLICE_X18Y61         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     3.377 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[3]_i_3/O
                         net (fo=1, routed)           0.420     3.797    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[3]_i_3_n_5
    SLICE_X15Y78         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     3.897 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[3]_i_1/O
                         net (fo=1, routed)           0.060     3.957    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[3]
    SLICE_X15Y78         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.864     2.031    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X15Y78         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.606ns  (logic 0.455ns (28.336%)  route 1.151ns (71.664%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    2.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 0.989ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.896ns, distribution 0.975ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.125     2.332    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X16Y71         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y71         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.430 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize_reg[9]/Q
                         net (fo=3, routed)           0.534     2.964    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize_reg[15]_0[9]
    SLICE_X16Y59         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     3.142 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[9]_i_6/O
                         net (fo=1, routed)           0.051     3.193    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[9]_i_6_n_5
    SLICE_X16Y59         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     3.309 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[9]_i_5/O
                         net (fo=1, routed)           0.509     3.818    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[9]_i_5_n_5
    SLICE_X14Y71         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     3.881 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[9]_i_1/O
                         net (fo=1, routed)           0.057     3.938    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[9]
    SLICE_X14Y71         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.871     2.038    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X14Y71         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_714/d_read_reg_22_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.093ns  (logic 0.039ns (42.073%)  route 0.054ns (57.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.071ns (routing 0.504ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.568ns, distribution 0.643ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.071     1.182    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X16Y76         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.221 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[6]/Q
                         net (fo=3, routed)           0.054     1.274    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_714/d_read_reg_22_reg[15]_0[6]
    SLICE_X16Y76         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_714/d_read_reg_22_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.211     1.349    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_714/ap_clk
    SLICE_X16Y76         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_714/d_read_reg_22_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/empty_110_reg_930_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.987%)  route 0.059ns (60.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.070ns (routing 0.504ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.568ns, distribution 0.643ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.070     1.181    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X15Y77         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.220 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorB_reg[7]/Q
                         net (fo=3, routed)           0.059     1.278    design_1_i/v_tpg_0/inst/boxColorB[7]
    SLICE_X15Y77         FDRE                                         r  design_1_i/v_tpg_0/inst/empty_110_reg_930_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.211     1.349    design_1_i/v_tpg_0/inst/ap_clk
    SLICE_X15Y77         FDRE                                         r  design_1_i/v_tpg_0/inst/empty_110_reg_930_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_passthruStartX_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/passthruStartX_read_reg_835_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.357%)  route 0.060ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.356ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.070ns (routing 0.504ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.568ns, distribution 0.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.070     1.181    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X16Y68         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_passthruStartX_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y68         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.220 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_passthruStartX_reg[13]/Q
                         net (fo=3, routed)           0.060     1.280    design_1_i/v_tpg_0/inst/passthruStartX[13]
    SLICE_X16Y68         FDRE                                         r  design_1_i/v_tpg_0/inst/passthruStartX_read_reg_835_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.218     1.356    design_1_i/v_tpg_0/inst/ap_clk
    SLICE_X16Y68         FDRE                                         r  design_1_i/v_tpg_0/inst/passthruStartX_read_reg_835_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.798%)  route 0.042ns (40.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.346ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.065ns (routing 0.504ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.568ns, distribution 0.640ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.065     1.176    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X19Y62         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y62         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.215 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[3]/Q
                         net (fo=3, routed)           0.027     1.242    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[7]_0[3]
    SLICE_X19Y62         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     1.265 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId[3]_i_1/O
                         net (fo=1, routed)           0.015     1.280    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId0[3]
    SLICE_X19Y62         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.208     1.346    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X19Y62         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.798%)  route 0.042ns (40.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.067ns (routing 0.504ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.568ns, distribution 0.643ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.067     1.178    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X16Y77         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y77         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.217 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange_reg[5]/Q
                         net (fo=3, routed)           0.027     1.243    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange_reg[7]_0[5]
    SLICE_X16Y77         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     1.266 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange[5]_i_1/O
                         net (fo=1, routed)           0.015     1.281    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange0[5]
    SLICE_X16Y77         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.211     1.349    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X16Y77         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.061ns (57.260%)  route 0.046ns (42.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.346ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.065ns (routing 0.504ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.568ns, distribution 0.640ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.065     1.176    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X14Y75         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.215 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange_reg[1]/Q
                         net (fo=3, routed)           0.030     1.244    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange_reg[7]_0[1]
    SLICE_X14Y75         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     1.266 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange[1]_i_1/O
                         net (fo=1, routed)           0.016     1.282    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange0[1]
    SLICE_X14Y75         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.208     1.346    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X14Y75         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.798%)  route 0.042ns (40.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.351ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.069ns (routing 0.504ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.568ns, distribution 0.645ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.069     1.180    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X19Y63         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.219 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[6]/Q
                         net (fo=3, routed)           0.027     1.245    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[7]_0[6]
    SLICE_X19Y63         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     1.268 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId[6]_i_1/O
                         net (fo=1, routed)           0.015     1.283    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId0[6]
    SLICE_X19Y63         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.213     1.351    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X19Y63         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_passthruEndY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/passthruEndY_read_reg_850_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.041ns (40.594%)  route 0.060ns (59.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.072ns (routing 0.504ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.568ns, distribution 0.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.072     1.183    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X14Y67         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_passthruEndY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.224 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_passthruEndY_reg[8]/Q
                         net (fo=3, routed)           0.060     1.284    design_1_i/v_tpg_0/inst/passthruEndY[8]
    SLICE_X14Y66         FDRE                                         r  design_1_i/v_tpg_0/inst/passthruEndY_read_reg_850_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.219     1.357    design_1_i/v_tpg_0/inst/ap_clk
    SLICE_X14Y66         FDRE                                         r  design_1_i/v_tpg_0/inst/passthruEndY_read_reg_850_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.110ns  (logic 0.060ns (54.703%)  route 0.050ns (45.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.346ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.064ns (routing 0.504ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.568ns, distribution 0.640ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.064     1.175    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X17Y77         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y77         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.213 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG_reg[4]/Q
                         net (fo=3, routed)           0.029     1.241    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG_reg[7]_0[4]
    SLICE_X17Y77         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     1.263 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG[4]_i_1/O
                         net (fo=1, routed)           0.021     1.284    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG0[4]
    SLICE_X17Y77         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.208     1.346    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X17Y77         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.061ns (58.271%)  route 0.044ns (41.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.351ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.069ns (routing 0.504ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.568ns, distribution 0.645ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.069     1.180    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X19Y63         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.219 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[7]/Q
                         net (fo=3, routed)           0.028     1.246    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[7]_0[7]
    SLICE_X19Y63         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     1.268 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId[7]_i_2/O
                         net (fo=1, routed)           0.016     1.284    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId0[7]
    SLICE_X19Y63         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.213     1.351    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X19Y63         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_1
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[0].IO_ODDR_inst/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.493ns  (logic 1.205ns (80.715%)  route 0.288ns (19.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.282ns (routing 0.989ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                      6.875     6.875 f  
    PS8_X0Y0             PS8                          0.000     6.875 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     7.053    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     7.082 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.282     9.364    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y115
                         OSERDESE3                                    f  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[0].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y115
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.518     9.882 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[0].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.288    10.170    hdmi_out_data_OBUF[0]
    T6                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.687    10.857 r  hdmi_out_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.857    hdmi_out_data[0]
    T6                                                                r  hdmi_out_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/HSYNC_ODDR_inst/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.528ns  (logic 1.242ns (81.283%)  route 0.286ns (18.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.247ns (routing 0.989ns, distribution 1.258ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                      6.875     6.875 f  
    PS8_X0Y0             PS8                          0.000     6.875 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     7.053    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     7.082 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.247     9.329    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y125
                         OSERDESE3                                    f  design_1_i/video_io_to_hdmi_0/U0/HSYNC_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y125
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.537     9.866 r  design_1_i/video_io_to_hdmi_0/U0/HSYNC_ODDR_inst/OQ
                         net (fo=1, routed)           0.286    10.152    hdmi_out_hsync_OBUF
    K4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.705    10.857 r  hdmi_out_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.857    hdmi_out_hsync
    K4                                                                r  hdmi_out_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[3].IO_ODDR_inst/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.500ns  (logic 1.212ns (80.801%)  route 0.288ns (19.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.255ns (routing 0.989ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                      6.875     6.875 f  
    PS8_X0Y0             PS8                          0.000     6.875 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     7.053    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     7.082 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.255     9.337    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y106
                         OSERDESE3                                    f  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[3].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y106
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.538     9.875 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[3].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.288    10.163    hdmi_out_data_OBUF[3]
    U9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.674    10.837 r  hdmi_out_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.837    hdmi_out_data[3]
    U9                                                                r  hdmi_out_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[6].IO_ODDR_inst/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.498ns  (logic 1.212ns (80.908%)  route 0.286ns (19.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.248ns (routing 0.989ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                      6.875     6.875 f  
    PS8_X0Y0             PS8                          0.000     6.875 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     7.053    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     7.082 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.248     9.330    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y112
                         OSERDESE3                                    f  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[6].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y112
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.537     9.867 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[6].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.286    10.153    hdmi_out_data_OBUF[6]
    R7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.675    10.828 r  hdmi_out_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.828    hdmi_out_data[6]
    R7                                                                r  hdmi_out_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[7].IO_ODDR_inst/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.499ns  (logic 1.213ns (80.921%)  route 0.286ns (19.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.244ns (routing 0.989ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                      6.875     6.875 f  
    PS8_X0Y0             PS8                          0.000     6.875 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     7.053    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     7.082 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.244     9.326    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y138
                         OSERDESE3                                    f  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[7].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y138
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.537     9.863 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[7].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.286    10.149    hdmi_out_data_OBUF[7]
    N9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.676    10.825 r  hdmi_out_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.825    hdmi_out_data[7]
    N9                                                                r  hdmi_out_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[11].IO_ODDR_inst/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.487ns  (logic 1.197ns (80.502%)  route 0.290ns (19.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.255ns (routing 0.989ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                      6.875     6.875 f  
    PS8_X0Y0             PS8                          0.000     6.875 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     7.053    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     7.082 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.255     9.337    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y108
                         OSERDESE3                                    f  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[11].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y108
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.524     9.861 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[11].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.290    10.151    hdmi_out_data_OBUF[11]
    U8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.673    10.824 r  hdmi_out_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.824    hdmi_out_data[11]
    U8                                                                r  hdmi_out_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[1].IO_ODDR_inst/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.476ns  (logic 1.190ns (80.630%)  route 0.286ns (19.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.257ns (routing 0.989ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                      6.875     6.875 f  
    PS8_X0Y0             PS8                          0.000     6.875 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     7.053    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     7.082 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.257     9.339    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y114
                         OSERDESE3                                    f  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[1].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y114
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.508     9.847 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[1].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.286    10.133    hdmi_out_data_OBUF[1]
    R6                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.682    10.815 r  hdmi_out_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.815    hdmi_out_data[1]
    R6                                                                r  hdmi_out_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/VSYNC_ODDR_inst/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.473ns  (logic 1.212ns (82.280%)  route 0.261ns (17.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.255ns (routing 0.989ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                      6.875     6.875 f  
    PS8_X0Y0             PS8                          0.000     6.875 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     7.053    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     7.082 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.255     9.337    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y126
                         OSERDESE3                                    f  design_1_i/video_io_to_hdmi_0/U0/VSYNC_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y126
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.507     9.844 r  design_1_i/video_io_to_hdmi_0/U0/VSYNC_ODDR_inst/OQ
                         net (fo=1, routed)           0.261    10.105    hdmi_out_vsync_OBUF
    K3                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.705    10.810 r  hdmi_out_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.810    hdmi_out_vsync
    K3                                                                r  hdmi_out_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[2].IO_ODDR_inst/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.452ns  (logic 1.169ns (80.506%)  route 0.283ns (19.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.256ns (routing 0.989ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                      6.875     6.875 f  
    PS8_X0Y0             PS8                          0.000     6.875 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     7.053    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     7.082 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.256     9.338    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y107
                         OSERDESE3                                    f  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[2].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y107
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.491     9.829 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[2].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.283    10.112    hdmi_out_data_OBUF[2]
    V9                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.678    10.790 r  hdmi_out_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.790    hdmi_out_data[2]
    V9                                                                r  hdmi_out_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[4].IO_ODDR_inst/CLK
                            (falling edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.443ns  (logic 1.182ns (81.909%)  route 0.261ns (18.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.256ns (routing 0.989ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                      6.875     6.875 f  
    PS8_X0Y0             PS8                          0.000     6.875 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     7.053    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     7.082 f  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        2.256     9.338    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y113
                         OSERDESE3                                    f  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[4].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y113
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.507     9.845 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[4].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.261    10.106    hdmi_out_data_OBUF[4]
    T7                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.675    10.781 r  hdmi_out_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.781    hdmi_out_data[4]
    T7                                                                r  hdmi_out_data[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/CLK_ODDR_inst/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.519ns (82.243%)  route 0.112ns (17.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.116ns (routing 0.504ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.116     1.227    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y131
                         OSERDESE3                                    r  design_1_i/video_io_to_hdmi_0/U0/CLK_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y131
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.201     1.428 r  design_1_i/video_io_to_hdmi_0/U0/CLK_ODDR_inst/OQ
                         net (fo=1, routed)           0.112     1.540    hdmi_out_clk_OBUF
    L6                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.318     1.858 r  hdmi_out_clk_OBUF_inst/O
                         net (fo=0)                   0.000     1.858    hdmi_out_clk
    L6                                                                r  hdmi_out_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[8].IO_ODDR_inst/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.520ns (82.272%)  route 0.112ns (17.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.118ns (routing 0.504ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.118     1.229    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y105
                         OSERDESE3                                    r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[8].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y105
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.201     1.430 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[8].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.112     1.542    hdmi_out_data_OBUF[8]
    Y8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.319     1.861 r  hdmi_out_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.861    hdmi_out_data[8]
    Y8                                                                r  hdmi_out_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[9].IO_ODDR_inst/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.528ns (82.630%)  route 0.111ns (17.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.117ns (routing 0.504ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.117     1.228    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y109
                         OSERDESE3                                    r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[9].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y109
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.215     1.443 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[9].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.111     1.554    hdmi_out_data_OBUF[9]
    V8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.313     1.867 r  hdmi_out_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.867    hdmi_out_data[9]
    V8                                                                r  hdmi_out_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[5].IO_ODDR_inst/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.638ns  (logic 0.530ns (83.084%)  route 0.108ns (16.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.123ns (routing 0.504ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.123     1.234    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y139
                         OSERDESE3                                    r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[5].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y139
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.217     1.451 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[5].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.108     1.559    hdmi_out_data_OBUF[5]
    N8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.313     1.872 r  hdmi_out_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.872    hdmi_out_data[5]
    N8                                                                r  hdmi_out_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[4].IO_ODDR_inst/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.529ns (83.044%)  route 0.108ns (16.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.504ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.125     1.236    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y113
                         OSERDESE3                                    r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[4].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y113
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.217     1.453 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[4].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.108     1.561    hdmi_out_data_OBUF[4]
    T7                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.312     1.873 r  hdmi_out_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.873    hdmi_out_data[4]
    T7                                                                r  hdmi_out_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[2].IO_ODDR_inst/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.534ns (82.791%)  route 0.111ns (17.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.125ns (routing 0.504ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.125     1.236    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y107
                         OSERDESE3                                    r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[2].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y107
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.219     1.455 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[2].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.111     1.566    hdmi_out_data_OBUF[2]
    V9                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.315     1.881 r  hdmi_out_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.881    hdmi_out_data[2]
    V9                                                                r  hdmi_out_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[7].IO_ODDR_inst/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.540ns (82.829%)  route 0.112ns (17.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.118ns (routing 0.504ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.118     1.229    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y138
                         OSERDESE3                                    r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[7].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y138
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.227     1.456 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[7].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.112     1.568    hdmi_out_data_OBUF[7]
    N9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.313     1.881 r  hdmi_out_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.881    hdmi_out_data[7]
    N9                                                                r  hdmi_out_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[6].IO_ODDR_inst/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.539ns (82.803%)  route 0.112ns (17.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.120ns (routing 0.504ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.120     1.231    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y112
                         OSERDESE3                                    r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[6].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y112
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.227     1.458 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[6].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.112     1.570    hdmi_out_data_OBUF[6]
    R7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.312     1.882 r  hdmi_out_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.882    hdmi_out_data[6]
    R7                                                                r  hdmi_out_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/DE_ODDR_inst/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_de
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.661ns  (logic 0.550ns (83.218%)  route 0.111ns (16.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.112ns (routing 0.504ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.112     1.223    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y130
                         OSERDESE3                                    r  design_1_i/video_io_to_hdmi_0/U0/DE_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y130
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.233     1.456 r  design_1_i/video_io_to_hdmi_0/U0/DE_ODDR_inst/OQ
                         net (fo=1, routed)           0.111     1.567    hdmi_out_de_OBUF
    L7                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.317     1.884 r  hdmi_out_de_OBUF_inst/O
                         net (fo=0)                   0.000     1.884    hdmi_out_de
    L7                                                                r  hdmi_out_de (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[1].IO_ODDR_inst/CLK
                            (rising edge-triggered cell OSERDESE3 clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Destination:            hdmi_out_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.535ns (82.426%)  route 0.114ns (17.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.126ns (routing 0.504ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.126     1.237    design_1_i/video_io_to_hdmi_0/U0/vid_io_in_clk
    BITSLICE_RX_TX_X0Y114
                         OSERDESE3                                    r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[1].IO_ODDR_inst/CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y114
                         OSERDESE3 (Prop_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_OQ)
                                                      0.215     1.452 r  design_1_i/video_io_to_hdmi_0/U0/gen_hdmi_io[1].IO_ODDR_inst/OQ
                         net (fo=1, routed)           0.114     1.566    hdmi_out_data_OBUF[1]
    R6                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.320     1.886 r  hdmi_out_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.886    hdmi_out_data[1]
    R6                                                                r  hdmi_out_data[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_1

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.024ns  (logic 2.700ns (53.747%)  route 2.324ns (46.253%))
  Logic Levels:           13  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.866ns (routing 0.896ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     0.092 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.092    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[4])
                                                      0.737     0.829 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     0.829    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<4>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.059     0.888 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     0.888    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<4>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.699     1.587 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     1.587    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     1.728 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.243     1.971    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_106
    SLICE_X24Y35         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.119 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36/O
                         net (fo=1, routed)           0.015     2.134    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36_n_5
    SLICE_X24Y35         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     2.332 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24/CO[7]
                         net (fo=1, routed)           0.028     2.360    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24_n_5
    SLICE_X24Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.383 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.028     2.411    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15_n_5
    SLICE_X24Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     2.540 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_8/O[6]
                         net (fo=6, routed)           1.010     3.550    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/sub_ln1356_fu_4050_p2[22]
    SLICE_X22Y42         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     3.684 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_27/O
                         net (fo=3, routed)           0.232     3.915    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_27_n_5
    SLICE_X21Y42         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     4.094 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_11/O
                         net (fo=3, routed)           0.366     4.461    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_29_0
    SLICE_X18Y41         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     4.559 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[7]_i_2/O
                         net (fo=1, routed)           0.343     4.902    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[7]_i_2_n_5
    SLICE_X14Y41         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     4.965 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[7]_i_1/O
                         net (fo=1, routed)           0.059     5.024    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100_n_6
    SLICE_X14Y41         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.866     2.033    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X14Y41         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.959ns  (logic 2.863ns (57.738%)  route 2.096ns (42.262%))
  Logic Levels:           13  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.861ns (routing 0.896ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     0.092 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.092    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[4])
                                                      0.737     0.829 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     0.829    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<4>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.059     0.888 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     0.888    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<4>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.699     1.587 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     1.587    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     1.728 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.243     1.971    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_106
    SLICE_X24Y35         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.119 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36/O
                         net (fo=1, routed)           0.015     2.134    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36_n_5
    SLICE_X24Y35         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     2.332 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24/CO[7]
                         net (fo=1, routed)           0.028     2.360    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24_n_5
    SLICE_X24Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.383 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.028     2.411    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15_n_5
    SLICE_X24Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     2.540 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_8/O[6]
                         net (fo=6, routed)           1.010     3.550    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/sub_ln1356_fu_4050_p2[22]
    SLICE_X22Y42         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     3.684 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_27/O
                         net (fo=3, routed)           0.165     3.848    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_27_n_5
    SLICE_X21Y42         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     4.022 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[6]_i_11/O
                         net (fo=2, routed)           0.343     4.366    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_601_v_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[6]_2
    SLICE_X17Y41         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     4.513 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_601_v_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[6]_i_4/O
                         net (fo=1, routed)           0.196     4.709    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_g_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[6]_0
    SLICE_X17Y41         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     4.891 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_g_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[6]_i_1/O
                         net (fo=1, routed)           0.068     4.959    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_g_U_n_6
    SLICE_X17Y41         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.861     2.028    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X17Y41         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.865ns  (logic 2.725ns (56.017%)  route 2.140ns (43.983%))
  Logic Levels:           13  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.863ns (routing 0.896ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     0.092 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.092    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[4])
                                                      0.737     0.829 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     0.829    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<4>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.059     0.888 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     0.888    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<4>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.699     1.587 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     1.587    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     1.728 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.243     1.971    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_106
    SLICE_X24Y35         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.119 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36/O
                         net (fo=1, routed)           0.015     2.134    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36_n_5
    SLICE_X24Y35         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     2.332 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24/CO[7]
                         net (fo=1, routed)           0.028     2.360    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24_n_5
    SLICE_X24Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.383 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.028     2.411    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15_n_5
    SLICE_X24Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     2.540 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_8/O[6]
                         net (fo=6, routed)           1.010     3.550    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/sub_ln1356_fu_4050_p2[22]
    SLICE_X22Y42         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     3.684 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_27/O
                         net (fo=3, routed)           0.232     3.915    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_27_n_5
    SLICE_X21Y42         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     4.094 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_11/O
                         net (fo=3, routed)           0.343     4.438    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_709_u_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[7]_0
    SLICE_X19Y38         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     4.586 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_709_u_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[7]_i_4/O
                         net (fo=1, routed)           0.164     4.750    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelYuv_u_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[7]_0
    SLICE_X17Y38         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.038     4.788 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelYuv_u_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[7]_i_1/O
                         net (fo=1, routed)           0.077     4.865    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelYuv_u_U_n_5
    SLICE_X17Y38         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.863     2.030    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X17Y38         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.785ns  (logic 2.661ns (55.616%)  route 2.124ns (44.384%))
  Logic Levels:           13  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.866ns (routing 0.896ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     0.092 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.092    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[4])
                                                      0.737     0.829 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     0.829    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<4>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.059     0.888 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     0.888    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<4>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.699     1.587 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     1.587    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     1.728 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.243     1.971    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_106
    SLICE_X24Y35         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.119 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36/O
                         net (fo=1, routed)           0.015     2.134    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36_n_5
    SLICE_X24Y35         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     2.332 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24/CO[7]
                         net (fo=1, routed)           0.028     2.360    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24_n_5
    SLICE_X24Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.383 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.028     2.411    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15_n_5
    SLICE_X24Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     2.540 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_8/O[6]
                         net (fo=6, routed)           1.010     3.550    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/sub_ln1356_fu_4050_p2[22]
    SLICE_X22Y42         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     3.684 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_27/O
                         net (fo=3, routed)           0.165     3.848    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_27_n_5
    SLICE_X21Y42         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     4.022 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[6]_i_11/O
                         net (fo=2, routed)           0.334     4.357    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/cmp2_i267_reg_1352_reg[0]_0
    SLICE_X17Y41         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     4.421 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[6]_i_2/O
                         net (fo=1, routed)           0.243     4.664    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[6]_i_2_n_5
    SLICE_X14Y41         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     4.727 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[6]_i_1/O
                         net (fo=1, routed)           0.058     4.785    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100_n_7
    SLICE_X14Y41         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.866     2.033    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X14Y41         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.751ns  (logic 2.703ns (56.898%)  route 2.048ns (43.102%))
  Logic Levels:           13  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.870ns (routing 0.896ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     0.092 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.092    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[4])
                                                      0.737     0.829 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     0.829    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<4>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.059     0.888 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     0.888    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<4>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.699     1.587 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     1.587    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     1.728 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.243     1.971    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_106
    SLICE_X24Y35         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.119 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36/O
                         net (fo=1, routed)           0.015     2.134    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36_n_5
    SLICE_X24Y35         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     2.332 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24/CO[7]
                         net (fo=1, routed)           0.028     2.360    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24_n_5
    SLICE_X24Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.383 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.028     2.411    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15_n_5
    SLICE_X24Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     2.540 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_8/O[6]
                         net (fo=6, routed)           1.010     3.550    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/sub_ln1356_fu_4050_p2[22]
    SLICE_X22Y42         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.134     3.684 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_27/O
                         net (fo=3, routed)           0.232     3.915    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_27_n_5
    SLICE_X21Y42         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     4.094 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_11/O
                         net (fo=3, routed)           0.184     4.279    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_709_y_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[7]_0
    SLICE_X19Y42         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     4.379 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_709_y_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_4/O
                         net (fo=1, routed)           0.250     4.629    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[7]
    SLICE_X15Y42         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     4.693 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_2/O
                         net (fo=1, routed)           0.058     4.751    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U_n_7
    SLICE_X15Y42         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.870     2.037    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X15Y42         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.714ns  (logic 2.698ns (57.237%)  route 2.016ns (42.762%))
  Logic Levels:           13  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.870ns (routing 0.896ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     0.092 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.092    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[4])
                                                      0.737     0.829 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     0.829    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<4>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.059     0.888 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     0.888    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<4>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.699     1.587 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     1.587    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     1.728 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.243     1.971    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_106
    SLICE_X24Y35         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.119 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36/O
                         net (fo=1, routed)           0.015     2.134    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36_n_5
    SLICE_X24Y35         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     2.332 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24/CO[7]
                         net (fo=1, routed)           0.028     2.360    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24_n_5
    SLICE_X24Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.383 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.028     2.411    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15_n_5
    SLICE_X24Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     2.515 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_8/O[3]
                         net (fo=7, routed)           0.765     3.280    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/sub_ln1356_fu_4050_p2[19]
    SLICE_X20Y38         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     3.476 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_28/O
                         net (fo=8, routed)           0.309     3.785    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_28_n_5
    SLICE_X21Y42         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     3.826 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[5]_i_9/O
                         net (fo=3, routed)           0.263     4.089    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_clk_0
    SLICE_X19Y42         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     4.202 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[5]_i_3/O
                         net (fo=1, routed)           0.308     4.510    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelYuv_y_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[5]
    SLICE_X16Y43         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     4.657 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelYuv_y_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[5]_i_1/O
                         net (fo=1, routed)           0.057     4.714    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelYuv_y_U_n_5
    SLICE_X16Y43         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.870     2.037    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X16Y43         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.705ns  (logic 2.730ns (58.021%)  route 1.975ns (41.979%))
  Logic Levels:           13  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.877ns (routing 0.896ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     0.092 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.092    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[4])
                                                      0.737     0.829 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     0.829    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<4>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.059     0.888 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     0.888    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<4>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.699     1.587 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     1.587    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     1.728 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.243     1.971    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_106
    SLICE_X24Y35         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.119 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36/O
                         net (fo=1, routed)           0.015     2.134    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36_n_5
    SLICE_X24Y35         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     2.332 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24/CO[7]
                         net (fo=1, routed)           0.028     2.360    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24_n_5
    SLICE_X24Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.383 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.028     2.411    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15_n_5
    SLICE_X24Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     2.515 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_8/O[3]
                         net (fo=7, routed)           0.765     3.280    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/sub_ln1356_fu_4050_p2[19]
    SLICE_X20Y38         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     3.476 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_28/O
                         net (fo=8, routed)           0.458     3.934    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_28_n_5
    SLICE_X21Y42         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     4.050 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[6]_i_13/O
                         net (fo=1, routed)           0.176     4.226    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[6]_2
    SLICE_X20Y43         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.117     4.343 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[6]_i_4/O
                         net (fo=1, routed)           0.204     4.547    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[6]_i_4_n_5
    SLICE_X16Y44         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     4.647 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[6]_i_1/O
                         net (fo=1, routed)           0.058     4.705    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U_n_8
    SLICE_X16Y44         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.877     2.044    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 2.795ns (59.536%)  route 1.900ns (40.464%))
  Logic Levels:           13  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.869ns (routing 0.896ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     0.092 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.092    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[4])
                                                      0.737     0.829 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     0.829    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<4>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.059     0.888 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     0.888    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<4>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.699     1.587 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     1.587    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     1.728 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.243     1.971    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_106
    SLICE_X24Y35         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.119 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36/O
                         net (fo=1, routed)           0.015     2.134    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36_n_5
    SLICE_X24Y35         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     2.332 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24/CO[7]
                         net (fo=1, routed)           0.028     2.360    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24_n_5
    SLICE_X24Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.383 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.028     2.411    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15_n_5
    SLICE_X24Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     2.515 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_8/O[3]
                         net (fo=7, routed)           0.765     3.280    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/sub_ln1356_fu_4050_p2[19]
    SLICE_X20Y38         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     3.476 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_28/O
                         net (fo=8, routed)           0.243     3.719    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_28_n_5
    SLICE_X22Y39         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     3.897 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[4]_i_9/O
                         net (fo=1, routed)           0.277     4.174    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_709_y_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[4]_0
    SLICE_X19Y42         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     4.353 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_709_y_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[4]_i_3/O
                         net (fo=1, routed)           0.233     4.586    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[4]
    SLICE_X17Y44         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     4.627 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[4]_i_1/O
                         net (fo=1, routed)           0.068     4.695    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U_n_9
    SLICE_X17Y44         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.869     2.036    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.661ns  (logic 2.833ns (60.781%)  route 1.828ns (39.219%))
  Logic Levels:           13  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.863ns (routing 0.896ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     0.092 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.092    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[4])
                                                      0.737     0.829 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     0.829    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<4>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.059     0.888 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     0.888    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<4>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.699     1.587 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     1.587    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     1.728 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.243     1.971    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_106
    SLICE_X24Y35         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.119 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36/O
                         net (fo=1, routed)           0.015     2.134    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36_n_5
    SLICE_X24Y35         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     2.332 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24/CO[7]
                         net (fo=1, routed)           0.028     2.360    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24_n_5
    SLICE_X24Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.383 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.028     2.411    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15_n_5
    SLICE_X24Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     2.515 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_8/O[3]
                         net (fo=7, routed)           0.765     3.280    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/sub_ln1356_fu_4050_p2[19]
    SLICE_X20Y38         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     3.476 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_28/O
                         net (fo=8, routed)           0.268     3.743    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_28_n_5
    SLICE_X20Y38         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.148     3.891 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[3]_i_9/O
                         net (fo=2, routed)           0.179     4.070    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/grnYuv_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[3]_1
    SLICE_X18Y39         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.114     4.184 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/grnYuv_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[3]_i_2/O
                         net (fo=1, routed)           0.244     4.428    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/grnYuv_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[3]_i_2_n_5
    SLICE_X16Y40         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     4.602 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/grnYuv_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[3]_i_1/O
                         net (fo=1, routed)           0.059     4.661    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/grnYuv_U_n_5
    SLICE_X16Y40         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.863     2.030    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X16Y40         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                            (internal pin)
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.589ns  (logic 2.616ns (57.005%)  route 1.973ns (42.995%))
  Logic Levels:           13  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT1=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.870ns (routing 0.896ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.B2_DATA<3>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[3]_B2B1[3])
                                                      0.092     0.092 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/B2B1[3]
                         net (fo=1, routed)           0.000     0.092    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.B2B1<3>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[3]_U[4])
                                                      0.737     0.829 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     0.829    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<4>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.059     0.888 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     0.888    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<4>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.699     1.587 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     1.587    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<4>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.141     1.728 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.243     1.971    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_106
    SLICE_X24Y35         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.119 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36/O
                         net (fo=1, routed)           0.015     2.134    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_36_n_5
    SLICE_X24Y35         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     2.332 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24/CO[7]
                         net (fo=1, routed)           0.028     2.360    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_24_n_5
    SLICE_X24Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.383 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15/CO[7]
                         net (fo=1, routed)           0.028     2.411    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_15_n_5
    SLICE_X24Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     2.515 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_i_8/O[3]
                         net (fo=7, routed)           0.765     3.280    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/sub_ln1356_fu_4050_p2[19]
    SLICE_X20Y38         LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     3.476 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_28/O
                         net (fo=8, routed)           0.309     3.785    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[7]_i_28_n_5
    SLICE_X21Y42         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     3.826 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[5]_i_9/O
                         net (fo=3, routed)           0.354     4.180    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_clk_0
    SLICE_X17Y40         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.115     4.295 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[5]_i_2/O
                         net (fo=1, routed)           0.172     4.467    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[5]_i_2_n_5
    SLICE_X15Y42         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     4.530 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[5]_i_1/O
                         net (fo=1, routed)           0.059     4.589    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100_n_8
    SLICE_X15Y42         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.870     2.037    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X15Y42         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.318ns (38.306%)  route 0.512ns (61.694%))
  Logic Levels:           8  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=3)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.225ns (routing 0.568ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[22])
                                                      0.075     0.095 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.095    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<22>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.012     0.107 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.107    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<22>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.113     0.220 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     0.220    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.030     0.250 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=7, routed)           0.301     0.551    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_88
    SLICE_X20Y38         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.014     0.565 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[3]_i_9/O
                         net (fo=2, routed)           0.105     0.670    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/cmp2_i267_reg_1352_reg[0]
    SLICE_X18Y41         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.040     0.710 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[3]_i_2/O
                         net (fo=1, routed)           0.090     0.800    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[3]_i_2_n_5
    SLICE_X15Y42         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.814 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[3]_i_1/O
                         net (fo=1, routed)           0.016     0.830    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100_n_9
    SLICE_X15Y42         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.225     1.363    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X15Y42         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.334ns (39.960%)  route 0.502ns (60.040%))
  Logic Levels:           8  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=3)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.221ns (routing 0.568ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[22])
                                                      0.075     0.095 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.095    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<22>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.012     0.107 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.107    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<22>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.113     0.220 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     0.220    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.030     0.250 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=7, routed)           0.333     0.583    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_88
    SLICE_X20Y42         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.035     0.618 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[3]_i_8/O
                         net (fo=1, routed)           0.074     0.692    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[3]_i_8_n_5
    SLICE_X18Y43         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     0.706 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[3]_i_4/O
                         net (fo=1, routed)           0.079     0.785    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelRgb_CEA_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[3]_1
    SLICE_X16Y43         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035     0.820 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelRgb_CEA_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[3]_i_1/O
                         net (fo=1, routed)           0.016     0.836    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelRgb_CEA_r_U_n_6
    SLICE_X16Y43         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.221     1.359    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X16Y43         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.328ns (39.211%)  route 0.508ns (60.789%))
  Logic Levels:           8  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=3)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.225ns (routing 0.568ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[21])
                                                      0.075     0.095 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     0.095    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<21>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.012     0.107 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     0.107    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<21>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.113     0.220 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     0.220    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<21>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.030     0.250 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[21]
                         net (fo=3, routed)           0.285     0.535    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_89
    SLICE_X20Y38         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     0.576 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[2]_i_9/O
                         net (fo=2, routed)           0.079     0.655    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_601_v_U/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[2]_2
    SLICE_X18Y39         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.023     0.678 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_601_v_U/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[2]_i_4/O
                         net (fo=1, routed)           0.128     0.806    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelRgb_CEA_b_U/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[2]_1
    SLICE_X16Y42         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.820 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelRgb_CEA_b_U/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[2]_i_1/O
                         net (fo=1, routed)           0.016     0.836    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelRgb_CEA_b_U_n_7
    SLICE_X16Y42         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.225     1.363    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X16Y42         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.375ns (44.178%)  route 0.474ns (55.822%))
  Logic Levels:           8  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=3)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.223ns (routing 0.568ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[22])
                                                      0.075     0.095 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.095    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<22>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.012     0.107 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.107    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<22>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.113     0.220 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     0.220    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.030     0.250 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=7, routed)           0.225     0.475    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_88
    SLICE_X22Y39         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     0.525 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[4]_i_9/O
                         net (fo=1, routed)           0.122     0.647    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_709_y_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[4]_0
    SLICE_X19Y42         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.060     0.707 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_709_y_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[4]_i_3/O
                         net (fo=1, routed)           0.106     0.813    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[4]
    SLICE_X17Y44         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.015     0.828 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[4]_i_1/O
                         net (fo=1, routed)           0.021     0.849    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U_n_9
    SLICE_X17Y44         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.223     1.361    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.334ns (39.316%)  route 0.516ns (60.684%))
  Logic Levels:           8  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=3)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.225ns (routing 0.568ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[22])
                                                      0.075     0.095 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.095    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<22>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.012     0.107 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.107    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<22>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.113     0.220 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     0.220    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.030     0.250 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=7, routed)           0.333     0.583    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_88
    SLICE_X20Y42         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     0.597 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[4]_i_10/O
                         net (fo=2, routed)           0.117     0.714    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_709_v_U/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[4]_8
    SLICE_X17Y43         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.035     0.749 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_709_v_U/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[4]_i_3/O
                         net (fo=1, routed)           0.049     0.798    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_709_v_U/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[4]_i_3_n_5
    SLICE_X16Y43         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.035     0.833 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_709_v_U/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[4]_i_1/O
                         net (fo=1, routed)           0.017     0.850    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelYuv_709_v_U_n_5
    SLICE_X16Y43         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.225     1.363    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X16Y43         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.323ns (38.018%)  route 0.527ns (61.982%))
  Logic Levels:           7  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=2)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.231ns (routing 0.568ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[19])
                                                      0.075     0.095 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     0.095    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<19>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[19]_U_DATA[19])
                                                      0.012     0.107 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[19]
                         net (fo=1, routed)           0.000     0.107    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<19>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[19]_ALU_OUT[19])
                                                      0.113     0.220 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     0.220    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<19>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.030     0.250 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[19]
                         net (fo=3, routed)           0.359     0.609    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_91
    SLICE_X20Y39         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     0.623 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_4/O
                         net (fo=1, routed)           0.151     0.774    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]_1
    SLICE_X16Y44         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.059     0.833 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[0]_i_1/O
                         net (fo=1, routed)           0.017     0.850    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U_n_11
    SLICE_X16Y44         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.231     1.369    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X16Y44         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.350ns (41.151%)  route 0.501ns (58.849%))
  Logic Levels:           8  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=3)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.225ns (routing 0.568ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[22])
                                                      0.075     0.095 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.095    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<22>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.012     0.107 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.107    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<22>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.113     0.220 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     0.220    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.030     0.250 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=7, routed)           0.333     0.583    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_88
    SLICE_X20Y42         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     0.597 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[4]_i_10/O
                         net (fo=2, routed)           0.060     0.657    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/redYuv_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[4]_0
    SLICE_X18Y42         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.050     0.707 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/redYuv_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[4]_i_2/O
                         net (fo=1, routed)           0.093     0.800    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/redYuv_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[4]_i_2_n_5
    SLICE_X15Y42         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     0.836 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/redYuv_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[4]_i_1/O
                         net (fo=1, routed)           0.015     0.851    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/redYuv_U_n_5
    SLICE_X15Y42         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.225     1.363    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X15Y42         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.358ns (41.182%)  route 0.511ns (58.818%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.229ns (routing 0.568ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[20])
                                                      0.075     0.095 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000     0.095    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<20>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.012     0.107 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000     0.107    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<20>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.113     0.220 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     0.220    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<20>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.030     0.250 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[20]
                         net (fo=3, routed)           0.286     0.536    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_90
    SLICE_X20Y38         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.049     0.585 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[1]_i_12/O
                         net (fo=2, routed)           0.110     0.694    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelRgb_CEA_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[1]_i_2_1
    SLICE_X19Y43         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     0.729 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelRgb_CEA_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[1]_i_5/O
                         net (fo=1, routed)           0.008     0.737    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[1]_1
    SLICE_X19Y43         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.010     0.747 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[1]_i_2/O
                         net (fo=1, routed)           0.084     0.831    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[1]_i_2_n_5
    SLICE_X18Y44         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     0.845 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U/ap_phi_reg_pp0_iter9_outpix_39_reg_1574[1]_i_1/O
                         net (fo=1, routed)           0.024     0.869    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/tpgBarSelRgb_r_U_n_10
    SLICE_X18Y44         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.229     1.367    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X18Y44         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_39_reg_1574_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.364ns (41.644%)  route 0.510ns (58.356%))
  Logic Levels:           8  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=3)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.220ns (routing 0.568ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[22])
                                                      0.075     0.095 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[22]
                         net (fo=1, routed)           0.000     0.095    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<22>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[22]_U_DATA[22])
                                                      0.012     0.107 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[22]
                         net (fo=1, routed)           0.000     0.107    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<22>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[22]_ALU_OUT[22])
                                                      0.113     0.220 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[22]
                         net (fo=1, routed)           0.000     0.220    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<22>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[22]_P[22])
                                                      0.030     0.250 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[22]
                         net (fo=7, routed)           0.301     0.551    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_88
    SLICE_X20Y38         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.014     0.565 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[3]_i_9/O
                         net (fo=2, routed)           0.080     0.645    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/grnYuv_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[3]_1
    SLICE_X18Y39         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.041     0.686 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/grnYuv_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[3]_i_2/O
                         net (fo=1, routed)           0.112     0.798    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/grnYuv_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[3]_i_2_n_5
    SLICE_X16Y40         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     0.857 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/grnYuv_U/ap_phi_reg_pp0_iter9_outpix_40_reg_1486[3]_i_1/O
                         net (fo=1, routed)           0.017     0.874    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/grnYuv_U_n_5
    SLICE_X16Y40         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.220     1.358    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X16Y40         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_40_reg_1486_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@6.875ns period=13.750ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.357ns (40.818%)  route 0.518ns (59.182%))
  Logic Levels:           8  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT6=3)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.224ns (routing 0.568ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y14        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X6Y14        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.020     0.020 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.020    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X6Y14        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[20])
                                                      0.075     0.095 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER_INST/U[20]
                         net (fo=1, routed)           0.000     0.095    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_MULTIPLIER.U<20>
    DSP48E2_X6Y14        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[20]_U_DATA[20])
                                                      0.012     0.107 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA_INST/U_DATA[20]
                         net (fo=1, routed)           0.000     0.107    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_M_DATA.U_DATA<20>
    DSP48E2_X6Y14        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[20]_ALU_OUT[20])
                                                      0.113     0.220 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     0.220    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_ALU.ALU_OUT<20>
    DSP48E2_X6Y14        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.030     0.250 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product/DSP_OUTPUT_INST/P[20]
                         net (fo=3, routed)           0.266     0.516    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/tmp_product_n_90
    SLICE_X20Y38         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.050     0.566 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[1]_i_11/O
                         net (fo=1, routed)           0.072     0.638    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[1]_i_11_n_5
    SLICE_X19Y39         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     0.660 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/mul_20s_9ns_28_1_1_U100/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[1]_i_5/O
                         net (fo=1, routed)           0.154     0.814    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelRgb_CEA_b_U/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[1]_1
    SLICE_X18Y43         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     0.849 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelRgb_CEA_b_U/ap_phi_reg_pp0_iter9_outpix_41_reg_1407[1]_i_1/O
                         net (fo=1, routed)           0.026     0.875    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/DPtpgBarSelRgb_CEA_b_U_n_8
    SLICE_X18Y43         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y92        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6642, routed)        1.224     1.362    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_clk
    SLICE_X18Y43         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_501/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_528/ap_phi_reg_pp0_iter9_outpix_41_reg_1407_reg[1]/C





