/**
 *
 * @file NVIC_RegisterDefines_Set3_ICER.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 21 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 21 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET3_NVIC_REGISTERDEFINES_SET3_ICER_H_
#define XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET3_NVIC_REGISTERDEFINES_SET3_ICER_H_

#include <xUtils/Standard/Standard.h>

/********************************************************************************************/
/************************************* ICER3 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ICER3_R_NVIC_WTIMER1A_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_R_NVIC_WTIMER1A_BIT    (0UL)
#define NVIC_ICER3_R_NVIC_WTIMER1A_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_WTIMER1A_ENA    ((uint32_t) 0x00000001UL)

#define NVIC_ICER3_NVIC_WTIMER1A_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_WTIMER1A_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_WTIMER1A_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_WTIMER1B_MASK    ((uint32_t) 0x00000002UL)
#define NVIC_ICER3_R_NVIC_WTIMER1B_BIT    (1UL)
#define NVIC_ICER3_R_NVIC_WTIMER1B_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_WTIMER1B_ENA    ((uint32_t) 0x00000002UL)

#define NVIC_ICER3_NVIC_WTIMER1B_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_WTIMER1B_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_WTIMER1B_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_WTIMER2A_MASK    ((uint32_t) 0x00000004UL)
#define NVIC_ICER3_R_NVIC_WTIMER2A_BIT    (2UL)
#define NVIC_ICER3_R_NVIC_WTIMER2A_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_WTIMER2A_ENA    ((uint32_t) 0x00000004UL)

#define NVIC_ICER3_NVIC_WTIMER2A_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_WTIMER2A_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_WTIMER2A_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_WTIMER2B_MASK    ((uint32_t) 0x00000008UL)
#define NVIC_ICER3_R_NVIC_WTIMER2B_BIT    (3UL)
#define NVIC_ICER3_R_NVIC_WTIMER2B_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_WTIMER2B_ENA    ((uint32_t) 0x00000008UL)

#define NVIC_ICER3_NVIC_WTIMER2B_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_WTIMER2B_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_WTIMER2B_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_WTIMER3A_MASK    ((uint32_t) 0x00000010UL)
#define NVIC_ICER3_R_NVIC_WTIMER3A_BIT    (4UL)
#define NVIC_ICER3_R_NVIC_WTIMER3A_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_WTIMER3A_ENA    ((uint32_t) 0x00000010UL)

#define NVIC_ICER3_NVIC_WTIMER3A_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_WTIMER3A_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_WTIMER3A_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_WTIMER3B_MASK    ((uint32_t) 0x00000020UL)
#define NVIC_ICER3_R_NVIC_WTIMER3B_BIT    (5UL)
#define NVIC_ICER3_R_NVIC_WTIMER3B_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_WTIMER3B_ENA    ((uint32_t) 0x00000020UL)

#define NVIC_ICER3_NVIC_WTIMER3B_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_WTIMER3B_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_WTIMER3B_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_WTIMER4A_MASK    ((uint32_t) 0x00000040UL)
#define NVIC_ICER3_R_NVIC_WTIMER4A_BIT    (6UL)
#define NVIC_ICER3_R_NVIC_WTIMER4A_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_WTIMER4A_ENA    ((uint32_t) 0x00000040UL)

#define NVIC_ICER3_NVIC_WTIMER4A_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_WTIMER4A_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_WTIMER4A_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_WTIMER4B_MASK    ((uint32_t) 0x00000080UL)
#define NVIC_ICER3_R_NVIC_WTIMER4B_BIT    (7UL)
#define NVIC_ICER3_R_NVIC_WTIMER4B_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_WTIMER4B_ENA    ((uint32_t) 0x00000080UL)

#define NVIC_ICER3_NVIC_WTIMER4B_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_WTIMER4B_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_WTIMER4B_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_WTIMER5A_MASK    ((uint32_t) 0x00000100UL)
#define NVIC_ICER3_R_NVIC_WTIMER5A_BIT    (8UL)
#define NVIC_ICER3_R_NVIC_WTIMER5A_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_WTIMER5A_ENA    ((uint32_t) 0x00000100UL)

#define NVIC_ICER3_NVIC_WTIMER5A_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_WTIMER5A_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_WTIMER5A_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_WTIMER5B_MASK    ((uint32_t) 0x00000200UL)
#define NVIC_ICER3_R_NVIC_WTIMER5B_BIT    (9UL)
#define NVIC_ICER3_R_NVIC_WTIMER5B_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_WTIMER5B_ENA    ((uint32_t) 0x00000200UL)

#define NVIC_ICER3_NVIC_WTIMER5B_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_WTIMER5B_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_WTIMER5B_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_SYSEXC_MASK    ((uint32_t) 0x00000400UL)
#define NVIC_ICER3_R_NVIC_SYSEXC_BIT    (10UL)
#define NVIC_ICER3_R_NVIC_SYSEXC_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_SYSEXC_ENA    ((uint32_t) 0x00000400UL)

#define NVIC_ICER3_NVIC_SYSEXC_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_SYSEXC_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_SYSEXC_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES123_MASK    ((uint32_t) 0x00000800UL)
#define NVIC_ICER3_R_NVIC_RES123_BIT    (11UL)
#define NVIC_ICER3_R_NVIC_RES123_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_RES123_ENA    ((uint32_t) 0x00000800UL)

#define NVIC_ICER3_NVIC_RES123_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_RES123_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_RES123_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES124_MASK    ((uint32_t) 0x00001000UL)
#define NVIC_ICER3_R_NVIC_RES124_BIT    (12UL)
#define NVIC_ICER3_R_NVIC_RES124_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_RES124_ENA    ((uint32_t) 0x00001000UL)

#define NVIC_ICER3_NVIC_RES124_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_RES124_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_RES124_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES125_MASK    ((uint32_t) 0x00002000UL)
#define NVIC_ICER3_R_NVIC_RES125_BIT    (13UL)
#define NVIC_ICER3_R_NVIC_RES125_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_RES125_ENA    ((uint32_t) 0x00002000UL)

#define NVIC_ICER3_NVIC_RES125_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_RES125_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_RES125_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES126_MASK    ((uint32_t) 0x00004000UL)
#define NVIC_ICER3_R_NVIC_RES126_BIT    (14UL)
#define NVIC_ICER3_R_NVIC_RES126_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_RES126_ENA    ((uint32_t) 0x00004000UL)

#define NVIC_ICER3_NVIC_RES126_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_RES126_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_RES126_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES127_MASK    ((uint32_t) 0x00008000UL)
#define NVIC_ICER3_R_NVIC_RES127_BIT    (15UL)
#define NVIC_ICER3_R_NVIC_RES127_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_RES127_ENA    ((uint32_t) 0x00008000UL)

#define NVIC_ICER3_NVIC_RES127_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_RES127_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_RES127_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES128_MASK    ((uint32_t) 0x00010000UL)
#define NVIC_ICER3_R_NVIC_RES128_BIT    (16UL)
#define NVIC_ICER3_R_NVIC_RES128_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_RES128_ENA    ((uint32_t) 0x00010000UL)

#define NVIC_ICER3_NVIC_RES128_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_RES128_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_RES128_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES129_MASK    ((uint32_t) 0x00020000UL)
#define NVIC_ICER3_R_NVIC_RES129_BIT    (17UL)
#define NVIC_ICER3_R_NVIC_RES129_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_RES129_ENA    ((uint32_t) 0x00020000UL)

#define NVIC_ICER3_NVIC_RES129_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_RES129_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_RES129_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES130_MASK    ((uint32_t) 0x00040000UL)
#define NVIC_ICER3_R_NVIC_RES130_BIT    (18UL)
#define NVIC_ICER3_R_NVIC_RES130_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_RES130_ENA    ((uint32_t) 0x00040000UL)

#define NVIC_ICER3_NVIC_RES130_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_RES130_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_RES130_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES131_MASK    ((uint32_t) 0x00080000UL)
#define NVIC_ICER3_R_NVIC_RES131_BIT    (19UL)
#define NVIC_ICER3_R_NVIC_RES131_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_RES131_ENA    ((uint32_t) 0x00080000UL)

#define NVIC_ICER3_NVIC_RES131_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_RES131_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_RES131_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES132_MASK    ((uint32_t) 0x00100000UL)
#define NVIC_ICER3_R_NVIC_RES132_BIT    (20UL)
#define NVIC_ICER3_R_NVIC_RES132_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_RES132_ENA    ((uint32_t) 0x00100000UL)

#define NVIC_ICER3_NVIC_RES132_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_RES132_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_RES132_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES133_MASK    ((uint32_t) 0x00200000UL)
#define NVIC_ICER3_R_NVIC_RES133_BIT    (21UL)
#define NVIC_ICER3_R_NVIC_RES133_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_RES133_ENA    ((uint32_t) 0x00200000UL)

#define NVIC_ICER3_NVIC_RES133_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_RES133_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_RES133_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES134_MASK    ((uint32_t) 0x00400000UL)
#define NVIC_ICER3_R_NVIC_RES134_BIT    (22UL)
#define NVIC_ICER3_R_NVIC_RES134_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_RES134_ENA    ((uint32_t) 0x00400000UL)

#define NVIC_ICER3_NVIC_RES134_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_RES134_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_RES134_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES135_MASK    ((uint32_t) 0x00800000UL)
#define NVIC_ICER3_R_NVIC_RES135_BIT    (23UL)
#define NVIC_ICER3_R_NVIC_RES135_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_RES135_ENA    ((uint32_t) 0x00800000UL)

#define NVIC_ICER3_NVIC_RES135_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_RES135_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_RES135_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES136_MASK    ((uint32_t) 0x01000000UL)
#define NVIC_ICER3_R_NVIC_RES136_BIT    (24UL)
#define NVIC_ICER3_R_NVIC_RES136_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_RES136_ENA    ((uint32_t) 0x01000000UL)

#define NVIC_ICER3_NVIC_RES136_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_RES136_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_RES136_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES137_MASK    ((uint32_t) 0x02000000UL)
#define NVIC_ICER3_R_NVIC_RES137_BIT    (25UL)
#define NVIC_ICER3_R_NVIC_RES137_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_RES137_ENA    ((uint32_t) 0x02000000UL)

#define NVIC_ICER3_NVIC_RES137_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_RES137_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_RES137_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES138_MASK    ((uint32_t) 0x04000000UL)
#define NVIC_ICER3_R_NVIC_RES138_BIT    (26UL)
#define NVIC_ICER3_R_NVIC_RES138_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_RES138_ENA    ((uint32_t) 0x04000000UL)

#define NVIC_ICER3_NVIC_RES138_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_RES138_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_RES138_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES139_MASK    ((uint32_t) 0x08000000UL)
#define NVIC_ICER3_R_NVIC_RES139_BIT    (27UL)
#define NVIC_ICER3_R_NVIC_RES139_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_RES139_ENA    ((uint32_t) 0x08000000UL)

#define NVIC_ICER3_NVIC_RES139_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_RES139_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_RES139_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES140_MASK    ((uint32_t) 0x10000000UL)
#define NVIC_ICER3_R_NVIC_RES140_BIT    (28UL)
#define NVIC_ICER3_R_NVIC_RES140_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_RES140_ENA    ((uint32_t) 0x10000000UL)

#define NVIC_ICER3_NVIC_RES140_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_RES140_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_RES140_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES141_MASK    ((uint32_t) 0x20000000UL)
#define NVIC_ICER3_R_NVIC_RES141_BIT    (29UL)
#define NVIC_ICER3_R_NVIC_RES141_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_RES141_ENA    ((uint32_t) 0x20000000UL)

#define NVIC_ICER3_NVIC_RES141_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_RES141_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_RES141_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES142_MASK    ((uint32_t) 0x40000000UL)
#define NVIC_ICER3_R_NVIC_RES142_BIT    (30UL)
#define NVIC_ICER3_R_NVIC_RES142_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_RES142_ENA    ((uint32_t) 0x40000000UL)

#define NVIC_ICER3_NVIC_RES142_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_RES142_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_RES142_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ICER3_R_NVIC_RES143_MASK    ((uint32_t) 0x80000000UL)
#define NVIC_ICER3_R_NVIC_RES143_BIT    (31UL)
#define NVIC_ICER3_R_NVIC_RES143_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_R_NVIC_RES143_ENA    ((uint32_t) 0x80000000UL)

#define NVIC_ICER3_NVIC_RES143_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ICER3_NVIC_RES143_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ICER3_NVIC_RES143_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET3_NVIC_REGISTERDEFINES_SET3_ICER_H_ */
