
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.12

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.37 source latency state[0]$_DFFE_PN0P_/CLK ^
  -0.38 target latency wb_adr_o[21]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wb_dat_o[3]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.02    0.17    0.62    0.82 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net250 (net)
                  0.17    0.00    0.82 ^ hold1/A (sky130_fd_sc_hd__buf_16)
   112    0.55    0.56    0.49    1.31 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.56    0.00    1.31 ^ wb_dat_o[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.31   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    17    0.06    0.11    0.20    0.38 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2__leaf_clk (net)
                  0.11    0.00    0.38 ^ wb_dat_o[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.38   clock reconvergence pessimism
                          0.48    0.85   library removal time
                                  0.85   data required time
-----------------------------------------------------------------------------
                                  0.85   data required time
                                 -1.31   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: wb_dat_i[2] (input port clocked by core_clock)
Endpoint: read_data[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ wb_dat_i[2] (in)
                                         wb_dat_i[2] (net)
                  0.00    0.00    0.20 ^ input61/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.06    0.26 ^ input61/X (sky130_fd_sc_hd__clkbuf_1)
                                         net62 (net)
                  0.04    0.00    0.26 ^ _307_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.37 ^ _307_/X (sky130_fd_sc_hd__mux2_1)
                                         _022_ (net)
                  0.04    0.00    0.37 ^ read_data[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.37   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_7__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    18    0.06    0.11    0.20    0.38 ^ clkbuf_3_7__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_7__leaf_clk (net)
                  0.11    0.00    0.38 ^ read_data[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.38   clock reconvergence pessimism
                         -0.03    0.35   library hold time
                                  0.35   data required time
-----------------------------------------------------------------------------
                                  0.35   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wb_adr_o[27]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.02    0.17    0.62    0.82 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net250 (net)
                  0.17    0.00    0.82 ^ hold1/A (sky130_fd_sc_hd__buf_16)
   112    0.55    0.56    0.49    1.31 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.56    0.02    1.33 ^ wb_adr_o[27]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.33   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    5.17 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.05    0.10    0.20    5.37 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4__leaf_clk (net)
                  0.10    0.00    5.37 ^ wb_adr_o[27]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.37   clock reconvergence pessimism
                          0.11    5.48   library recovery time
                                  5.48   data required time
-----------------------------------------------------------------------------
                                  5.48   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  4.16   slack (MET)


Startpoint: state[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.05    0.10    0.20    0.37 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1__leaf_clk (net)
                  0.10    0.00    0.37 ^ state[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     5    0.02    0.18    0.44    0.81 ^ state[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state[1] (net)
                  0.18    0.00    0.81 ^ _279_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.07    0.09    0.90 v _279_/Y (sky130_fd_sc_hd__inv_1)
                                         _252_ (net)
                  0.07    0.00    0.90 v _527_/B (sky130_fd_sc_hd__ha_1)
     2    0.01    0.07    0.30    1.20 ^ _527_/SUM (sky130_fd_sc_hd__ha_1)
                                         _254_ (net)
                  0.07    0.00    1.20 ^ _272_/D_N (sky130_fd_sc_hd__nor4b_1)
     3    0.01    0.57    0.47    1.67 ^ _272_/Y (sky130_fd_sc_hd__nor4b_1)
                                         _112_ (net)
                  0.57    0.00    1.67 ^ _354_/B1_N (sky130_fd_sc_hd__o21bai_1)
     3    0.01    0.24    0.25    1.91 ^ _354_/Y (sky130_fd_sc_hd__o21bai_1)
                                         _151_ (net)
                  0.24    0.00    1.91 ^ _359_/A_N (sky130_fd_sc_hd__nand2b_1)
     1    0.00    0.05    0.14    2.05 ^ _359_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _155_ (net)
                  0.05    0.00    2.05 ^ _361_/A2 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.08    0.08    2.13 v _361_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _039_ (net)
                  0.08    0.00    2.13 v state[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.13   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    5.17 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.05    0.10    0.20    5.37 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1__leaf_clk (net)
                  0.10    0.00    5.37 ^ state[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.37   clock reconvergence pessimism
                         -0.12    5.25   library setup time
                                  5.25   data required time
-----------------------------------------------------------------------------
                                  5.25   data required time
                                 -2.13   data arrival time
-----------------------------------------------------------------------------
                                  3.12   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: wb_adr_o[27]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.02    0.17    0.62    0.82 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net250 (net)
                  0.17    0.00    0.82 ^ hold1/A (sky130_fd_sc_hd__buf_16)
   112    0.55    0.56    0.49    1.31 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.56    0.02    1.33 ^ wb_adr_o[27]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.33   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    5.17 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.05    0.10    0.20    5.37 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4__leaf_clk (net)
                  0.10    0.00    5.37 ^ wb_adr_o[27]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.37   clock reconvergence pessimism
                          0.11    5.48   library recovery time
                                  5.48   data required time
-----------------------------------------------------------------------------
                                  5.48   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  4.16   slack (MET)


Startpoint: state[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.05    0.10    0.20    0.37 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1__leaf_clk (net)
                  0.10    0.00    0.37 ^ state[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     5    0.02    0.18    0.44    0.81 ^ state[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state[1] (net)
                  0.18    0.00    0.81 ^ _279_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.07    0.09    0.90 v _279_/Y (sky130_fd_sc_hd__inv_1)
                                         _252_ (net)
                  0.07    0.00    0.90 v _527_/B (sky130_fd_sc_hd__ha_1)
     2    0.01    0.07    0.30    1.20 ^ _527_/SUM (sky130_fd_sc_hd__ha_1)
                                         _254_ (net)
                  0.07    0.00    1.20 ^ _272_/D_N (sky130_fd_sc_hd__nor4b_1)
     3    0.01    0.57    0.47    1.67 ^ _272_/Y (sky130_fd_sc_hd__nor4b_1)
                                         _112_ (net)
                  0.57    0.00    1.67 ^ _354_/B1_N (sky130_fd_sc_hd__o21bai_1)
     3    0.01    0.24    0.25    1.91 ^ _354_/Y (sky130_fd_sc_hd__o21bai_1)
                                         _151_ (net)
                  0.24    0.00    1.91 ^ _359_/A_N (sky130_fd_sc_hd__nand2b_1)
     1    0.00    0.05    0.14    2.05 ^ _359_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _155_ (net)
                  0.05    0.00    2.05 ^ _361_/A2 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.08    0.08    2.13 v _361_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _039_ (net)
                  0.08    0.00    2.13 v state[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.13   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.12    0.17    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    5.17 ^ clkbuf_3_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    11    0.05    0.10    0.20    5.37 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_1__leaf_clk (net)
                  0.10    0.00    5.37 ^ state[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.37   clock reconvergence pessimism
                         -0.12    5.25   library setup time
                                  5.25   data required time
-----------------------------------------------------------------------------
                                  5.25   data required time
                                 -2.13   data arrival time
-----------------------------------------------------------------------------
                                  3.12   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.9121901392936707

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.479159951210022

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6167

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.022834327071905136

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.03388400003314018

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6739

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.20    0.37 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.37 ^ state[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.44    0.81 ^ state[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.09    0.90 v _279_/Y (sky130_fd_sc_hd__inv_1)
   0.30    1.20 ^ _527_/SUM (sky130_fd_sc_hd__ha_1)
   0.47    1.67 ^ _272_/Y (sky130_fd_sc_hd__nor4b_1)
   0.25    1.91 ^ _354_/Y (sky130_fd_sc_hd__o21bai_1)
   0.14    2.05 ^ _359_/Y (sky130_fd_sc_hd__nand2b_1)
   0.08    2.13 v _361_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    2.13 v state[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           2.13   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.17    5.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.20    5.37 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.37 ^ state[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.37   clock reconvergence pessimism
  -0.12    5.25   library setup time
           5.25   data required time
---------------------------------------------------------
           5.25   data required time
          -2.13   data arrival time
---------------------------------------------------------
           3.12   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: wb_adr_o[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wb_adr_o[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.20    0.37 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.37 ^ wb_adr_o[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.36    0.72 ^ wb_adr_o[6]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.05    0.77 v _458_/Y (sky130_fd_sc_hd__nand2_1)
   0.06    0.83 ^ _459_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    0.83 ^ wb_adr_o[6]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.83   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.20    0.37 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.37 ^ wb_adr_o[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.37   clock reconvergence pessimism
  -0.03    0.34   library hold time
           0.34   data required time
---------------------------------------------------------
           0.34   data required time
          -0.83   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3703

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3758

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.1314

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.1175

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
146.265365

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.37e-03   2.63e-04   1.35e-09   1.64e-03  47.9%
Combinational          6.36e-04   5.81e-04   1.24e-09   1.22e-03  35.6%
Clock                  2.50e-04   3.15e-04   1.00e-10   5.65e-04  16.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.26e-03   1.16e-03   2.69e-09   3.42e-03 100.0%
                          66.1%      33.9%       0.0%
