<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p698" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_698{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_698{left:648px;bottom:48px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t3_698{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_698{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_698{left:96px;bottom:1038px;letter-spacing:0.11px;}
#t6_698{left:147px;bottom:1038px;letter-spacing:0.16px;}
#t7_698{left:96px;bottom:1002px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t8_698{left:343px;bottom:1001px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t9_698{left:443px;bottom:1001px;letter-spacing:0.16px;}
#ta_698{left:485px;bottom:1001px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tb_698{left:96px;bottom:980px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tc_698{left:96px;bottom:958px;letter-spacing:0.13px;word-spacing:-0.49px;}
#td_698{left:96px;bottom:937px;letter-spacing:0.15px;}
#te_698{left:96px;bottom:906px;}
#tf_698{left:124px;bottom:906px;letter-spacing:0.14px;word-spacing:7.43px;}
#tg_698{left:291px;bottom:906px;letter-spacing:0.15px;word-spacing:7.43px;}
#th_698{left:124px;bottom:885px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ti_698{left:96px;bottom:857px;}
#tj_698{left:124px;bottom:857px;letter-spacing:0.14px;word-spacing:0.74px;}
#tk_698{left:306px;bottom:857px;letter-spacing:0.12px;word-spacing:0.76px;}
#tl_698{left:124px;bottom:836px;letter-spacing:0.12px;word-spacing:-0.21px;}
#tm_698{left:124px;bottom:815px;letter-spacing:0.13px;word-spacing:0.65px;}
#tn_698{left:124px;bottom:793px;letter-spacing:0.12px;word-spacing:0.09px;}
#to_698{left:124px;bottom:772px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tp_698{left:96px;bottom:735px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tq_698{left:363px;bottom:735px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tr_698{left:96px;bottom:713px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ts_698{left:96px;bottom:692px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tt_698{left:96px;bottom:661px;letter-spacing:0.13px;}
#tu_698{left:124px;bottom:661px;letter-spacing:0.09px;word-spacing:0.03px;}
#tv_698{left:96px;bottom:631px;letter-spacing:0.13px;}
#tw_698{left:124px;bottom:631px;letter-spacing:0.06px;word-spacing:0.07px;}
#tx_698{left:96px;bottom:596px;letter-spacing:0.12px;word-spacing:-0.46px;}
#ty_698{left:96px;bottom:574px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tz_698{left:96px;bottom:539px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t10_698{left:96px;bottom:518px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t11_698{left:96px;bottom:496px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t12_698{left:96px;bottom:461px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t13_698{left:96px;bottom:440px;letter-spacing:0.08px;word-spacing:-0.42px;}
#t14_698{left:96px;bottom:400px;letter-spacing:0.11px;}
#t15_698{left:147px;bottom:400px;letter-spacing:0.16px;word-spacing:-0.03px;}
#t16_698{left:96px;bottom:365px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t17_698{left:96px;bottom:344px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t18_698{left:96px;bottom:322px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t19_698{left:96px;bottom:301px;letter-spacing:0.11px;word-spacing:-0.36px;}
#t1a_698{left:96px;bottom:266px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1b_698{left:96px;bottom:244px;letter-spacing:0.11px;word-spacing:-0.65px;}
#t1c_698{left:96px;bottom:223px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t1d_698{left:96px;bottom:201px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t1e_698{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_698{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_698{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_698{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s4_698{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s5_698{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_698{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_698{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s8_698{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts698" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg698Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg698" style="-webkit-user-select: none;"><object width="935" height="1210" data="698/698.svg" type="image/svg+xml" id="pdf698" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_698" class="t s1_698">243 </span><span id="t2_698" class="t s2_698">Exceptions and Interrupts </span>
<span id="t3_698" class="t s1_698">AMD64 Technology </span><span id="t4_698" class="t s1_698">24593—Rev. 3.41—June 2023 </span>
<span id="t5_698" class="t s3_698">8.1.4 </span><span id="t6_698" class="t s3_698">Masking External Interrupts </span>
<span id="t7_698" class="t s4_698">General Masking Capabilities. </span><span id="t8_698" class="t s5_698">Software can </span><span id="t9_698" class="t s6_698">mask </span><span id="ta_698" class="t s5_698">the occurrence of certain exceptions and </span>
<span id="tb_698" class="t s5_698">interrupts. Masking can delay or even prevent triggering of the exception-handling or interrupt- </span>
<span id="tc_698" class="t s5_698">handling mechanism when an interrupt-event occurs. External interrupts are classified as maskable or </span>
<span id="td_698" class="t s5_698">nonmaskable: </span>
<span id="te_698" class="t s7_698">• </span><span id="tf_698" class="t s6_698">Maskable interrupts </span><span id="tg_698" class="t s5_698">trigger the interrupt-handling mechanism only when RFLAGS.IF=1. </span>
<span id="th_698" class="t s5_698">Otherwise they are held pending for as long as the RFLAGS.IF bit is cleared to 0. </span>
<span id="ti_698" class="t s7_698">• </span><span id="tj_698" class="t s6_698">Nonmaskable interrupts </span><span id="tk_698" class="t s5_698">(NMI) are unaffected by the value of the RFLAGS.IF bit. However, the </span>
<span id="tl_698" class="t s5_698">occurrence of an NMI masks further NMIs until an IRET instruction is executed to completion or, </span>
<span id="tm_698" class="t s5_698">in the event of a task switch, to the completion of the outgoing TSS update. An exception raised </span>
<span id="tn_698" class="t s5_698">during execution of the IRET prior to these points will result in NMI continuing to be masked for </span>
<span id="to_698" class="t s5_698">the duration of the exception handler, until the exception handler completes an IRET. </span>
<span id="tp_698" class="t s4_698">Masking During Stack Switches. </span><span id="tq_698" class="t s5_698">The processor delays recognition of maskable external interrupts </span>
<span id="tr_698" class="t s5_698">and debug exceptions during certain instruction sequences that are often used by software to switch </span>
<span id="ts_698" class="t s5_698">stacks. The typical programming sequence used to switch stacks is: </span>
<span id="tt_698" class="t s5_698">1. </span><span id="tu_698" class="t s5_698">Load a stack selector into the SS register. </span>
<span id="tv_698" class="t s5_698">2. </span><span id="tw_698" class="t s5_698">Load a stack offset into the ESP register. </span>
<span id="tx_698" class="t s5_698">If an interrupting event occurs after the selector is loaded but before the stack offset is loaded, the </span>
<span id="ty_698" class="t s5_698">interrupted-program stack pointer is invalid during execution of the interrupt handler. </span>
<span id="tz_698" class="t s5_698">To prevent interrupts from causing stack-pointer problems, the processor does not allow external </span>
<span id="t10_698" class="t s5_698">interrupts or debug exceptions to occur until the instruction immediately following the MOV SS or </span>
<span id="t11_698" class="t s5_698">POP SS instruction completes execution. </span>
<span id="t12_698" class="t s5_698">The recommended method of performing this sequence is to use the LSS instruction. LSS loads both </span>
<span id="t13_698" class="t s5_698">SS and ESP, and the instruction inhibits interrupts until both registers are updated successfully. </span>
<span id="t14_698" class="t s3_698">8.1.5 </span><span id="t15_698" class="t s3_698">Masking Floating-Point and Media Instructions </span>
<span id="t16_698" class="t s5_698">Any x87 floating-point exceptions can be masked and reported later using bits in the x87 floating- </span>
<span id="t17_698" class="t s5_698">point status register (FSW) and the x87 floating-point control register (FCW). The floating-point </span>
<span id="t18_698" class="t s5_698">exception-pending exception is used for unmasked x87 floating-point exceptions (see Section </span>
<span id="t19_698" class="t s5_698">“#MF—x87 Floating-Point Exception-Pending (Vector 16)” on page 256). </span>
<span id="t1a_698" class="t s5_698">The SIMD floating-point exception is used for unmasked SSE floating-point exceptions (see Section </span>
<span id="t1b_698" class="t s5_698">“#XF—SIMD Floating-Point Exception (Vector 19)” on page 258). SSE floating-point exceptions are </span>
<span id="t1c_698" class="t s5_698">masked using the MXCSR register. The exception mechanism is not triggered when these exceptions </span>
<span id="t1d_698" class="t s5_698">are masked. Instead, the processor handles the exceptions in a default manner. </span>
<span id="t1e_698" class="t s8_698">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
