<module name="VPAC1_COMMON_0_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_FCC_VBUSP_FLEXCC_CONTRASTC2" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__FCC_VBUSP__FLEXCC_CONTRASTC2_LUT_contrastC2" acronym="PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__FCC_VBUSP__FLEXCC_CONTRASTC2_LUT_contrastC2" offset="0x0" width="32" description="">
		<bitfield id="LUT_1" width="12" begin="27" end="16" resetval="0x0" description="Bank-1" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="LUT_0" width="12" begin="11" end="0" resetval="0x0" description="Bank-0" range="11 - 0" rwaccess="R/W"/>
	</register>
</module>