<profile>
    <ReportVersion>
        <Version>2020.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>backprop</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>0.10</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>none</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>12.658</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>31445472</Best-caseLatency>
            <Average-caseLatency>31445472</Average-caseLatency>
            <Worst-caseLatency>31445472</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.398 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.398 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.398 sec</Worst-caseRealTimeLatency>
            <Interval-min>31445473</Interval-min>
            <Interval-max>31445473</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_275_1>
                <TripCount>163</TripCount>
                <Latency>31445471</Latency>
                <AbsoluteTimeLatency>398049979</AbsoluteTimeLatency>
                <IterationLatency>192917</IterationLatency>
                <VITIS_LOOP_276_2>
                    <TripCount>64</TripCount>
                    <Latency>64</Latency>
                    <AbsoluteTimeLatency>810</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>1</PipelineDepth>
                </VITIS_LOOP_276_2>
                <VITIS_LOOP_38_1>
                    <TripCount>64</TripCount>
                    <Latency>892</Latency>
                    <AbsoluteTimeLatency>11291</AbsoluteTimeLatency>
                    <PipelineII>13</PipelineII>
                    <PipelineDepth>74</PipelineDepth>
                </VITIS_LOOP_38_1>
                <VITIS_LOOP_28_1>
                    <TripCount>64</TripCount>
                    <Latency>70</Latency>
                    <AbsoluteTimeLatency>886</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>8</PipelineDepth>
                </VITIS_LOOP_28_1>
                <VITIS_LOOP_18_1>
                    <TripCount>64</TripCount>
                    <Latency>116</Latency>
                    <AbsoluteTimeLatency>1468</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>54</PipelineDepth>
                </VITIS_LOOP_18_1>
                <VITIS_LOOP_52_1>
                    <TripCount>64</TripCount>
                    <Latency>4360</Latency>
                    <AbsoluteTimeLatency>55190</AbsoluteTimeLatency>
                    <PipelineII>64</PipelineII>
                    <PipelineDepth>329</PipelineDepth>
                </VITIS_LOOP_52_1>
                <VITIS_LOOP_28_1>
                    <TripCount>64</TripCount>
                    <Latency>70</Latency>
                    <AbsoluteTimeLatency>886</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>8</PipelineDepth>
                </VITIS_LOOP_28_1>
                <VITIS_LOOP_18_1>
                    <TripCount>64</TripCount>
                    <Latency>116</Latency>
                    <AbsoluteTimeLatency>1468</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>54</PipelineDepth>
                </VITIS_LOOP_18_1>
                <VITIS_LOOP_66_1>
                    <TripCount>3</TripCount>
                    <Latency>456</Latency>
                    <AbsoluteTimeLatency>5772</AbsoluteTimeLatency>
                    <PipelineII>64</PipelineII>
                    <PipelineDepth>328</PipelineDepth>
                </VITIS_LOOP_66_1>
                <VITIS_LOOP_28_1>
                    <TripCount>3</TripCount>
                    <Latency>19</Latency>
                    <AbsoluteTimeLatency>240</AbsoluteTimeLatency>
                    <PipelineII>6</PipelineII>
                    <PipelineDepth>7</PipelineDepth>
                </VITIS_LOOP_28_1>
                <VITIS_LOOP_18_1>
                    <TripCount>3</TripCount>
                    <Latency>156</Latency>
                    <AbsoluteTimeLatency>1974</AbsoluteTimeLatency>
                    <PipelineII>52</PipelineII>
                    <PipelineDepth>53</PipelineDepth>
                </VITIS_LOOP_18_1>
                <VITIS_LOOP_8_1>
                    <TripCount>3</TripCount>
                    <Latency>21</Latency>
                    <AbsoluteTimeLatency>265</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>20</PipelineDepth>
                </VITIS_LOOP_8_1>
                <VITIS_LOOP_11_2>
                    <TripCount>3</TripCount>
                    <Latency>48</Latency>
                    <AbsoluteTimeLatency>607</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>47</PipelineDepth>
                </VITIS_LOOP_11_2>
                <VITIS_LOOP_80_1>
                    <TripCount>3</TripCount>
                    <Latency>14</Latency>
                    <AbsoluteTimeLatency>177</AbsoluteTimeLatency>
                    <PipelineII>1</PipelineII>
                    <PipelineDepth>13</PipelineDepth>
                </VITIS_LOOP_80_1>
                <VITIS_LOOP_89_1>
                    <TripCount>64</TripCount>
                    <Latency>135</Latency>
                    <AbsoluteTimeLatency>1708</AbsoluteTimeLatency>
                    <PipelineII>2</PipelineII>
                    <PipelineDepth>10</PipelineDepth>
                </VITIS_LOOP_89_1>
                <VITIS_LOOP_101_1>
                    <TripCount>64</TripCount>
                    <Latency>218</Latency>
                    <AbsoluteTimeLatency>2759</AbsoluteTimeLatency>
                    <PipelineII>3</PipelineII>
                    <PipelineDepth>30</PipelineDepth>
                </VITIS_LOOP_101_1>
                <VITIS_LOOP_114_1>
                    <TripCount>64</TripCount>
                    <Latency>2055</Latency>
                    <AbsoluteTimeLatency>26013</AbsoluteTimeLatency>
                    <PipelineII>32</PipelineII>
                    <PipelineDepth>40</PipelineDepth>
                </VITIS_LOOP_114_1>
                <VITIS_LOOP_126_1>
                    <TripCount>64</TripCount>
                    <Latency>4366</Latency>
                    <AbsoluteTimeLatency>55266</AbsoluteTimeLatency>
                    <PipelineII>64</PipelineII>
                    <PipelineDepth>335</PipelineDepth>
                </VITIS_LOOP_126_1>
                <VITIS_LOOP_139_1>
                    <TripCount>13</TripCount>
                    <Latency>424</Latency>
                    <AbsoluteTimeLatency>5367</AbsoluteTimeLatency>
                    <PipelineII>32</PipelineII>
                    <PipelineDepth>40</PipelineDepth>
                </VITIS_LOOP_139_1>
            </VITIS_LOOP_275_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>100</BRAM_18K>
            <DSP>68</DSP>
            <FF>43376</FF>
            <LUT>37005</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_BUS_A_AWVALID</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_AWREADY</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_AWADDR</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>17</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_WVALID</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_WREADY</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_WDATA</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_WSTRB</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_ARVALID</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_ARREADY</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_ARADDR</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>17</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_RVALID</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_RREADY</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_RDATA</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_RRESP</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_BVALID</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_BREADY</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_BUS_A_BRESP</name>
            <Object>BUS_A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>s_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>backprop</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>backprop</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>backprop</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule>
            <ModuleName>backprop</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_update_weights_1_fu_6299</InstName>
                    <ModuleName>update_weights_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6299</ID>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>update_weights_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>0.10</ClockUncertainty>
                    <EstimatedClockPeriod>10.952</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>179138</Best-caseLatency>
                    <Average-caseLatency>179138</Average-caseLatency>
                    <Worst-caseLatency>179138</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.962 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.962 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.962 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>179138</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_163_1_VITIS_LOOP_164_2>
                        <Name>VITIS_LOOP_163_1_VITIS_LOOP_164_2</Name>
                        <TripCount>832</TripCount>
                        <Latency>3346</Latency>
                        <AbsoluteTimeLatency>36.646 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                    </VITIS_LOOP_163_1_VITIS_LOOP_164_2>
                    <VITIS_LOOP_169_3>
                        <Name>VITIS_LOOP_169_3</Name>
                        <TripCount>64</TripCount>
                        <Latency>148</Latency>
                        <AbsoluteTimeLatency>1.621 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                    </VITIS_LOOP_169_3>
                    <VITIS_LOOP_177_4_VITIS_LOOP_178_5>
                        <Name>VITIS_LOOP_177_4_VITIS_LOOP_178_5</Name>
                        <TripCount>832</TripCount>
                        <Latency>26625</Latency>
                        <AbsoluteTimeLatency>0.292 ms</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>34</PipelineDepth>
                    </VITIS_LOOP_177_4_VITIS_LOOP_178_5>
                    <VITIS_LOOP_182_6>
                        <Name>VITIS_LOOP_182_6</Name>
                        <TripCount>64</TripCount>
                        <Latency>159</Latency>
                        <AbsoluteTimeLatency>1.741 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>34</PipelineDepth>
                    </VITIS_LOOP_182_6>
                    <VITIS_LOOP_189_7_VITIS_LOOP_190_8>
                        <Name>VITIS_LOOP_189_7_VITIS_LOOP_190_8</Name>
                        <TripCount>4096</TripCount>
                        <Latency>16402</Latency>
                        <AbsoluteTimeLatency>0.180 ms</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                    </VITIS_LOOP_189_7_VITIS_LOOP_190_8>
                    <VITIS_LOOP_195_9>
                        <Name>VITIS_LOOP_195_9</Name>
                        <TripCount>64</TripCount>
                        <Latency>148</Latency>
                        <AbsoluteTimeLatency>1.621 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                    </VITIS_LOOP_195_9>
                    <VITIS_LOOP_203_10_VITIS_LOOP_204_11>
                        <Name>VITIS_LOOP_203_10_VITIS_LOOP_204_11</Name>
                        <TripCount>4096</TripCount>
                        <Latency>131073</Latency>
                        <AbsoluteTimeLatency>1.436 ms</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>34</PipelineDepth>
                    </VITIS_LOOP_203_10_VITIS_LOOP_204_11>
                    <VITIS_LOOP_208_12>
                        <Name>VITIS_LOOP_208_12</Name>
                        <TripCount>64</TripCount>
                        <Latency>159</Latency>
                        <AbsoluteTimeLatency>1.741 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>34</PipelineDepth>
                    </VITIS_LOOP_208_12>
                    <VITIS_LOOP_215_13_VITIS_LOOP_216_14>
                        <Name>VITIS_LOOP_215_13_VITIS_LOOP_216_14</Name>
                        <TripCount>192</TripCount>
                        <Latency>404</Latency>
                        <AbsoluteTimeLatency>4.425 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                    </VITIS_LOOP_215_13_VITIS_LOOP_216_14>
                    <VITIS_LOOP_221_15>
                        <Name>VITIS_LOOP_221_15</Name>
                        <TripCount>3</TripCount>
                        <Latency>24</Latency>
                        <AbsoluteTimeLatency>0.263 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                    </VITIS_LOOP_221_15>
                    <VITIS_LOOP_229_16_VITIS_LOOP_230_17>
                        <Name>VITIS_LOOP_229_16_VITIS_LOOP_230_17</Name>
                        <TripCount>192</TripCount>
                        <Latency>415</Latency>
                        <AbsoluteTimeLatency>4.545 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>34</PipelineDepth>
                    </VITIS_LOOP_229_16_VITIS_LOOP_230_17>
                    <VITIS_LOOP_234_18>
                        <Name>VITIS_LOOP_234_18</Name>
                        <TripCount>3</TripCount>
                        <Latency>37</Latency>
                        <AbsoluteTimeLatency>0.405 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>34</PipelineDepth>
                    </VITIS_LOOP_234_18>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>6285</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>10765</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>20</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>update_weights.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst</name>
                    <Object>update_weights.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_start</name>
                    <Object>update_weights.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_done</name>
                    <Object>update_weights.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_idle</name>
                    <Object>update_weights.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_ready</name>
                    <Object>update_weights.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>grp_fu_6323_p_din0</name>
                    <Object>update_weights.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>grp_fu_6323_p_din1</name>
                    <Object>update_weights.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>grp_fu_6323_p_opcode</name>
                    <Object>update_weights.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>grp_fu_6323_p_dout0</name>
                    <Object>update_weights.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>grp_fu_6323_p_ce</name>
                    <Object>update_weights.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>grp_fu_6341_p_din0</name>
                    <Object>update_weights.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>grp_fu_6341_p_din1</name>
                    <Object>update_weights.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>grp_fu_6341_p_dout0</name>
                    <Object>update_weights.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>grp_fu_6341_p_ce</name>
                    <Object>update_weights.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>grp_fu_6349_p_din0</name>
                    <Object>update_weights.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>grp_fu_6349_p_din1</name>
                    <Object>update_weights.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>grp_fu_6349_p_dout0</name>
                    <Object>update_weights.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>grp_fu_6349_p_ce</name>
                    <Object>update_weights.1</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>weights1_address0</name>
                    <Object>weights1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>10</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>weights1_ce0</name>
                    <Object>weights1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>weights1_we0</name>
                    <Object>weights1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>weights1_d0</name>
                    <Object>weights1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>weights1_q0</name>
                    <Object>weights1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>weights2_address0</name>
                    <Object>weights2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>12</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>weights2_ce0</name>
                    <Object>weights2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>weights2_we0</name>
                    <Object>weights2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>weights2_d0</name>
                    <Object>weights2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>weights2_q0</name>
                    <Object>weights2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>weights3_address0</name>
                    <Object>weights3</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>weights3_ce0</name>
                    <Object>weights3</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>weights3_we0</name>
                    <Object>weights3</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>weights3_d0</name>
                    <Object>weights3</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>weights3_q0</name>
                    <Object>weights3</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>biases1_address0</name>
                    <Object>biases1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>6</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>biases1_ce0</name>
                    <Object>biases1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>biases1_we0</name>
                    <Object>biases1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>biases1_d0</name>
                    <Object>biases1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>biases1_q0</name>
                    <Object>biases1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>biases2_address0</name>
                    <Object>biases2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>6</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>biases2_ce0</name>
                    <Object>biases2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>biases2_we0</name>
                    <Object>biases2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>biases2_d0</name>
                    <Object>biases2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>biases2_q0</name>
                    <Object>biases2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>biases3_address0</name>
                    <Object>biases3</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>biases3_ce0</name>
                    <Object>biases3</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>biases3_we0</name>
                    <Object>biases3</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>biases3_d0</name>
                    <Object>biases3</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>biases3_q0</name>
                    <Object>biases3</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>d_weights1_address0</name>
                    <Object>d_weights1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>10</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>d_weights1_ce0</name>
                    <Object>d_weights1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>d_weights1_q0</name>
                    <Object>d_weights1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>d_weights2_address0</name>
                    <Object>d_weights2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>12</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>d_weights2_ce0</name>
                    <Object>d_weights2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>d_weights2_q0</name>
                    <Object>d_weights2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>d_weights3_address0</name>
                    <Object>d_weights3</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>8</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>d_weights3_ce0</name>
                    <Object>d_weights3</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>d_weights3_q0</name>
                    <Object>d_weights3</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>d_biases1_address0</name>
                    <Object>d_biases1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>6</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>d_biases1_ce0</name>
                    <Object>d_biases1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>d_biases1_q0</name>
                    <Object>d_biases1</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>d_biases2_address0</name>
                    <Object>d_biases2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>6</Bits>
                    <Attribute>address</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>d_biases2_ce0</name>
                    <Object>d_biases2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>d_biases2_q0</name>
                    <Object>d_biases2</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>ap_memory</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>d_biases3_0_read</name>
                    <Object>d_biases3_0_read</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>d_biases3_1_read</name>
                    <Object>d_biases3_1_read</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>d_biases3_2_read</name>
                    <Object>d_biases3_2_read</Object>
                    <Type>scalar</Type>
                    <Scope/>
                    <IOProtocol>ap_none</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>64</Bits>
                    <Attribute>data</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
        <Module>
            <Name>backprop</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>0.10</ClockUncertainty>
                    <EstimatedClockPeriod>12.658</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31445472</Best-caseLatency>
                    <Average-caseLatency>31445472</Average-caseLatency>
                    <Worst-caseLatency>31445472</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.398 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.398 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.398 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31445473</PipelineInitiationInterval>
                    <PipelineType>none</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_275_1>
                        <Name>VITIS_LOOP_275_1</Name>
                        <TripCount>163</TripCount>
                        <Latency>31445471</Latency>
                        <AbsoluteTimeLatency>0.398 sec</AbsoluteTimeLatency>
                        <IterationLatency>192917</IterationLatency>
                        <PipelineDepth>192917</PipelineDepth>
                        <VITIS_LOOP_276_2>
                            <Name>VITIS_LOOP_276_2</Name>
                            <TripCount>64</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.810 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>1</PipelineDepth>
                        </VITIS_LOOP_276_2>
                        <VITIS_LOOP_38_1>
                            <Name>VITIS_LOOP_38_1</Name>
                            <TripCount>64</TripCount>
                            <Latency>892</Latency>
                            <AbsoluteTimeLatency>11.291 us</AbsoluteTimeLatency>
                            <PipelineII>13</PipelineII>
                            <PipelineDepth>74</PipelineDepth>
                        </VITIS_LOOP_38_1>
                        <VITIS_LOOP_28_1>
                            <Name>VITIS_LOOP_28_1</Name>
                            <TripCount>64</TripCount>
                            <Latency>70</Latency>
                            <AbsoluteTimeLatency>0.886 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>8</PipelineDepth>
                        </VITIS_LOOP_28_1>
                        <VITIS_LOOP_18_1>
                            <Name>VITIS_LOOP_18_1</Name>
                            <TripCount>64</TripCount>
                            <Latency>116</Latency>
                            <AbsoluteTimeLatency>1.468 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>54</PipelineDepth>
                        </VITIS_LOOP_18_1>
                        <VITIS_LOOP_52_1>
                            <Name>VITIS_LOOP_52_1</Name>
                            <TripCount>64</TripCount>
                            <Latency>4360</Latency>
                            <AbsoluteTimeLatency>55.191 us</AbsoluteTimeLatency>
                            <PipelineII>64</PipelineII>
                            <PipelineDepth>329</PipelineDepth>
                        </VITIS_LOOP_52_1>
                        <VITIS_LOOP_28_1>
                            <Name>VITIS_LOOP_28_1</Name>
                            <TripCount>64</TripCount>
                            <Latency>70</Latency>
                            <AbsoluteTimeLatency>0.886 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>8</PipelineDepth>
                        </VITIS_LOOP_28_1>
                        <VITIS_LOOP_18_1>
                            <Name>VITIS_LOOP_18_1</Name>
                            <TripCount>64</TripCount>
                            <Latency>116</Latency>
                            <AbsoluteTimeLatency>1.468 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>54</PipelineDepth>
                        </VITIS_LOOP_18_1>
                        <VITIS_LOOP_66_1>
                            <Name>VITIS_LOOP_66_1</Name>
                            <TripCount>3</TripCount>
                            <Latency>456</Latency>
                            <AbsoluteTimeLatency>5.772 us</AbsoluteTimeLatency>
                            <PipelineII>64</PipelineII>
                            <PipelineDepth>328</PipelineDepth>
                        </VITIS_LOOP_66_1>
                        <VITIS_LOOP_28_1>
                            <Name>VITIS_LOOP_28_1</Name>
                            <TripCount>3</TripCount>
                            <Latency>19</Latency>
                            <AbsoluteTimeLatency>0.241 us</AbsoluteTimeLatency>
                            <PipelineII>6</PipelineII>
                            <PipelineDepth>7</PipelineDepth>
                        </VITIS_LOOP_28_1>
                        <VITIS_LOOP_18_1>
                            <Name>VITIS_LOOP_18_1</Name>
                            <TripCount>3</TripCount>
                            <Latency>156</Latency>
                            <AbsoluteTimeLatency>1.975 us</AbsoluteTimeLatency>
                            <PipelineII>52</PipelineII>
                            <PipelineDepth>53</PipelineDepth>
                        </VITIS_LOOP_18_1>
                        <VITIS_LOOP_8_1>
                            <Name>VITIS_LOOP_8_1</Name>
                            <TripCount>3</TripCount>
                            <Latency>21</Latency>
                            <AbsoluteTimeLatency>0.266 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>20</PipelineDepth>
                        </VITIS_LOOP_8_1>
                        <VITIS_LOOP_11_2>
                            <Name>VITIS_LOOP_11_2</Name>
                            <TripCount>3</TripCount>
                            <Latency>48</Latency>
                            <AbsoluteTimeLatency>0.608 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>47</PipelineDepth>
                        </VITIS_LOOP_11_2>
                        <VITIS_LOOP_80_1>
                            <Name>VITIS_LOOP_80_1</Name>
                            <TripCount>3</TripCount>
                            <Latency>14</Latency>
                            <AbsoluteTimeLatency>0.177 us</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>13</PipelineDepth>
                        </VITIS_LOOP_80_1>
                        <VITIS_LOOP_89_1>
                            <Name>VITIS_LOOP_89_1</Name>
                            <TripCount>64</TripCount>
                            <Latency>135</Latency>
                            <AbsoluteTimeLatency>1.709 us</AbsoluteTimeLatency>
                            <PipelineII>2</PipelineII>
                            <PipelineDepth>10</PipelineDepth>
                        </VITIS_LOOP_89_1>
                        <VITIS_LOOP_101_1>
                            <Name>VITIS_LOOP_101_1</Name>
                            <TripCount>64</TripCount>
                            <Latency>218</Latency>
                            <AbsoluteTimeLatency>2.760 us</AbsoluteTimeLatency>
                            <PipelineII>3</PipelineII>
                            <PipelineDepth>30</PipelineDepth>
                        </VITIS_LOOP_101_1>
                        <VITIS_LOOP_114_1>
                            <Name>VITIS_LOOP_114_1</Name>
                            <TripCount>64</TripCount>
                            <Latency>2055</Latency>
                            <AbsoluteTimeLatency>26.013 us</AbsoluteTimeLatency>
                            <PipelineII>32</PipelineII>
                            <PipelineDepth>40</PipelineDepth>
                        </VITIS_LOOP_114_1>
                        <VITIS_LOOP_126_1>
                            <Name>VITIS_LOOP_126_1</Name>
                            <TripCount>64</TripCount>
                            <Latency>4366</Latency>
                            <AbsoluteTimeLatency>55.267 us</AbsoluteTimeLatency>
                            <PipelineII>64</PipelineII>
                            <PipelineDepth>335</PipelineDepth>
                        </VITIS_LOOP_126_1>
                        <VITIS_LOOP_139_1>
                            <Name>VITIS_LOOP_139_1</Name>
                            <TripCount>13</TripCount>
                            <Latency>424</Latency>
                            <AbsoluteTimeLatency>5.367 us</AbsoluteTimeLatency>
                            <PipelineII>32</PipelineII>
                            <PipelineDepth>40</PipelineDepth>
                        </VITIS_LOOP_139_1>
                    </VITIS_LOOP_275_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>100</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>35</UTIL_BRAM>
                    <DSP>68</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>30</UTIL_DSP>
                    <FF>43376</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>40</UTIL_FF>
                    <LUT>37005</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>69</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <InterfaceSummary>
                <RtlPorts>
                    <name>s_axi_BUS_A_AWVALID</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_AWREADY</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_AWADDR</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>17</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_WVALID</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_WREADY</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_WDATA</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_WSTRB</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>4</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_ARVALID</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_ARREADY</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_ARADDR</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>17</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_RVALID</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_RREADY</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_RDATA</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>32</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_RRESP</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_BVALID</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_BREADY</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>s_axi_BUS_A_BRESP</name>
                    <Object>BUS_A</Object>
                    <Type>array</Type>
                    <Scope/>
                    <IOProtocol>s_axi</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>2</Bits>
                    <Attribute>unknown</Attribute>
                    <CType>int</CType>
                    <HasCtrl>1</HasCtrl>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_clk</name>
                    <Object>backprop</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>ap_rst_n</name>
                    <Object>backprop</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>in</Dir>
                    <Bits>1</Bits>
                    <Attribute>control</Attribute>
                </RtlPorts>
                <RtlPorts>
                    <name>interrupt</name>
                    <Object>backprop</Object>
                    <Type>return value</Type>
                    <Scope/>
                    <IOProtocol>ap_ctrl_hs</IOProtocol>
                    <IOConfig/>
                    <Dir>out</Dir>
                    <Bits>1</Bits>
                    <Attribute>unknown</Attribute>
                </RtlPorts>
            </InterfaceSummary>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <Args>
        <Arg ArgName="weights1" index="0" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_BUS_A" name="weights1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weights2" index="1" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_BUS_A" name="weights2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weights3" index="2" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_BUS_A" name="weights3" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="biases1" index="3" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_BUS_A" name="biases1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="biases2" index="4" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_BUS_A" name="biases2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="biases3" index="5" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_BUS_A" name="biases3" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="training_data" index="6" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_BUS_A" name="training_data" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="training_targets" index="7" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_BUS_A" name="training_targets" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_BUS_A</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="s_axi_BUS_A" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="17" portPrefix="s_axi_BUS_A_" paramPrefix="C_S_AXI_BUS_A_">
            <ports>
                <port>s_axi_BUS_A_ARADDR</port>
                <port>s_axi_BUS_A_ARREADY</port>
                <port>s_axi_BUS_A_ARVALID</port>
                <port>s_axi_BUS_A_AWADDR</port>
                <port>s_axi_BUS_A_AWREADY</port>
                <port>s_axi_BUS_A_AWVALID</port>
                <port>s_axi_BUS_A_BREADY</port>
                <port>s_axi_BUS_A_BRESP</port>
                <port>s_axi_BUS_A_BVALID</port>
                <port>s_axi_BUS_A_RDATA</port>
                <port>s_axi_BUS_A_RREADY</port>
                <port>s_axi_BUS_A_RRESP</port>
                <port>s_axi_BUS_A_RVALID</port>
                <port>s_axi_BUS_A_WDATA</port>
                <port>s_axi_BUS_A_WREADY</port>
                <port>s_axi_BUS_A_WSTRB</port>
                <port>s_axi_BUS_A_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="biases3" offset="32" range="32"/>
                <memorie memorieName="biases1" offset="512" range="512"/>
                <memorie memorieName="biases2" offset="1024" range="512"/>
                <memorie memorieName="weights3" offset="2048" range="2048"/>
                <memorie memorieName="training_targets" offset="4096" range="4096"/>
                <memorie memorieName="weights1" offset="8192" range="8192"/>
                <memorie memorieName="weights2" offset="32768" range="32768"/>
                <memorie memorieName="training_data" offset="65536" range="32768"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" resetValue="0x0" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" resetValue="0" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" resetValue="0" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" resetValue="0" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" resetValue="0" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" resetValue="0" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" resetValue="0" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="24" name="RESERVED_2" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" resetValue="0x0" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" resetValue="0" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" resetValue="0x0" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" resetValue="0" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" resetValue="0" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" resetValue="0x0" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" resetValue="0" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" resetValue="0" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" resetValue="0" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="8192" argName="weights1"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_BUS_A">32, 17, 8192, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="weights1">inout, double*</column>
                    <column name="weights2">inout, double*</column>
                    <column name="weights3">inout, double*</column>
                    <column name="biases1">inout, double*</column>
                    <column name="biases2">inout, double*</column>
                    <column name="biases3">inout, double*</column>
                    <column name="training_data">in, double*</column>
                    <column name="training_targets">in, double*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Name, HW Type, HW Info</keys>
                    <column name="weights1">s_axi_BUS_A weights1, memory, offset=8192 range=8192</column>
                    <column name="weights2">s_axi_BUS_A weights2, memory, offset=32768 range=32768</column>
                    <column name="weights3">s_axi_BUS_A weights3, memory, offset=2048 range=2048</column>
                    <column name="biases1">s_axi_BUS_A biases1, memory, offset=512 range=512</column>
                    <column name="biases2">s_axi_BUS_A biases2, memory, offset=1024 range=512</column>
                    <column name="biases3">s_axi_BUS_A biases3, memory, offset=32 range=32</column>
                    <column name="training_data">s_axi_BUS_A training_data, memory, offset=65536 range=32768</column>
                    <column name="training_targets">s_axi_BUS_A training_targets, memory, offset=4096 range=4096</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

