m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/ModelSim_10.5se/examples
T_opt
!s110 1719127050
VD5cWHM8m82nTE[HCn>nma0
Z1 04 11 4 work open_risc_v fast 0
=1-c85b76c4451a-6677cc0a-137-5138
Z2 o-quiet -auto_acc_if_foreign -work work +acc
Z3 tCvgOpt 0
n@_opt
Z4 OL;O;10.5;63
R0
T_opt1
!s110 1719167620
V@GR[_JH;:go4KKe[^U7WH3
04 12 4 work tb_auto_test fast 0
=1-c85b76c4451a-66786a84-f4-4dc0
R2
R3
n@_opt1
R4
T_opt2
!s110 1719126549
VcLGC?n_h0Z0UkG2DL4]?j1
R1
=1-c85b76c4451a-6677ca14-3db-dd0
o-quiet -auto_acc_if_foreign -work work -debugdb
R3
n@_opt2
R4
R0
vexecution
!s110 1719167609
!i10b 1
!s100 n1S;b^QgaKJG?[0Ycb3=M3
IV::ILYiP7HoloY=mz^Q;T3
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 dE:/IC_design/3-stage-riscv-cpu/sim
w1719167218
8E:/IC_design/3-stage-riscv-cpu/rtl/execution.v
FE:/IC_design/3-stage-riscv-cpu/rtl/execution.v
L0 3
Z7 OL;L;10.5;63
r1
!s85 0
31
Z8 !s108 1719167609.000000
!s107 E:\IC_design\3-stage-riscv-cpu\rtl\defines.v|E:/IC_design/3-stage-riscv-cpu/rtl/execution.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/rtl/execution.v|
!i113 0
Z9 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vid_ex
Z10 !s110 1719167610
!i10b 1
!s100 mAA9O59HaNRR6`9`9;<Wg0
INIW@VMzL[:N?h98b8N=;W0
R5
R6
w1719160399
8E:/IC_design/3-stage-riscv-cpu/rtl/id_ex.v
FE:/IC_design/3-stage-riscv-cpu/rtl/id_ex.v
L0 3
R7
r1
!s85 0
31
R8
!s107 E:\IC_design\3-stage-riscv-cpu\rtl\defines.v|E:/IC_design/3-stage-riscv-cpu/rtl/id_ex.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/rtl/id_ex.v|
!i113 0
R9
R3
vif_id
R10
!i10b 1
!s100 BahbPU?mcP[lSDYnZ4Gn]2
I`]MJa6a`ONgTBM7FSg@Af1
R5
R6
w1718893902
8E:/IC_design/3-stage-riscv-cpu/rtl/if_id.v
FE:/IC_design/3-stage-riscv-cpu/rtl/if_id.v
L0 3
R7
r1
!s85 0
31
Z11 !s108 1719167610.000000
!s107 E:\IC_design\3-stage-riscv-cpu\rtl\defines.v|E:/IC_design/3-stage-riscv-cpu/rtl/if_id.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/rtl/if_id.v|
!i113 0
R9
R3
vinstruction_decode
R10
!i10b 1
!s100 IgRUCDge;1=?N@f_[>B?I0
IOi0Y>KR<Q_@zdbT:7QRie0
R5
R6
w1719160021
8E:/IC_design/3-stage-riscv-cpu/rtl/instruction_decode.v
FE:/IC_design/3-stage-riscv-cpu/rtl/instruction_decode.v
L0 3
R7
r1
!s85 0
31
R11
!s107 E:\IC_design\3-stage-riscv-cpu\rtl\defines.v|E:/IC_design/3-stage-riscv-cpu/rtl/instruction_decode.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/rtl/instruction_decode.v|
!i113 0
R9
R3
vinstruction_fetch
R10
!i10b 1
!s100 Mc;N3@P5C680S6Z@z97JR2
IcW]e82OkQZZN:FZ9NmgnO0
R5
R6
w1718879711
8E:/IC_design/3-stage-riscv-cpu/rtl/instruction_fetch.v
FE:/IC_design/3-stage-riscv-cpu/rtl/instruction_fetch.v
L0 1
R7
r1
!s85 0
31
R11
!s107 E:/IC_design/3-stage-riscv-cpu/rtl/instruction_fetch.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/rtl/instruction_fetch.v|
!i113 0
R9
R3
vopen_risc_v
Z12 !s110 1719167611
!i10b 1
!s100 l=0ZZ>zIHjZ=JjjXLia^a2
IK@0bG<6ndj4[b7REiHm3F3
R5
R6
w1719164563
8E:/IC_design/3-stage-riscv-cpu/rtl/open_risc_v.v
FE:/IC_design/3-stage-riscv-cpu/rtl/open_risc_v.v
L0 1
R7
r1
!s85 0
31
Z13 !s108 1719167611.000000
!s107 E:/IC_design/3-stage-riscv-cpu/rtl/open_risc_v.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/rtl/open_risc_v.v|
!i113 0
R9
R3
vprogram_counter
R10
!i10b 1
!s100 kg^J35HSzQP[_U^m?P_DG1
IblNhmRN_a1ZKYUn5?[E;X2
R5
R6
w1718893689
8E:/IC_design/3-stage-riscv-cpu/rtl/program_counter.v
FE:/IC_design/3-stage-riscv-cpu/rtl/program_counter.v
L0 1
R7
r1
!s85 0
31
R11
!s107 E:/IC_design/3-stage-riscv-cpu/rtl/program_counter.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/rtl/program_counter.v|
!i113 0
R9
R3
vregister_file
R12
!i10b 1
!s100 :jDF_39T>jRc<V1fHWGZ32
IYA<jCMS[4I9JQNoCocMAZ0
R5
R6
w1719038037
8E:/IC_design/3-stage-riscv-cpu/rtl/register_file.v
FE:/IC_design/3-stage-riscv-cpu/rtl/register_file.v
L0 1
R7
r1
!s85 0
31
R13
!s107 E:/IC_design/3-stage-riscv-cpu/rtl/register_file.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/rtl/register_file.v|
!i113 0
R9
R3
vtb_add_inst
R12
!i10b 1
!s100 fcg^mFB]bFFPeOE]96=>c3
IjOY_bb<eiVG`Fi>7QYXi20
R5
R6
w1718995194
8E:/IC_design/3-stage-riscv-cpu/sim/tb_add_inst.v
FE:/IC_design/3-stage-riscv-cpu/sim/tb_add_inst.v
L0 3
R7
r1
!s85 0
31
R13
!s107 E:/IC_design/3-stage-riscv-cpu/sim/tb_add_inst.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/sim/tb_add_inst.v|
!i113 0
R9
R3
vtb_auto_test
R12
!i10b 1
!s100 :YabQbDIYE5QY[MV6@4L83
I9EKSlmHf_L2^VXe1dn?b>0
R5
R6
w1719167602
8E:/IC_design/3-stage-riscv-cpu/sim/tb_auto_test.v
FE:/IC_design/3-stage-riscv-cpu/sim/tb_auto_test.v
L0 3
R7
r1
!s85 0
31
R13
!s107 E:/IC_design/3-stage-riscv-cpu/sim/tb_auto_test.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/sim/tb_auto_test.v|
!i113 0
R9
R3
vtb_bne_inst
R12
!i10b 1
!s100 3^CeO:;_48NUOOe>T2@G73
IY62Jfc5UZ0Z`:7hCWa3kJ1
R5
R6
w1718999722
8E:/IC_design/3-stage-riscv-cpu/sim/tb_bne_inst.v
FE:/IC_design/3-stage-riscv-cpu/sim/tb_bne_inst.v
L0 3
R7
r1
!s85 0
31
R13
!s107 E:/IC_design/3-stage-riscv-cpu/sim/tb_bne_inst.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/sim/tb_bne_inst.v|
!i113 0
R9
R3
