{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712135101860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712135101861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  3 05:05:01 2024 " "Processing started: Wed Apr  3 05:05:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712135101861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712135101861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project3 -c project3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project3 -c project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712135101861 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712135102254 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712135102254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/ip/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/ip/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/ip/PLL.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/ip/PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111548 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/ip/PLL.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/ip/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712135111548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/truedualportram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/truedualportram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TrueDualPortRAM-rtl " "Found design unit 1: TrueDualPortRAM-rtl" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/TrueDualPortRAM.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/TrueDualPortRAM.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111550 ""} { "Info" "ISGN_ENTITY_NAME" "1 TrueDualPortRAM " "Found entity 1: TrueDualPortRAM" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/TrueDualPortRAM.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/TrueDualPortRAM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712135111550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-behavior " "Found design unit 1: TopLevel-behavior" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/TopLevel.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/TopLevel.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111552 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/TopLevel.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/TopLevel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712135111552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-behavior " "Found design unit 1: synchronizer-behavior" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/synchronizer.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/synchronizer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111554 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/synchronizer.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/synchronizer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712135111554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/syncbridge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/syncbridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SyncBridge-behavior " "Found design unit 1: SyncBridge-behavior" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/SyncBridge.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/SyncBridge.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111557 ""} { "Info" "ISGN_ENTITY_NAME" "1 SyncBridge " "Found entity 1: SyncBridge" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/SyncBridge.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/SyncBridge.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712135111557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/sevensegmentdriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/sevensegmentdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentDriver-rtl " "Found design unit 1: SevenSegmentDriver-rtl" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/SevenSegmentDriver.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/SevenSegmentDriver.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111559 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDriver " "Found entity 1: SevenSegmentDriver" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/SevenSegmentDriver.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/SevenSegmentDriver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712135111559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/sevensegdecoderpackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/sevensegdecoderpackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegDecoderPackage " "Found design unit 1: SevenSegDecoderPackage" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/SevenSegDecoderPackage.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/SevenSegDecoderPackage.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111563 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SevenSegDecoderPackage-body " "Found design unit 2: SevenSegDecoderPackage-body" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/SevenSegDecoderPackage.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/SevenSegDecoderPackage.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712135111563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/projectpackage.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/projectpackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProjectPackage " "Found design unit 1: ProjectPackage" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/ProjectPackage.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/ProjectPackage.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712135111566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/max10_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/max10_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max10_adc-wrapper " "Found design unit 1: max10_adc-wrapper" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/max10_adc.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/max10_adc.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111568 ""} { "Info" "ISGN_ENTITY_NAME" "1 max10_adc " "Found entity 1: max10_adc" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/max10_adc.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/max10_adc.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712135111568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/gray_to_bin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/gray_to_bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gray_to_bin-rtl " "Found design unit 1: gray_to_bin-rtl" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/gray_to_bin.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/gray_to_bin.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111569 ""} { "Info" "ISGN_ENTITY_NAME" "1 gray_to_bin " "Found entity 1: gray_to_bin" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/gray_to_bin.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/gray_to_bin.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712135111569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flop-behavior " "Found design unit 1: flip_flop-behavior" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/flip_flop.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/flip_flop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111572 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/flip_flop.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/flip_flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712135111572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/bin_to_gray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/bin_to_gray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_gray-rtl " "Found design unit 1: bin_to_gray-rtl" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/bin_to_gray.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/bin_to_gray.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111575 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_gray " "Found entity 1: bin_to_gray" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/bin_to_gray.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/bin_to_gray.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712135111575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/adccontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/luis d. pena mateo/onedrive/master/spring2024/github/eece5500/project3/src/adccontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADCControlUnit-behavior " "Found design unit 1: ADCControlUnit-behavior" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/ADCControlUnit.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/ADCControlUnit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111577 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADCControlUnit " "Found entity 1: ADCControlUnit" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/ADCControlUnit.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/ADCControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712135111577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712135111577 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "ADC_MODE std_logic TopLevel.vhd(43) " "VHDL error at TopLevel.vhd(43): type of identifier \"ADC_MODE\" does not agree with its usage as \"std_logic\" type" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/TopLevel.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/TopLevel.vhd" 43 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1712135111580 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "econv TopLevel.vhd(45) " "VHDL Association List error at TopLevel.vhd(45): formal \"econv\" does not exist" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/TopLevel.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/TopLevel.vhd" 45 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1712135111581 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "chsel TopLevel.vhd(38) " "VHDL error at TopLevel.vhd(38): formal port or parameter \"chsel\" must have actual or default value" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/TopLevel.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/TopLevel.vhd" 38 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1712135111581 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "chsel max10_adc.vhd(22) " "HDL error at max10_adc.vhd(22): see declaration for object \"chsel\"" {  } { { "../../../../Master/Spring2024/GIthub/eece5500/project3/src/max10_adc.vhd" "" { Text "C:/Users/Luis D. Pena Mateo/OneDrive/Master/Spring2024/GIthub/eece5500/project3/src/max10_adc.vhd" 22 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712135111581 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712135111671 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr  3 05:05:11 2024 " "Processing ended: Wed Apr  3 05:05:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712135111671 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712135111671 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712135111671 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712135111671 ""}
