Flow report for lab3
Wed Oct 07 14:56:12 2020
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Flow Summary                                                          ;
+-----------------------+-----------------------------------------------+
; Flow Status           ; Successful - Wed Oct 07 14:56:12 2020         ;
; Quartus II Version    ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name         ; lab3                                          ;
; Top-level Entity Name ; lab3_v2                                       ;
; Family                ; Cyclone                                       ;
; Device                ; EP1C3T144C8                                   ;
; Timing Models         ; Final                                         ;
; Total logic elements  ; 89 / 2,910 ( 3 % )                            ;
; Total pins            ; 18 / 104 ( 17 % )                             ;
; Total virtual pins    ; 0                                             ;
; Total memory bits     ; 0 / 59,904 ( 0 % )                            ;
; Total PLLs            ; 0 / 1 ( 0 % )                                 ;
+-----------------------+-----------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/07/2020 14:56:03 ;
; Main task         ; Compilation         ;
; Revision Name     ; lab3                ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                         ;
+-------------------------------------+-------------------------------+---------------+-------------+----------------------+
; Assignment Name                     ; Value                         ; Default Value ; Entity Name ; Section Id           ;
+-------------------------------------+-------------------------------+---------------+-------------+----------------------+
; COMPILER_SIGNATURE_ID               ; 1095714970063.160204656306472 ; --            ; --          ; --                   ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL     ; FPGA Compiler II              ; <None>        ; lab3.vhd    ; --                   ;
; EDA_INPUT_DATA_FORMAT               ; Edif                          ; --            ; lab3.vhd    ; eda_design_synthesis ;
; EDA_INPUT_GND_NAME                  ; Gnd                           ; --            ; lab3.vhd    ; eda_design_synthesis ;
; EDA_INPUT_VCC_NAME                  ; Vdd                           ; --            ; lab3.vhd    ; eda_design_synthesis ;
; EDA_LMF_FILE                        ; fpga_exp.lmf                  ; --            ; lab3.vhd    ; eda_design_synthesis ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                          ; --            ; --          ; eda_simulation       ;
; EDA_RUN_TOOL_AUTOMATICALLY          ; Off                           ; --            ; lab3.vhd    ; eda_design_synthesis ;
; EDA_SHOW_LMF_MAPPING_MESSAGES       ; Off                           ; --            ; lab3.vhd    ; eda_design_synthesis ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)        ; <None>        ; --          ; --                   ;
; MISC_FILE                           ; F:/FPGA/lab3/lab3.dpf         ; --            ; --          ; --                   ;
; PARTITION_COLOR                     ; 16764057                      ; --            ; lab3_v2     ; Top                  ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING         ; --            ; lab3_v2     ; Top                  ;
; PARTITION_NETLIST_TYPE              ; SOURCE                        ; --            ; lab3_v2     ; Top                  ;
; TOP_LEVEL_ENTITY                    ; lab3_v2                       ; lab3          ; --          ; --                   ;
+-------------------------------------+-------------------------------+---------------+-------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:02     ; 1.0                     ; 284 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:02     ; 1.0                     ; 288 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:01     ; 1.0                     ; 224 MB              ; 00:00:01                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 233 MB              ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 213 MB              ; 00:00:00                           ;
; Total                     ; 00:00:06     ; --                      ; --                  ; 00:00:03                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; Veronica-PC      ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; Veronica-PC      ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; Veronica-PC      ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; Veronica-PC      ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; Veronica-PC      ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3
quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3
quartus_sta lab3 -c lab3
quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3
quartus_eda --read_settings_files=off --write_settings_files=off lab3 -c lab3



