<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\52_Z80_bios_goauld_basse3\impl\gwsynthesis\Z80_goauld.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\52_Z80_bios_goauld_basse3\tang9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\52_Z80_bios_goauld_basse3\Z80_goauld.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Feb 09 11:26:08 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>17077</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>10097</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>56</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>69</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>31</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clock_reset</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>bus_reset_n </td>
</tr>
<tr>
<td>clock_audio</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>vdp4/clk_audio </td>
</tr>
<tr>
<td>clock_VideoDLClk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>VideoDLClk </td>
</tr>
<tr>
<td>clock_3m6</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>bus_clk_3m6 </td>
</tr>
<tr>
<td>clock_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>ex_clk_27m </td>
</tr>
<tr>
<td>clock_env_reset</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>psg1/env_reset </td>
</tr>
<tr>
<td>clock_108m</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>0.000</td>
<td>4.630</td>
<td>ex_clk_27m </td>
<td>clock_27m</td>
<td>clk_108m </td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>4.630</td>
<td>0.000</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>clk_main/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clock_reset</td>
<td>3.600(MHz)</td>
<td>177.510(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clock_audio</td>
<td>3.600(MHz)</td>
<td>350.801(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clock_27m</td>
<td>27.000(MHz)</td>
<td>63.759(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clock_env_reset</td>
<td>3.600(MHz)</td>
<td>305.210(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clock_108m</td>
<td>108.000(MHz)</td>
<td style="color: #FF0000;" class = "error">66.437(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clock_VideoDLClk!</h4>
<h4>No timing paths to get frequency of clock_3m6!</h4>
<h4>No timing paths to get frequency of clk_main/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clock_reset</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_reset</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_audio</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_audio</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_VideoDLClk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_VideoDLClk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_3m6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_3m6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_env_reset</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_env_reset</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_108m</td>
<td>Setup</td>
<td>-80.255</td>
<td>42</td>
</tr>
<tr>
<td>clock_108m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 200 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.793</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>exp_slot3_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>15.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.793</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>exp_slot3_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>15.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.793</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>exp_slot3_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>15.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.793</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>exp_slot3_5_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>15.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.559</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>exp_slot3_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>14.774</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.559</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>exp_slot3_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>14.774</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.559</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>exp_slot3_6_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>14.774</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.519</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>exp_slot3_7_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>14.734</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.109</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>state_demux_0_s6/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>14.325</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.478</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/io_state_r_s5/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-2.066</td>
<td>14.724</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.748</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/cs_latch_1_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-2.066</td>
<td>13.994</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.639</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/cs_latch_0_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-2.066</td>
<td>13.886</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.491</td>
<td>vdp4/audio_sample_word0[1]_0_s2/Q</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_8_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_audio:[R]</td>
<td>0.001</td>
<td>0.562</td>
<td>1.851</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.491</td>
<td>vdp4/audio_sample_word0[1]_0_s2/Q</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_9_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_audio:[R]</td>
<td>0.001</td>
<td>0.562</td>
<td>1.851</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.491</td>
<td>vdp4/audio_sample_word0[1]_0_s2/Q</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_audio:[R]</td>
<td>0.001</td>
<td>0.562</td>
<td>1.851</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.491</td>
<td>vdp4/audio_sample_word0[1]_0_s2/Q</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_11_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_audio:[R]</td>
<td>0.001</td>
<td>0.562</td>
<td>1.851</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.317</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/CpuWrt_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-2.066</td>
<td>13.563</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.176</td>
<td>vdp4/audio_sample_word0[1]_0_s2/Q</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_4_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_audio:[R]</td>
<td>0.001</td>
<td>0.562</td>
<td>1.536</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.176</td>
<td>vdp4/audio_sample_word0[1]_0_s2/Q</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_5_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_audio:[R]</td>
<td>0.001</td>
<td>0.562</td>
<td>1.536</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.176</td>
<td>vdp4/audio_sample_word0[1]_0_s2/Q</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_6_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_audio:[R]</td>
<td>0.001</td>
<td>0.562</td>
<td>1.536</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.176</td>
<td>vdp4/audio_sample_word0[1]_0_s2/Q</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_7_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_audio:[R]</td>
<td>0.001</td>
<td>0.562</td>
<td>1.536</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.152</td>
<td>vdp4/audio_sample_word0[1]_0_s2/Q</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_12_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_audio:[R]</td>
<td>0.001</td>
<td>0.562</td>
<td>1.512</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.152</td>
<td>vdp4/audio_sample_word0[1]_0_s2/Q</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_13_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_audio:[R]</td>
<td>0.001</td>
<td>0.562</td>
<td>1.512</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.152</td>
<td>vdp4/audio_sample_word0[1]_0_s2/Q</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_14_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_audio:[R]</td>
<td>0.001</td>
<td>0.562</td>
<td>1.512</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.074</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/CpuReq_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-2.066</td>
<td>13.320</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>26</td>
<td>-1.972</td>
<td>vdp4/audio_sample_word0[1]_0_s2/Q</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_0_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_audio:[R]</td>
<td>0.001</td>
<td>0.562</td>
<td>1.332</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>27</td>
<td>-1.972</td>
<td>vdp4/audio_sample_word0[1]_0_s2/Q</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_1_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_audio:[R]</td>
<td>0.001</td>
<td>0.562</td>
<td>1.332</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>28</td>
<td>-1.972</td>
<td>vdp4/audio_sample_word0[1]_0_s2/Q</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_2_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_audio:[R]</td>
<td>0.001</td>
<td>0.562</td>
<td>1.332</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>29</td>
<td>-1.972</td>
<td>vdp4/audio_sample_word0[1]_0_s2/Q</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_3_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_audio:[R]</td>
<td>0.001</td>
<td>0.562</td>
<td>1.332</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>30</td>
<td>-0.384</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_0_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.535</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>31</td>
<td>-0.367</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_10_s7/CE</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>9.260</td>
<td>-1.986</td>
<td>11.534</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>32</td>
<td>-0.327</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_ADAREG_G[14]_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.543</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>33</td>
<td>-0.114</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_6_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.265</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>34</td>
<td>-0.059</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_2_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.209</td>
</tr>
<tr>
<td>35</td>
<td>0.114</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_4_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.037</td>
</tr>
<tr>
<td>36</td>
<td>0.205</td>
<td>vdp4/u_v9958/IRAMADR_4_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.066</td>
<td>6.909</td>
</tr>
<tr>
<td>37</td>
<td>0.425</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_7_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.726</td>
</tr>
<tr>
<td>38</td>
<td>0.427</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/Q</td>
<td>cpu1/u0/IR_1_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.066</td>
<td>6.687</td>
</tr>
<tr>
<td>39</td>
<td>0.435</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_6_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.715</td>
</tr>
<tr>
<td>40</td>
<td>0.464</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_0_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.687</td>
</tr>
<tr>
<td>41</td>
<td>0.472</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_1_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.679</td>
</tr>
<tr>
<td>42</td>
<td>0.517</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_1_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.633</td>
</tr>
<tr>
<td>43</td>
<td>0.517</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_4_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.633</td>
</tr>
<tr>
<td>44</td>
<td>0.520</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.066</td>
<td>6.594</td>
</tr>
<tr>
<td>45</td>
<td>0.586</td>
<td>vdp4/u_v9958/IRAMADR_9_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.066</td>
<td>6.529</td>
</tr>
<tr>
<td>46</td>
<td>0.670</td>
<td>vdp4/u_v9958/IRAMADR_3_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.066</td>
<td>6.445</td>
</tr>
<tr>
<td>47</td>
<td>0.675</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_inc_s1/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.729</td>
<td>6.777</td>
</tr>
<tr>
<td>48</td>
<td>0.675</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_inc_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.729</td>
<td>6.777</td>
</tr>
<tr>
<td>49</td>
<td>0.735</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_3_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.416</td>
</tr>
<tr>
<td>50</td>
<td>0.764</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_3_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.386</td>
</tr>
<tr>
<td>51</td>
<td>0.831</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/CpuAdr_0_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-2.066</td>
<td>10.415</td>
</tr>
<tr>
<td>52</td>
<td>0.833</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/Q</td>
<td>cpu1/u0/IR_6_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.066</td>
<td>6.281</td>
</tr>
<tr>
<td>53</td>
<td>0.859</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.066</td>
<td>6.256</td>
</tr>
<tr>
<td>54</td>
<td>0.446</td>
<td>cpu1/RD_s0/Q</td>
<td>state_iso_1_s5/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.023</td>
<td>4.118</td>
</tr>
<tr>
<td>55</td>
<td>0.936</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_9_s7/CE</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>9.260</td>
<td>-1.986</td>
<td>10.230</td>
</tr>
<tr>
<td>56</td>
<td>0.474</td>
<td>cpu1/RD_s0/Q</td>
<td>state_iso_0_s2/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.023</td>
<td>4.089</td>
</tr>
<tr>
<td>57</td>
<td>0.968</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.066</td>
<td>6.147</td>
</tr>
<tr>
<td>58</td>
<td>0.496</td>
<td>cpu1/RD_s0/Q</td>
<td>ex_bus_rd_n_ff_s1/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.023</td>
<td>4.067</td>
</tr>
<tr>
<td>59</td>
<td>1.018</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_7_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.133</td>
</tr>
<tr>
<td>60</td>
<td>1.036</td>
<td>vdp4/u_v9958/IRAMADR_2_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.066</td>
<td>6.079</td>
</tr>
<tr>
<td>61</td>
<td>1.037</td>
<td>vdp4/u_v9958/IRAMADR_13_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.066</td>
<td>6.078</td>
</tr>
<tr>
<td>62</td>
<td>1.039</td>
<td>vdp4/u_v9958/IRAMADR_8_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.066</td>
<td>6.076</td>
</tr>
<tr>
<td>63</td>
<td>1.063</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_2_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.088</td>
</tr>
<tr>
<td>64</td>
<td>1.066</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_5_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.084</td>
</tr>
<tr>
<td>65</td>
<td>1.177</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_5_s7/CE</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>9.260</td>
<td>-1.986</td>
<td>9.990</td>
</tr>
<tr>
<td>66</td>
<td>1.179</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/CpuAdr_1_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-2.066</td>
<td>10.067</td>
</tr>
<tr>
<td>67</td>
<td>1.200</td>
<td>vdp4/u_v9958/IRAMADR_15_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.066</td>
<td>5.915</td>
</tr>
<tr>
<td>68</td>
<td>1.248</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_5_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.902</td>
</tr>
<tr>
<td>69</td>
<td>1.306</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.066</td>
<td>5.809</td>
</tr>
<tr>
<td>70</td>
<td>1.384</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/Q</td>
<td>cpu1/u0/IR_4_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.066</td>
<td>5.730</td>
</tr>
<tr>
<td>71</td>
<td>1.451</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/Q</td>
<td>cpu1/u0/IR_7_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.066</td>
<td>5.664</td>
</tr>
<tr>
<td>72</td>
<td>1.570</td>
<td>cpu1/IORQ_n_i_s11/I1</td>
<td>cpu1/RD_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-0.327</td>
<td>3.308</td>
</tr>
<tr>
<td>73</td>
<td>1.596</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_hold_s0/CE</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.729</td>
<td>5.855</td>
</tr>
<tr>
<td>74</td>
<td>1.623</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_4_s7/CE</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>9.260</td>
<td>-1.986</td>
<td>9.543</td>
</tr>
<tr>
<td>75</td>
<td>1.681</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_12_s7/CE</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>9.260</td>
<td>-1.986</td>
<td>9.486</td>
</tr>
<tr>
<td>76</td>
<td>1.720</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_15_s7/CE</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>9.260</td>
<td>-1.986</td>
<td>9.447</td>
</tr>
<tr>
<td>77</td>
<td>1.724</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_11_s7/CE</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>9.260</td>
<td>-1.986</td>
<td>9.443</td>
</tr>
<tr>
<td>78</td>
<td>1.785</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_1_s7/CE</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>9.260</td>
<td>-1.986</td>
<td>9.381</td>
</tr>
<tr>
<td>79</td>
<td>1.801</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/Q</td>
<td>cpu1/u0/IR_5_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.066</td>
<td>5.314</td>
</tr>
<tr>
<td>80</td>
<td>1.863</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/Q</td>
<td>cpu1/u0/IR_2_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.066</td>
<td>5.252</td>
</tr>
<tr>
<td>81</td>
<td>2.058</td>
<td>cpu1/n327_s1/I0</td>
<td>cpu1/DI_Reg_0_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-0.327</td>
<td>2.819</td>
</tr>
<tr>
<td>82</td>
<td>2.058</td>
<td>cpu1/n327_s1/I0</td>
<td>cpu1/DI_Reg_6_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-0.327</td>
<td>2.819</td>
</tr>
<tr>
<td>83</td>
<td>2.058</td>
<td>cpu1/n327_s1/I0</td>
<td>cpu1/DI_Reg_7_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-0.327</td>
<td>2.819</td>
</tr>
<tr>
<td>84</td>
<td>2.060</td>
<td>clk_falling_3m6_s0/I0</td>
<td>cpu1/MReq_Inhibit_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-0.327</td>
<td>2.817</td>
</tr>
<tr>
<td>85</td>
<td>2.096</td>
<td>clk_falling_3m6_s0/I0</td>
<td>cpu1/Wait_s_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-0.327</td>
<td>2.782</td>
</tr>
<tr>
<td>86</td>
<td>2.156</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_hold_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.729</td>
<td>5.296</td>
</tr>
<tr>
<td>87</td>
<td>2.228</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/Q</td>
<td>cpu1/u0/IR_0_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.066</td>
<td>4.886</td>
</tr>
<tr>
<td>88</td>
<td>2.245</td>
<td>cpu1/n327_s1/I0</td>
<td>cpu1/DI_Reg_2_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-0.327</td>
<td>2.632</td>
</tr>
<tr>
<td>89</td>
<td>2.245</td>
<td>cpu1/n327_s1/I0</td>
<td>cpu1/DI_Reg_3_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-0.327</td>
<td>2.632</td>
</tr>
<tr>
<td>90</td>
<td>2.263</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_2_s7/CE</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>9.260</td>
<td>-1.986</td>
<td>8.904</td>
</tr>
<tr>
<td>91</td>
<td>2.266</td>
<td>cpu1/WR_n_i_s5/I2</td>
<td>cpu1/WR_n_i_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-0.327</td>
<td>2.612</td>
</tr>
<tr>
<td>92</td>
<td>2.270</td>
<td>vdp4/u_v9958/IRAMADR_6_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.066</td>
<td>4.844</td>
</tr>
<tr>
<td>93</td>
<td>2.278</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_13_s7/CE</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>9.260</td>
<td>-1.986</td>
<td>8.888</td>
</tr>
<tr>
<td>94</td>
<td>2.284</td>
<td>cpu1/IORQ_n_i_s11/I1</td>
<td>cpu1/IORQ_n_i_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-0.327</td>
<td>2.593</td>
</tr>
<tr>
<td>95</td>
<td>2.286</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_0_s7/CE</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>9.260</td>
<td>-1.986</td>
<td>8.880</td>
</tr>
<tr>
<td>96</td>
<td>2.288</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_14_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>9.258</td>
</tr>
<tr>
<td>97</td>
<td>2.288</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_14_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>9.258</td>
</tr>
<tr>
<td>98</td>
<td>2.288</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_14_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>9.258</td>
</tr>
<tr>
<td>99</td>
<td>2.288</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_14_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>9.258</td>
</tr>
<tr>
<td>100</td>
<td>2.292</td>
<td>cpu1/n327_s1/I0</td>
<td>cpu1/DI_Reg_5_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-0.327</td>
<td>2.585</td>
</tr>
<tr>
<td>101</td>
<td>2.297</td>
<td>cpu1/n327_s1/I0</td>
<td>cpu1/DI_Reg_1_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-0.327</td>
<td>2.580</td>
</tr>
<tr>
<td>102</td>
<td>2.301</td>
<td>cpu1/n327_s1/I0</td>
<td>cpu1/DI_Reg_4_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-0.327</td>
<td>2.576</td>
</tr>
<tr>
<td>103</td>
<td>2.360</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/Q</td>
<td>cpu1/u0/IR_3_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.066</td>
<td>4.755</td>
</tr>
<tr>
<td>104</td>
<td>2.360</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_2_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.729</td>
<td>5.091</td>
</tr>
<tr>
<td>105</td>
<td>2.377</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_3_s7/CE</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>9.260</td>
<td>-1.986</td>
<td>8.790</td>
</tr>
<tr>
<td>106</td>
<td>2.405</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_4_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.729</td>
<td>5.047</td>
</tr>
<tr>
<td>107</td>
<td>2.424</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_8_s7/CE</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>9.260</td>
<td>-1.986</td>
<td>8.742</td>
</tr>
<tr>
<td>108</td>
<td>2.469</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_5_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.729</td>
<td>4.982</td>
</tr>
<tr>
<td>109</td>
<td>2.518</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_16_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>9.029</td>
</tr>
<tr>
<td>110</td>
<td>2.518</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_14_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>9.029</td>
</tr>
<tr>
<td>111</td>
<td>2.518</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_22_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>9.029</td>
</tr>
<tr>
<td>112</td>
<td>2.518</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_16_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>9.029</td>
</tr>
<tr>
<td>113</td>
<td>2.518</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_14_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>9.029</td>
</tr>
<tr>
<td>114</td>
<td>2.518</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_16_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>9.029</td>
</tr>
<tr>
<td>115</td>
<td>2.518</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_14_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>9.029</td>
</tr>
<tr>
<td>116</td>
<td>2.518</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_16_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>9.029</td>
</tr>
<tr>
<td>117</td>
<td>2.525</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_11_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>9.021</td>
</tr>
<tr>
<td>118</td>
<td>2.525</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_22_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>9.021</td>
</tr>
<tr>
<td>119</td>
<td>2.525</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_11_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>9.021</td>
</tr>
<tr>
<td>120</td>
<td>2.525</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_22_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>9.021</td>
</tr>
<tr>
<td>121</td>
<td>2.525</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_23_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>9.021</td>
</tr>
<tr>
<td>122</td>
<td>2.556</td>
<td>cpu1/MREQ_s5/I2</td>
<td>cpu1/MREQ_s0/CE</td>
<td>clock_3m6:[F]</td>
<td>clock_108m:[F]</td>
<td>4.629</td>
<td>-0.327</td>
<td>2.321</td>
</tr>
<tr>
<td>123</td>
<td>2.702</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/off_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>2.066</td>
<td>4.413</td>
</tr>
<tr>
<td>124</td>
<td>2.703</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_15_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.843</td>
</tr>
<tr>
<td>125</td>
<td>2.703</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_23_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.843</td>
</tr>
<tr>
<td>126</td>
<td>2.703</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_15_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.843</td>
</tr>
<tr>
<td>127</td>
<td>2.703</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_23_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.843</td>
</tr>
<tr>
<td>128</td>
<td>2.703</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_15_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.843</td>
</tr>
<tr>
<td>129</td>
<td>2.703</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_23_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.843</td>
</tr>
<tr>
<td>130</td>
<td>2.703</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_15_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.843</td>
</tr>
<tr>
<td>131</td>
<td>2.703</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_23_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.843</td>
</tr>
<tr>
<td>132</td>
<td>2.715</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_9_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.831</td>
</tr>
<tr>
<td>133</td>
<td>2.715</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_10_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.831</td>
</tr>
<tr>
<td>134</td>
<td>2.715</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.831</td>
</tr>
<tr>
<td>135</td>
<td>2.715</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.831</td>
</tr>
<tr>
<td>136</td>
<td>2.715</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_22_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.831</td>
</tr>
<tr>
<td>137</td>
<td>2.715</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_10_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.831</td>
</tr>
<tr>
<td>138</td>
<td>2.723</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_7_s7/CE</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>9.260</td>
<td>-1.986</td>
<td>8.443</td>
</tr>
<tr>
<td>139</td>
<td>2.773</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_6_s7/CE</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>9.260</td>
<td>-1.986</td>
<td>8.393</td>
</tr>
<tr>
<td>140</td>
<td>2.781</td>
<td>memory_ctrl/vram/u_sdram/state_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>6.435</td>
</tr>
<tr>
<td>141</td>
<td>2.781</td>
<td>memory_ctrl/vram/u_sdram/state_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>6.435</td>
</tr>
<tr>
<td>142</td>
<td>2.786</td>
<td>memory_ctrl/vram/u_sdram/state_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>6.430</td>
</tr>
<tr>
<td>143</td>
<td>2.799</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_16_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.748</td>
</tr>
<tr>
<td>144</td>
<td>2.799</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_18_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.748</td>
</tr>
<tr>
<td>145</td>
<td>2.799</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_8_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.748</td>
</tr>
<tr>
<td>146</td>
<td>2.799</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.748</td>
</tr>
<tr>
<td>147</td>
<td>2.799</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.748</td>
</tr>
<tr>
<td>148</td>
<td>2.799</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_8_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.748</td>
</tr>
<tr>
<td>149</td>
<td>2.799</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_11_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.748</td>
</tr>
<tr>
<td>150</td>
<td>2.799</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_21_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.748</td>
</tr>
<tr>
<td>151</td>
<td>1.400</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>ex_bus_wr_n_ff_s1/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.023</td>
<td>3.163</td>
</tr>
<tr>
<td>152</td>
<td>2.841</td>
<td>memory_ctrl/vram/u_sdram/state_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>6.374</td>
</tr>
<tr>
<td>153</td>
<td>2.854</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_19_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.692</td>
</tr>
<tr>
<td>154</td>
<td>2.854</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_19_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.692</td>
</tr>
<tr>
<td>155</td>
<td>2.860</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_4_s1/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.729</td>
<td>4.592</td>
</tr>
<tr>
<td>156</td>
<td>2.860</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_4_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.729</td>
<td>4.592</td>
</tr>
<tr>
<td>157</td>
<td>2.883</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_1_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.729</td>
<td>4.568</td>
</tr>
<tr>
<td>158</td>
<td>2.911</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_0_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.729</td>
<td>4.540</td>
</tr>
<tr>
<td>159</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_8_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>160</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_9_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>161</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_10_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>162</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_11_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>163</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_13_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>164</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_14_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>165</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_15_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>166</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_17_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>167</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_19_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>168</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_20_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>169</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_21_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>170</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_23_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>171</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>172</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>173</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_21_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>174</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_10_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>175</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_13_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>176</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_15_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>177</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_17_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>178</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_19_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>179</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>180</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_21_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>181</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_23_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>182</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>183</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>184</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_21_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>185</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_13_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>186</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_15_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>187</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_17_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>188</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_19_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>189</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_20_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>190</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_23_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>191</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_13_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>192</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_18_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>193</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>194</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_8_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>195</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_9_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>196</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_10_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>197</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_13_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>198</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_15_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>199</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_17_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
<tr>
<td>200</td>
<td>2.933</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_19_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>8.613</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.680</td>
<td>vdp4/audioclkd/n126_s0/I3</td>
<td>vdp4/audioclkd/clkd_s0/D</td>
<td>clock_audio:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.924</td>
<td>0.293</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.591</td>
<td>audio_sample_13_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s10/DI[1]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.694</td>
<td>1.153</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.591</td>
<td>audio_sample_7_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s6/DI[3]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.694</td>
<td>1.153</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.591</td>
<td>audio_sample_3_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s4/DI[3]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.694</td>
<td>1.153</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.591</td>
<td>audio_sample_1_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s4/DI[1]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.694</td>
<td>1.153</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.591</td>
<td>audio_sample_0_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s4/DI[0]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.694</td>
<td>1.153</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.572</td>
<td>audio_sample_14_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s10/DI[2]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.694</td>
<td>1.172</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.497</td>
<td>cpu1/Req_Inhibit_s0/Q</td>
<td>vdp4/cs_latch_1_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.694</td>
<td>1.245</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.439</td>
<td>audio_sample_11_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s8/DI[3]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.694</td>
<td>1.305</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.439</td>
<td>audio_sample_10_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s8/DI[2]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.694</td>
<td>1.305</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.439</td>
<td>audio_sample_9_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s8/DI[1]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.694</td>
<td>1.305</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.420</td>
<td>audio_sample_8_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s8/DI[0]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.694</td>
<td>1.324</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.420</td>
<td>audio_sample_5_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s6/DI[1]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.694</td>
<td>1.324</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.420</td>
<td>audio_sample_2_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s4/DI[2]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.694</td>
<td>1.324</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.412</td>
<td>cpu1/u0/A_i_14_s451/Q</td>
<td>bus_addr_demux_12_s7/CE</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.418</td>
<td>1.056</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.401</td>
<td>audio_sample_12_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s10/DI[0]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.694</td>
<td>1.343</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.401</td>
<td>audio_sample_6_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s6/DI[2]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.694</td>
<td>1.343</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.401</td>
<td>audio_sample_4_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s6/DI[0]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.694</td>
<td>1.343</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.348</td>
<td>cpu1/u0/A_i_14_s460/Q</td>
<td>bus_addr_demux_9_s7/CE</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.418</td>
<td>1.119</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.318</td>
<td>cpu1/u0/DO_7_s0/Q</td>
<td>vdp4/CpuDbo_7_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.694</td>
<td>1.424</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.314</td>
<td>cpu1/u0/DO_6_s0/Q</td>
<td>vdp4/CpuDbo_6_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.694</td>
<td>1.429</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.243</td>
<td>cpu1/u0/A_i_14_s475/Q</td>
<td>bus_addr_demux_4_s7/CE</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.418</td>
<td>1.224</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.187</td>
<td>cpu1/u0/A_i_14_s448/Q</td>
<td>bus_addr_demux_13_s7/CE</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.418</td>
<td>1.280</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.121</td>
<td>cpu1/u0/DO_3_s0/Q</td>
<td>vdp4/CpuDbo_3_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.694</td>
<td>1.622</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.113</td>
<td>cpu1/u0/DO_2_s0/Q</td>
<td>vdp4/CpuDbo_2_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.694</td>
<td>1.630</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.671</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_10_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>11.886</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.671</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_10_s1/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>11.886</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.767</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_5_s1/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.982</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.707</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_9_s1/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.923</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.707</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_9_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.923</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.603</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_11_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.539</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_15_s1/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.755</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.478</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_12_s1/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.694</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.478</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_12_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.694</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.464</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_11_s1/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.679</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.214</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_3_s1/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.429</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.103</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_15_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.319</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.095</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_1_s1/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.310</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.042</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_8_s1/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.257</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.026</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_4_s1/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.241</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.026</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_4_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>10.241</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.023</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bus_addr_demux_10_s7/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>9.260</td>
<td>-1.986</td>
<td>12.190</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.955</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.852</td>
<td>-2.541</td>
<td>5.121</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.955</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.852</td>
<td>-2.541</td>
<td>5.121</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.955</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.852</td>
<td>-2.541</td>
<td>5.121</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.945</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.851</td>
<td>-2.548</td>
<td>5.121</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.945</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.851</td>
<td>-2.548</td>
<td>5.121</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.945</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.851</td>
<td>-2.548</td>
<td>5.121</td>
</tr>
<tr>
<td>24</td>
<td>6.278</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>5.121</td>
</tr>
<tr>
<td>25</td>
<td>6.278</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-2.370</td>
<td>5.121</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.026</td>
<td>cpu1/u0/A_i_14_s472/Q</td>
<td>bus_addr_demux_5_s7/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.418</td>
<td>1.441</td>
</tr>
<tr>
<td>2</td>
<td>0.135</td>
<td>cpu1/u0/A_i_14_s451/Q</td>
<td>bus_addr_demux_12_s7/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.418</td>
<td>1.602</td>
</tr>
<tr>
<td>3</td>
<td>0.219</td>
<td>cpu1/u0/A_i_14_s475/Q</td>
<td>bus_addr_demux_4_s7/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.418</td>
<td>1.686</td>
</tr>
<tr>
<td>4</td>
<td>0.238</td>
<td>cpu1/u0/A_i_14_s448/Q</td>
<td>bus_addr_demux_13_s7/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.418</td>
<td>1.705</td>
</tr>
<tr>
<td>5</td>
<td>0.243</td>
<td>cpu1/u0/A_i_14_s463/Q</td>
<td>bus_addr_demux_8_s7/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.418</td>
<td>1.710</td>
</tr>
<tr>
<td>6</td>
<td>0.375</td>
<td>cpu1/u0/A_i_14_s478/Q</td>
<td>bus_addr_demux_3_s7/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.418</td>
<td>1.842</td>
</tr>
<tr>
<td>7</td>
<td>0.379</td>
<td>cpu1/u0/A_i_14_s460/Q</td>
<td>bus_addr_demux_9_s7/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.418</td>
<td>1.847</td>
</tr>
<tr>
<td>8</td>
<td>0.487</td>
<td>cpu1/u0/A_i_14_s469/Q</td>
<td>bus_addr_demux_6_s7/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.418</td>
<td>1.954</td>
</tr>
<tr>
<td>9</td>
<td>0.492</td>
<td>cpu1/u0/A_i_14_s466/Q</td>
<td>bus_addr_demux_7_s7/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.418</td>
<td>1.959</td>
</tr>
<tr>
<td>10</td>
<td>0.584</td>
<td>cpu1/u0/A_i_14_s457/Q</td>
<td>bus_addr_demux_10_s7/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.418</td>
<td>2.052</td>
</tr>
<tr>
<td>11</td>
<td>0.631</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.001</td>
<td>-2.510</td>
<td>3.364</td>
</tr>
<tr>
<td>12</td>
<td>0.631</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.001</td>
<td>-2.510</td>
<td>3.364</td>
</tr>
<tr>
<td>13</td>
<td>0.631</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.001</td>
<td>-2.510</td>
<td>3.364</td>
</tr>
<tr>
<td>14</td>
<td>0.635</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.503</td>
<td>3.364</td>
</tr>
<tr>
<td>15</td>
<td>0.635</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.503</td>
<td>3.364</td>
</tr>
<tr>
<td>16</td>
<td>0.635</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.503</td>
<td>3.364</td>
</tr>
<tr>
<td>17</td>
<td>0.663</td>
<td>cpu1/u0/A_i_14_s484/Q</td>
<td>bus_addr_demux_1_s7/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.418</td>
<td>2.130</td>
</tr>
<tr>
<td>18</td>
<td>0.727</td>
<td>cpu1/u0/A_i_14_s442/Q</td>
<td>bus_addr_demux_2_s7/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_reset:[R]</td>
<td>0.001</td>
<td>-1.418</td>
<td>2.194</td>
</tr>
<tr>
<td>19</td>
<td>0.804</td>
<td>n1322_s1/I0</td>
<td>bus_addr_demux_14_s7/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_reset:[R]</td>
<td>0.000</td>
<td>-1.648</td>
<td>2.466</td>
</tr>
<tr>
<td>20</td>
<td>0.925</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_inc_s4/CLEAR</td>
<td>clock_env_reset:[F]</td>
<td>clock_env_reset:[F]</td>
<td>0.000</td>
<td>-1.406</td>
<td>2.345</td>
</tr>
<tr>
<td>21</td>
<td>0.930</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_4_s4/CLEAR</td>
<td>clock_env_reset:[F]</td>
<td>clock_env_reset:[F]</td>
<td>0.000</td>
<td>-1.406</td>
<td>2.350</td>
</tr>
<tr>
<td>22</td>
<td>0.937</td>
<td>n1378_s1/I0</td>
<td>bus_addr_demux_0_s7/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_reset:[R]</td>
<td>0.000</td>
<td>-1.648</td>
<td>2.599</td>
</tr>
<tr>
<td>23</td>
<td>1.214</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.924</td>
<td>3.364</td>
</tr>
<tr>
<td>24</td>
<td>1.214</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.924</td>
<td>3.364</td>
</tr>
<tr>
<td>25</td>
<td>1.214</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.924</td>
<td>3.364</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.283</td>
<td>4.533</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.283</td>
<td>4.533</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>cpu1/u0/BusB_0_s199</td>
</tr>
<tr>
<td>3</td>
<td>3.283</td>
<td>4.533</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>psg1/tone_gen_cnt[3]_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.283</td>
<td>4.533</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>scc1/SccCh/ff_ptr_ch_d_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.283</td>
<td>4.533</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>scc1/SccCh/ff_ptr_ch_d_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.283</td>
<td>4.533</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>scc1/SccCh/ff_ch_num_0_s2</td>
</tr>
<tr>
<td>7</td>
<td>3.283</td>
<td>4.533</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>scc1/SccCh/add_816_s3</td>
</tr>
<tr>
<td>8</td>
<td>3.283</td>
<td>4.533</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.283</td>
<td>4.533</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>3.283</td>
<td>4.533</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 200 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>11.851</td>
<td>1.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>exp_slot3_req_w_s5/I3</td>
</tr>
<tr>
<td>12.428</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s5/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>13.076</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>13.913</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][B]</td>
<td>exp_slot3_req_w_s8/I3</td>
</tr>
<tr>
<td>14.625</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C14[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">exp_slot3_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>exp_slot3_1_s0/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>exp_slot3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.584, 30.542%; route: 7.599, 50.635%; tC2Q: 2.825, 18.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>11.851</td>
<td>1.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>exp_slot3_req_w_s5/I3</td>
</tr>
<tr>
<td>12.428</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s5/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>13.076</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>13.913</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][B]</td>
<td>exp_slot3_req_w_s8/I3</td>
</tr>
<tr>
<td>14.625</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C14[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td style=" font-weight:bold;">exp_slot3_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>exp_slot3_3_s0/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[2][A]</td>
<td>exp_slot3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.584, 30.542%; route: 7.599, 50.635%; tC2Q: 2.825, 18.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>11.851</td>
<td>1.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>exp_slot3_req_w_s5/I3</td>
</tr>
<tr>
<td>12.428</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s5/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>13.076</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>13.913</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][B]</td>
<td>exp_slot3_req_w_s8/I3</td>
</tr>
<tr>
<td>14.625</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C14[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">exp_slot3_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>exp_slot3_4_s0/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>exp_slot3_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.584, 30.542%; route: 7.599, 50.635%; tC2Q: 2.825, 18.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>11.851</td>
<td>1.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>exp_slot3_req_w_s5/I3</td>
</tr>
<tr>
<td>12.428</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s5/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>13.076</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>13.913</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][B]</td>
<td>exp_slot3_req_w_s8/I3</td>
</tr>
<tr>
<td>14.625</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C14[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td style=" font-weight:bold;">exp_slot3_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][B]</td>
<td>exp_slot3_5_s0/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[1][B]</td>
<td>exp_slot3_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.584, 30.542%; route: 7.599, 50.635%; tC2Q: 2.825, 18.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>11.851</td>
<td>1.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>exp_slot3_req_w_s5/I3</td>
</tr>
<tr>
<td>12.428</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s5/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>13.076</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>13.913</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][B]</td>
<td>exp_slot3_req_w_s8/I3</td>
</tr>
<tr>
<td>14.625</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C14[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>15.078</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" font-weight:bold;">exp_slot3_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>exp_slot3_0_s0/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>exp_slot3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.584, 31.026%; route: 7.365, 49.853%; tC2Q: 2.825, 19.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>11.851</td>
<td>1.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>exp_slot3_req_w_s5/I3</td>
</tr>
<tr>
<td>12.428</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s5/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>13.076</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>13.913</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][B]</td>
<td>exp_slot3_req_w_s8/I3</td>
</tr>
<tr>
<td>14.625</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C14[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>15.078</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td style=" font-weight:bold;">exp_slot3_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>exp_slot3_2_s0/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>exp_slot3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.584, 31.026%; route: 7.365, 49.853%; tC2Q: 2.825, 19.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>11.851</td>
<td>1.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>exp_slot3_req_w_s5/I3</td>
</tr>
<tr>
<td>12.428</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s5/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>13.076</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>13.913</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][B]</td>
<td>exp_slot3_req_w_s8/I3</td>
</tr>
<tr>
<td>14.625</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C14[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>15.078</td>
<td>0.453</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">exp_slot3_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>exp_slot3_6_s0/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>exp_slot3_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.584, 31.026%; route: 7.365, 49.853%; tC2Q: 2.825, 19.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>11.851</td>
<td>1.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>exp_slot3_req_w_s5/I3</td>
</tr>
<tr>
<td>12.428</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s5/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>13.076</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>13.913</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][B]</td>
<td>exp_slot3_req_w_s8/I3</td>
</tr>
<tr>
<td>14.625</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R8C14[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>15.038</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td style=" font-weight:bold;">exp_slot3_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>exp_slot3_7_s0/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>exp_slot3_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.584, 31.110%; route: 7.325, 49.717%; tC2Q: 2.825, 19.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_demux_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>11.298</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[2][B]</td>
<td>n58_s0/I1</td>
</tr>
<tr>
<td>12.011</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C11[2][B]</td>
<td style=" background: #97FFFF;">n58_s0/COUT</td>
</tr>
<tr>
<td>12.011</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td>n59_s0/CIN</td>
</tr>
<tr>
<td>12.055</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C12[0][A]</td>
<td style=" background: #97FFFF;">n59_s0/COUT</td>
</tr>
<tr>
<td>12.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td>n60_s0/CIN</td>
</tr>
<tr>
<td>12.099</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[0][B]</td>
<td style=" background: #97FFFF;">n60_s0/COUT</td>
</tr>
<tr>
<td>12.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td>n61_s0/CIN</td>
</tr>
<tr>
<td>12.143</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][A]</td>
<td style=" background: #97FFFF;">n61_s0/COUT</td>
</tr>
<tr>
<td>12.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td>n62_s0/CIN</td>
</tr>
<tr>
<td>12.187</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[1][B]</td>
<td style=" background: #97FFFF;">n62_s0/COUT</td>
</tr>
<tr>
<td>12.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td>n63_s0/CIN</td>
</tr>
<tr>
<td>12.231</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C12[2][A]</td>
<td style=" background: #97FFFF;">n63_s0/COUT</td>
</tr>
<tr>
<td>13.916</td>
<td>1.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>n102_s6/I3</td>
</tr>
<tr>
<td>14.629</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td style=" background: #97FFFF;">n102_s6/F</td>
</tr>
<tr>
<td>14.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td style=" font-weight:bold;">state_demux_0_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>state_demux_0_s6/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C15[1][A]</td>
<td>state_demux_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.292, 29.966%; route: 7.207, 50.313%; tC2Q: 2.825, 19.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/io_state_r_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.082</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.907</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>31.811</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C11[2][B]</td>
<td>cpu1/u0/n1107_s3/I3</td>
</tr>
<tr>
<td>32.523</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C11[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s3/F</td>
</tr>
<tr>
<td>32.525</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[3][A]</td>
<td>cpu1/u0/n1107_s1/I1</td>
</tr>
<tr>
<td>33.171</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s1/F</td>
</tr>
<tr>
<td>34.372</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][B]</td>
<td>cpu1/u0/A_i_2_s9/I0</td>
</tr>
<tr>
<td>34.836</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s9/F</td>
</tr>
<tr>
<td>35.890</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>cpu1/u0/A_i_2_s10/I2</td>
</tr>
<tr>
<td>36.536</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R14C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s10/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C11[2][B]</td>
<td>n424_s2/I0</td>
</tr>
<tr>
<td>38.176</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C11[2][B]</td>
<td style=" background: #97FFFF;">n424_s2/F</td>
</tr>
<tr>
<td>39.048</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>vdp4/n77_s3/I3</td>
</tr>
<tr>
<td>39.614</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">vdp4/n77_s3/F</td>
</tr>
<tr>
<td>41.406</td>
<td>1.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C24[0][B]</td>
<td>vdp_csw_n_s3/I1</td>
</tr>
<tr>
<td>42.092</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C24[0][B]</td>
<td style=" background: #97FFFF;">vdp_csw_n_s3/F</td>
</tr>
<tr>
<td>42.094</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>vdp4/CpuDbo_7_s4/I3</td>
</tr>
<tr>
<td>42.806</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" background: #97FFFF;">vdp4/CpuDbo_7_s4/F</td>
</tr>
<tr>
<td>42.806</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">vdp4/io_state_r_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.890</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>39.407</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>vdp4/io_state_r_s5/CLK</td>
</tr>
<tr>
<td>39.372</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/io_state_r_s5</td>
</tr>
<tr>
<td>39.328</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>vdp4/io_state_r_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.128, 34.823%; route: 6.772, 45.991%; tC2Q: 2.825, 19.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.082</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.907</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>31.811</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C11[2][B]</td>
<td>cpu1/u0/n1107_s3/I3</td>
</tr>
<tr>
<td>32.523</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C11[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s3/F</td>
</tr>
<tr>
<td>32.525</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[3][A]</td>
<td>cpu1/u0/n1107_s1/I1</td>
</tr>
<tr>
<td>33.171</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s1/F</td>
</tr>
<tr>
<td>34.372</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][B]</td>
<td>cpu1/u0/A_i_2_s9/I0</td>
</tr>
<tr>
<td>34.836</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s9/F</td>
</tr>
<tr>
<td>35.890</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>cpu1/u0/A_i_2_s10/I2</td>
</tr>
<tr>
<td>36.536</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R14C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s10/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C11[2][B]</td>
<td>n424_s2/I0</td>
</tr>
<tr>
<td>38.176</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C11[2][B]</td>
<td style=" background: #97FFFF;">n424_s2/F</td>
</tr>
<tr>
<td>39.048</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>vdp4/n77_s3/I3</td>
</tr>
<tr>
<td>39.614</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">vdp4/n77_s3/F</td>
</tr>
<tr>
<td>41.210</td>
<td>1.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>vdp_csr_n_s5/I3</td>
</tr>
<tr>
<td>41.896</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">vdp_csr_n_s5/F</td>
</tr>
<tr>
<td>42.076</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[2][A]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.890</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>39.407</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[2][A]</td>
<td>vdp4/cs_latch_1_s0/CLK</td>
</tr>
<tr>
<td>39.372</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td>39.328</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C23[2][A]</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.415, 31.549%; route: 6.754, 48.265%; tC2Q: 2.825, 20.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.082</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.907</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>31.811</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C11[2][B]</td>
<td>cpu1/u0/n1107_s3/I3</td>
</tr>
<tr>
<td>32.523</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C11[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s3/F</td>
</tr>
<tr>
<td>32.525</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[3][A]</td>
<td>cpu1/u0/n1107_s1/I1</td>
</tr>
<tr>
<td>33.171</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s1/F</td>
</tr>
<tr>
<td>34.372</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][B]</td>
<td>cpu1/u0/A_i_2_s9/I0</td>
</tr>
<tr>
<td>34.836</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s9/F</td>
</tr>
<tr>
<td>35.890</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>cpu1/u0/A_i_2_s10/I2</td>
</tr>
<tr>
<td>36.536</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R14C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s10/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C11[2][B]</td>
<td>n424_s2/I0</td>
</tr>
<tr>
<td>38.176</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C11[2][B]</td>
<td style=" background: #97FFFF;">n424_s2/F</td>
</tr>
<tr>
<td>39.048</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>vdp4/n77_s3/I3</td>
</tr>
<tr>
<td>39.614</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">vdp4/n77_s3/F</td>
</tr>
<tr>
<td>41.210</td>
<td>1.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[3][A]</td>
<td>vdp_csw_n_s4/I2</td>
</tr>
<tr>
<td>41.787</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C23[3][A]</td>
<td style=" background: #97FFFF;">vdp_csw_n_s4/F</td>
</tr>
<tr>
<td>41.967</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.890</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>39.407</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>vdp4/cs_latch_0_s0/CLK</td>
</tr>
<tr>
<td>39.372</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
<tr>
<td>39.328</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C23[1][B]</td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.306, 31.012%; route: 6.754, 48.643%; tC2Q: 2.825, 20.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>559.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audio_sample_word0[1]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>556.408</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>557.925</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>vdp4/audio_sample_word0[1]_0_s2/CLK</td>
</tr>
<tr>
<td>558.215</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R42C24[2][B]</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s2/Q</td>
</tr>
<tr>
<td>559.090</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C22</td>
<td>vdp4/audio_sample_word0[1]_0_s8/AD[0]</td>
</tr>
<tr>
<td>559.776</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C22</td>
<td style=" background: #97FFFF;">vdp4/audio_sample_word0[1]_0_s8/DO[0]</td>
</tr>
<tr>
<td>559.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>R44C43[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>557.364</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_8_s0/CLK</td>
</tr>
<tr>
<td>557.329</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_8_s0</td>
</tr>
<tr>
<td>557.285</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C22[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.562</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.686, 37.070%; route: 0.875, 47.265%; tC2Q: 0.290, 15.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>559.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audio_sample_word0[1]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>556.408</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>557.925</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>vdp4/audio_sample_word0[1]_0_s2/CLK</td>
</tr>
<tr>
<td>558.215</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R42C24[2][B]</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s2/Q</td>
</tr>
<tr>
<td>559.090</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C22</td>
<td>vdp4/audio_sample_word0[1]_0_s8/AD[0]</td>
</tr>
<tr>
<td>559.776</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C22</td>
<td style=" background: #97FFFF;">vdp4/audio_sample_word0[1]_0_s8/DO[1]</td>
</tr>
<tr>
<td>559.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>R44C43[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>557.364</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_9_s0/CLK</td>
</tr>
<tr>
<td>557.329</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_9_s0</td>
</tr>
<tr>
<td>557.285</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C22[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.562</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.686, 37.070%; route: 0.875, 47.265%; tC2Q: 0.290, 15.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>559.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audio_sample_word0[1]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>556.408</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>557.925</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>vdp4/audio_sample_word0[1]_0_s2/CLK</td>
</tr>
<tr>
<td>558.215</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R42C24[2][B]</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s2/Q</td>
</tr>
<tr>
<td>559.090</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C22</td>
<td>vdp4/audio_sample_word0[1]_0_s8/AD[0]</td>
</tr>
<tr>
<td>559.776</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C22</td>
<td style=" background: #97FFFF;">vdp4/audio_sample_word0[1]_0_s8/DO[2]</td>
</tr>
<tr>
<td>559.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>R44C43[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>557.364</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0/CLK</td>
</tr>
<tr>
<td>557.329</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0</td>
</tr>
<tr>
<td>557.285</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C22[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.562</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.686, 37.070%; route: 0.875, 47.265%; tC2Q: 0.290, 15.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>559.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audio_sample_word0[1]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>556.408</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>557.925</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>vdp4/audio_sample_word0[1]_0_s2/CLK</td>
</tr>
<tr>
<td>558.215</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R42C24[2][B]</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s2/Q</td>
</tr>
<tr>
<td>559.090</td>
<td>0.875</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C22</td>
<td>vdp4/audio_sample_word0[1]_0_s8/AD[0]</td>
</tr>
<tr>
<td>559.776</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C22</td>
<td style=" background: #97FFFF;">vdp4/audio_sample_word0[1]_0_s8/DO[3]</td>
</tr>
<tr>
<td>559.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>R44C43[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>557.364</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_11_s0/CLK</td>
</tr>
<tr>
<td>557.329</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_11_s0</td>
</tr>
<tr>
<td>557.285</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C22[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.562</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.686, 37.070%; route: 0.875, 47.265%; tC2Q: 0.290, 15.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuWrt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.082</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.907</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>31.811</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C11[2][B]</td>
<td>cpu1/u0/n1107_s3/I3</td>
</tr>
<tr>
<td>32.523</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C11[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s3/F</td>
</tr>
<tr>
<td>32.525</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[3][A]</td>
<td>cpu1/u0/n1107_s1/I1</td>
</tr>
<tr>
<td>33.171</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s1/F</td>
</tr>
<tr>
<td>34.372</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][B]</td>
<td>cpu1/u0/A_i_2_s9/I0</td>
</tr>
<tr>
<td>34.836</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s9/F</td>
</tr>
<tr>
<td>35.890</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>cpu1/u0/A_i_2_s10/I2</td>
</tr>
<tr>
<td>36.536</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R14C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s10/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C11[2][B]</td>
<td>n424_s2/I0</td>
</tr>
<tr>
<td>38.176</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C11[2][B]</td>
<td style=" background: #97FFFF;">n424_s2/F</td>
</tr>
<tr>
<td>39.048</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>vdp4/n77_s3/I3</td>
</tr>
<tr>
<td>39.614</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">vdp4/n77_s3/F</td>
</tr>
<tr>
<td>41.067</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>vdp4/n78_s3/I2</td>
</tr>
<tr>
<td>41.645</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td style=" background: #97FFFF;">vdp4/n78_s3/F</td>
</tr>
<tr>
<td>41.645</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">vdp4/CpuWrt_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.890</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>39.407</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>vdp4/CpuWrt_s0/CLK</td>
</tr>
<tr>
<td>39.372</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuWrt_s0</td>
</tr>
<tr>
<td>39.328</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>vdp4/CpuWrt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.306, 31.750%; route: 6.432, 47.421%; tC2Q: 2.825, 20.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>559.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audio_sample_word0[1]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>556.408</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>557.925</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>vdp4/audio_sample_word0[1]_0_s2/CLK</td>
</tr>
<tr>
<td>558.215</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R42C24[2][B]</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s2/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>0.560</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C23</td>
<td>vdp4/audio_sample_word0[1]_0_s6/AD[0]</td>
</tr>
<tr>
<td>559.461</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C23</td>
<td style=" background: #97FFFF;">vdp4/audio_sample_word0[1]_0_s6/DO[0]</td>
</tr>
<tr>
<td>559.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>R44C43[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>557.364</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_4_s0/CLK</td>
</tr>
<tr>
<td>557.329</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_4_s0</td>
</tr>
<tr>
<td>557.285</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C23[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.562</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.686, 44.666%; route: 0.560, 36.459%; tC2Q: 0.290, 18.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>559.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audio_sample_word0[1]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>556.408</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>557.925</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>vdp4/audio_sample_word0[1]_0_s2/CLK</td>
</tr>
<tr>
<td>558.215</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R42C24[2][B]</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s2/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>0.560</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C23</td>
<td>vdp4/audio_sample_word0[1]_0_s6/AD[0]</td>
</tr>
<tr>
<td>559.461</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C23</td>
<td style=" background: #97FFFF;">vdp4/audio_sample_word0[1]_0_s6/DO[1]</td>
</tr>
<tr>
<td>559.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>R44C43[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>557.364</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_5_s0/CLK</td>
</tr>
<tr>
<td>557.329</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_5_s0</td>
</tr>
<tr>
<td>557.285</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C23[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.562</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.686, 44.666%; route: 0.560, 36.459%; tC2Q: 0.290, 18.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>559.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audio_sample_word0[1]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>556.408</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>557.925</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>vdp4/audio_sample_word0[1]_0_s2/CLK</td>
</tr>
<tr>
<td>558.215</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R42C24[2][B]</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s2/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>0.560</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C23</td>
<td>vdp4/audio_sample_word0[1]_0_s6/AD[0]</td>
</tr>
<tr>
<td>559.461</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C23</td>
<td style=" background: #97FFFF;">vdp4/audio_sample_word0[1]_0_s6/DO[2]</td>
</tr>
<tr>
<td>559.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>R44C43[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>557.364</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_6_s0/CLK</td>
</tr>
<tr>
<td>557.329</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_6_s0</td>
</tr>
<tr>
<td>557.285</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C23[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.562</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.686, 44.666%; route: 0.560, 36.459%; tC2Q: 0.290, 18.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>559.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audio_sample_word0[1]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>556.408</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>557.925</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>vdp4/audio_sample_word0[1]_0_s2/CLK</td>
</tr>
<tr>
<td>558.215</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R42C24[2][B]</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s2/Q</td>
</tr>
<tr>
<td>558.775</td>
<td>0.560</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R41C23</td>
<td>vdp4/audio_sample_word0[1]_0_s6/AD[0]</td>
</tr>
<tr>
<td>559.461</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C23</td>
<td style=" background: #97FFFF;">vdp4/audio_sample_word0[1]_0_s6/DO[3]</td>
</tr>
<tr>
<td>559.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>R44C43[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>557.364</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_7_s0/CLK</td>
</tr>
<tr>
<td>557.329</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_7_s0</td>
</tr>
<tr>
<td>557.285</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C23[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.562</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.686, 44.666%; route: 0.560, 36.459%; tC2Q: 0.290, 18.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>559.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audio_sample_word0[1]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>556.408</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>557.925</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>vdp4/audio_sample_word0[1]_0_s2/CLK</td>
</tr>
<tr>
<td>558.215</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R42C24[2][B]</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s2/Q</td>
</tr>
<tr>
<td>558.750</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R41C24</td>
<td>vdp4/audio_sample_word0[1]_0_s10/AD[0]</td>
</tr>
<tr>
<td>559.437</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C24</td>
<td style=" background: #97FFFF;">vdp4/audio_sample_word0[1]_0_s10/DO[0]</td>
</tr>
<tr>
<td>559.437</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>R44C43[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>557.364</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_12_s0/CLK</td>
</tr>
<tr>
<td>557.329</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_12_s0</td>
</tr>
<tr>
<td>557.285</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C24[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.562</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.686, 45.387%; route: 0.536, 35.433%; tC2Q: 0.290, 19.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>559.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audio_sample_word0[1]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>556.408</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>557.925</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>vdp4/audio_sample_word0[1]_0_s2/CLK</td>
</tr>
<tr>
<td>558.215</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R42C24[2][B]</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s2/Q</td>
</tr>
<tr>
<td>558.750</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R41C24</td>
<td>vdp4/audio_sample_word0[1]_0_s10/AD[0]</td>
</tr>
<tr>
<td>559.437</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C24</td>
<td style=" background: #97FFFF;">vdp4/audio_sample_word0[1]_0_s10/DO[1]</td>
</tr>
<tr>
<td>559.437</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>R44C43[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>557.364</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_13_s0/CLK</td>
</tr>
<tr>
<td>557.329</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_13_s0</td>
</tr>
<tr>
<td>557.285</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C24[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.562</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.686, 45.387%; route: 0.536, 35.433%; tC2Q: 0.290, 19.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>559.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audio_sample_word0[1]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>556.408</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>557.925</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>vdp4/audio_sample_word0[1]_0_s2/CLK</td>
</tr>
<tr>
<td>558.215</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R42C24[2][B]</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s2/Q</td>
</tr>
<tr>
<td>558.750</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R41C24</td>
<td>vdp4/audio_sample_word0[1]_0_s10/AD[0]</td>
</tr>
<tr>
<td>559.437</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C24</td>
<td style=" background: #97FFFF;">vdp4/audio_sample_word0[1]_0_s10/DO[2]</td>
</tr>
<tr>
<td>559.437</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>R44C43[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>557.364</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_14_s0/CLK</td>
</tr>
<tr>
<td>557.329</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_14_s0</td>
</tr>
<tr>
<td>557.285</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C24[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.562</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.686, 45.387%; route: 0.536, 35.433%; tC2Q: 0.290, 19.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuReq_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.082</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.907</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>31.811</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C11[2][B]</td>
<td>cpu1/u0/n1107_s3/I3</td>
</tr>
<tr>
<td>32.523</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C11[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s3/F</td>
</tr>
<tr>
<td>32.525</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[3][A]</td>
<td>cpu1/u0/n1107_s1/I1</td>
</tr>
<tr>
<td>33.171</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s1/F</td>
</tr>
<tr>
<td>34.372</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][B]</td>
<td>cpu1/u0/A_i_2_s9/I0</td>
</tr>
<tr>
<td>34.836</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s9/F</td>
</tr>
<tr>
<td>35.890</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>cpu1/u0/A_i_2_s10/I2</td>
</tr>
<tr>
<td>36.536</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R14C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s10/F</td>
</tr>
<tr>
<td>37.482</td>
<td>0.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C11[2][B]</td>
<td>n424_s2/I0</td>
</tr>
<tr>
<td>38.176</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C11[2][B]</td>
<td style=" background: #97FFFF;">n424_s2/F</td>
</tr>
<tr>
<td>39.048</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td>vdp4/n77_s3/I3</td>
</tr>
<tr>
<td>39.614</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">vdp4/n77_s3/F</td>
</tr>
<tr>
<td>40.825</td>
<td>1.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>vdp4/n77_s2/I3</td>
</tr>
<tr>
<td>41.402</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" background: #97FFFF;">vdp4/n77_s2/F</td>
</tr>
<tr>
<td>41.402</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">vdp4/CpuReq_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.890</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>39.407</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>vdp4/CpuReq_s0/CLK</td>
</tr>
<tr>
<td>39.372</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuReq_s0</td>
</tr>
<tr>
<td>39.328</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>vdp4/CpuReq_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.306, 32.329%; route: 6.189, 46.463%; tC2Q: 2.825, 21.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path26</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>559.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audio_sample_word0[1]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>556.408</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>557.925</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>vdp4/audio_sample_word0[1]_0_s2/CLK</td>
</tr>
<tr>
<td>558.215</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R42C24[2][B]</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s2/Q</td>
</tr>
<tr>
<td>558.570</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R42C22</td>
<td>vdp4/audio_sample_word0[1]_0_s4/AD[0]</td>
</tr>
<tr>
<td>559.257</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C22</td>
<td style=" background: #97FFFF;">vdp4/audio_sample_word0[1]_0_s4/DO[0]</td>
</tr>
<tr>
<td>559.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>R44C43[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>557.364</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_0_s0/CLK</td>
</tr>
<tr>
<td>557.329</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_0_s0</td>
</tr>
<tr>
<td>557.285</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C22[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.562</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.686, 51.526%; route: 0.356, 26.700%; tC2Q: 0.290, 21.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 100.000%</td>
</tr>
</table>
<h3>Path27</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>559.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audio_sample_word0[1]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>556.408</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>557.925</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>vdp4/audio_sample_word0[1]_0_s2/CLK</td>
</tr>
<tr>
<td>558.215</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R42C24[2][B]</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s2/Q</td>
</tr>
<tr>
<td>558.570</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R42C22</td>
<td>vdp4/audio_sample_word0[1]_0_s4/AD[0]</td>
</tr>
<tr>
<td>559.257</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C22</td>
<td style=" background: #97FFFF;">vdp4/audio_sample_word0[1]_0_s4/DO[1]</td>
</tr>
<tr>
<td>559.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>R44C43[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>557.364</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_1_s0/CLK</td>
</tr>
<tr>
<td>557.329</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_1_s0</td>
</tr>
<tr>
<td>557.285</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C22[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.562</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.686, 51.526%; route: 0.356, 26.700%; tC2Q: 0.290, 21.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 100.000%</td>
</tr>
</table>
<h3>Path28</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>559.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audio_sample_word0[1]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>556.408</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>557.925</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>vdp4/audio_sample_word0[1]_0_s2/CLK</td>
</tr>
<tr>
<td>558.215</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R42C24[2][B]</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s2/Q</td>
</tr>
<tr>
<td>558.570</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R42C22</td>
<td>vdp4/audio_sample_word0[1]_0_s4/AD[0]</td>
</tr>
<tr>
<td>559.257</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C22</td>
<td style=" background: #97FFFF;">vdp4/audio_sample_word0[1]_0_s4/DO[2]</td>
</tr>
<tr>
<td>559.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>R44C43[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>557.364</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_2_s0/CLK</td>
</tr>
<tr>
<td>557.329</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_2_s0</td>
</tr>
<tr>
<td>557.285</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C22[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.562</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.686, 51.526%; route: 0.356, 26.700%; tC2Q: 0.290, 21.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 100.000%</td>
</tr>
</table>
<h3>Path29</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>559.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>557.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audio_sample_word0[1]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.555</td>
<td>555.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>555.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>556.408</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>557.925</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>vdp4/audio_sample_word0[1]_0_s2/CLK</td>
</tr>
<tr>
<td>558.215</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R42C24[2][B]</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s2/Q</td>
</tr>
<tr>
<td>558.570</td>
<td>0.356</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R42C22</td>
<td>vdp4/audio_sample_word0[1]_0_s4/AD[0]</td>
</tr>
<tr>
<td>559.257</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C22</td>
<td style=" background: #97FFFF;">vdp4/audio_sample_word0[1]_0_s4/DO[3]</td>
</tr>
<tr>
<td>559.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>555.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>R44C43[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>557.364</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_3_s0/CLK</td>
</tr>
<tr>
<td>557.329</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_3_s0</td>
</tr>
<tr>
<td>557.285</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C22[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer[1]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.562</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.686, 51.526%; route: 0.356, 26.700%; tC2Q: 0.290, 21.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.808, 100.000%</td>
</tr>
</table>
<h3>Path30</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.233</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>4.697</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>4.910</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td>cpu1/u0/n1095_s1/I0</td>
</tr>
<tr>
<td>5.604</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>6.900</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>59</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>9.839</td>
<td>2.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_0_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>bios1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>-0.109</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>bios1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.735, 18.197%; route: 4.975, 52.174%; tC2Q: 2.825, 29.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path31</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_10_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>268.518</td>
<td>268.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>268.822</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>271.647</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>272.877</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>273.570</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>274.795</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>275.489</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>276.309</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>277.002</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>278.547</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[2][B]</td>
<td>bus_addr_demux_10_s10/I1</td>
</tr>
<tr>
<td>279.233</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C10[2][B]</td>
<td style=" background: #97FFFF;">bus_addr_demux_10_s10/F</td>
</tr>
<tr>
<td>280.356</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_10_s7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>280.068</td>
<td>2.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>bus_addr_demux_10_s7/G</td>
</tr>
<tr>
<td>280.033</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_10_s7</td>
</tr>
<tr>
<td>279.989</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>bus_addr_demux_10_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.260</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.768, 23.995%; route: 5.941, 51.512%; tC2Q: 2.825, 24.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 100.000%</td>
</tr>
</table>
<h3>Path32</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_ADAREG_G[14]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.233</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>4.697</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>4.910</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td>cpu1/u0/n1095_s1/I0</td>
</tr>
<tr>
<td>5.604</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>6.900</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>7.466</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>9.847</td>
<td>2.381</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">bios1/mem_r_ADAREG_G[14]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>bios1/mem_r_ADAREG_G[14]_s0/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>bios1/mem_r_ADAREG_G[14]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.724, 18.063%; route: 4.994, 52.333%; tC2Q: 2.825, 29.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path33</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.233</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>4.697</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>4.910</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td>cpu1/u0/n1095_s1/I0</td>
</tr>
<tr>
<td>5.604</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>6.900</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>59</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>9.569</td>
<td>2.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_6_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>bios1/mem_r_mem_r_1_6_s/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>-0.109</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>bios1/mem_r_mem_r_1_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.735, 18.726%; route: 4.705, 50.782%; tC2Q: 2.825, 30.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path34</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.233</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>4.697</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>4.910</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td>cpu1/u0/n1095_s1/I0</td>
</tr>
<tr>
<td>5.604</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>6.900</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>59</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>9.513</td>
<td>2.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_2_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>bios1/mem_r_mem_r_1_2_s/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>-0.109</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>bios1/mem_r_mem_r_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.735, 18.840%; route: 4.649, 50.485%; tC2Q: 2.825, 30.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path35</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.233</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>4.697</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>4.910</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td>cpu1/u0/n1095_s1/I0</td>
</tr>
<tr>
<td>5.604</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>6.900</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>59</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>9.341</td>
<td>1.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_4_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>bios1/mem_r_mem_r_1_4_s/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>-0.109</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[8]</td>
<td>bios1/mem_r_mem_r_1_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.735, 19.199%; route: 4.477, 49.540%; tC2Q: 2.825, 31.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path36</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td>vdp4/u_v9958/IRAMADR_4_s1/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C41[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_4_s1/Q</td>
</tr>
<tr>
<td>4.398</td>
<td>1.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td>memory_ctrl/sdram_address_4_s0/I1</td>
</tr>
<tr>
<td>5.084</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_4_s0/F</td>
</tr>
<tr>
<td>5.302</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n368_s15/I0</td>
</tr>
<tr>
<td>5.988</td>
<td>0.686</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C21[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n368_s15/F</td>
</tr>
<tr>
<td>6.204</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n368_s14/I1</td>
</tr>
<tr>
<td>6.897</td>
<td>0.694</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n368_s14/F</td>
</tr>
<tr>
<td>9.279</td>
<td>2.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/CLK</td>
</tr>
<tr>
<td>9.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
<tr>
<td>9.485</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.066, 29.904%; route: 4.553, 65.898%; tC2Q: 0.290, 4.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path37</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.233</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>4.697</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>4.910</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td>cpu1/u0/n1095_s1/I0</td>
</tr>
<tr>
<td>5.604</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>6.900</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>59</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>9.030</td>
<td>1.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_7_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>bios1/mem_r_mem_r_1_7_s/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>-0.109</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>bios1/mem_r_mem_r_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.735, 19.884%; route: 4.166, 47.740%; tC2Q: 2.825, 32.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path38</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>cpu_din_1_s36/I0</td>
</tr>
<tr>
<td>4.999</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s36/F</td>
</tr>
<tr>
<td>5.215</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>cpu_din_1_s4/I2</td>
</tr>
<tr>
<td>5.901</td>
<td>0.686</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s4/F</td>
</tr>
<tr>
<td>6.116</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>cpu_din_1_s2/I1</td>
</tr>
<tr>
<td>6.810</td>
<td>0.694</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s2/F</td>
</tr>
<tr>
<td>8.480</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[1][A]</td>
<td>cpu1/u0/n1139_s0/I1</td>
</tr>
<tr>
<td>9.057</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1139_s0/F</td>
</tr>
<tr>
<td>9.057</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[1][A]</td>
<td>cpu1/u0/IR_1_s0/CLK</td>
</tr>
<tr>
<td>9.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_1_s0</td>
</tr>
<tr>
<td>9.485</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C12[1][A]</td>
<td>cpu1/u0/IR_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.670, 39.926%; route: 3.727, 55.738%; tC2Q: 0.290, 4.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path39</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.233</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>4.697</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>4.910</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td>cpu1/u0/n1095_s1/I0</td>
</tr>
<tr>
<td>5.604</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>6.900</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>59</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>9.020</td>
<td>1.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_6_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>bios1/mem_r_mem_r_0_6_s/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>-0.109</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>bios1/mem_r_mem_r_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.735, 19.907%; route: 4.155, 47.679%; tC2Q: 2.825, 32.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path40</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.233</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>4.697</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>4.910</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td>cpu1/u0/n1095_s1/I0</td>
</tr>
<tr>
<td>5.604</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>6.900</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>59</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>8.991</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_0_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>bios1/mem_r_mem_r_1_0_s/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>-0.109</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>bios1/mem_r_mem_r_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.735, 19.973%; route: 4.127, 47.507%; tC2Q: 2.825, 32.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path41</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.233</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>4.697</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>4.910</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td>cpu1/u0/n1095_s1/I0</td>
</tr>
<tr>
<td>5.604</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>6.900</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>59</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>8.983</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_1_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>bios1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>-0.109</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>bios1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.735, 19.991%; route: 4.119, 47.458%; tC2Q: 2.825, 32.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path42</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.233</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>4.697</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>4.910</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td>cpu1/u0/n1095_s1/I0</td>
</tr>
<tr>
<td>5.604</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>6.900</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>59</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>8.938</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_1_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>bios1/mem_r_mem_r_1_1_s/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>-0.109</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>bios1/mem_r_mem_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.735, 20.096%; route: 4.073, 47.182%; tC2Q: 2.825, 32.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path43</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.233</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>4.697</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>4.910</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td>cpu1/u0/n1095_s1/I0</td>
</tr>
<tr>
<td>5.604</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>6.900</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>59</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>8.938</td>
<td>1.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_4_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>bios1/mem_r_mem_r_0_4_s/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>-0.109</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>bios1/mem_r_mem_r_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.735, 20.096%; route: 4.073, 47.182%; tC2Q: 2.825, 32.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path44</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.520</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>4.433</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>memory_ctrl/sdram_address_0_s0/I1</td>
</tr>
<tr>
<td>5.011</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_0_s0/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>memory_ctrl/vram/n45_s0/I0</td>
</tr>
<tr>
<td>5.660</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>6.195</td>
<td>0.535</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n384_s5/I1</td>
</tr>
<tr>
<td>6.659</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n384_s5/F</td>
</tr>
<tr>
<td>8.964</td>
<td>2.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/CLK</td>
</tr>
<tr>
<td>9.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1</td>
</tr>
<tr>
<td>9.485</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.688, 25.590%; route: 4.617, 70.013%; tC2Q: 0.290, 4.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path45</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_9_s1/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_9_s1/Q</td>
</tr>
<tr>
<td>4.494</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>memory_ctrl/sdram_address_9_s0/I1</td>
</tr>
<tr>
<td>5.060</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C23[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_9_s0/F</td>
</tr>
<tr>
<td>5.584</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n377_s16/I0</td>
</tr>
<tr>
<td>6.048</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n377_s16/F</td>
</tr>
<tr>
<td>6.564</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n377_s14/I2</td>
</tr>
<tr>
<td>7.028</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n377_s14/F</td>
</tr>
<tr>
<td>8.899</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/CLK</td>
</tr>
<tr>
<td>9.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
<tr>
<td>9.485</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.494, 22.879%; route: 4.745, 72.680%; tC2Q: 0.290, 4.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path46</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>vdp4/u_v9958/IRAMADR_3_s1/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_3_s1/Q</td>
</tr>
<tr>
<td>4.398</td>
<td>1.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][A]</td>
<td>memory_ctrl/sdram_address_3_s0/I1</td>
</tr>
<tr>
<td>5.084</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_3_s0/F</td>
</tr>
<tr>
<td>5.302</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n371_s15/I0</td>
</tr>
<tr>
<td>5.868</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n371_s15/F</td>
</tr>
<tr>
<td>6.384</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n371_s14/I1</td>
</tr>
<tr>
<td>6.848</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n371_s14/F</td>
</tr>
<tr>
<td>8.815</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/CLK</td>
</tr>
<tr>
<td>9.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
<tr>
<td>9.485</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.716, 26.628%; route: 4.439, 68.872%; tC2Q: 0.290, 4.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path47</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>147.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R21C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.922</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R25C15[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.755</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td>psg1/n1364_s3/I2</td>
</tr>
<tr>
<td>142.449</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C17[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1364_s3/F</td>
</tr>
<tr>
<td>142.965</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][B]</td>
<td>psg1/n1354_s11/I0</td>
</tr>
<tr>
<td>143.611</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C15[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s11/F</td>
</tr>
<tr>
<td>144.133</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[3][B]</td>
<td>psg1/n1354_s10/I0</td>
</tr>
<tr>
<td>144.597</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C16[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s10/F</td>
</tr>
<tr>
<td>144.608</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[1][A]</td>
<td>psg1/n1354_s6/I0</td>
</tr>
<tr>
<td>145.294</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C16[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s6/F</td>
</tr>
<tr>
<td>145.511</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[3][A]</td>
<td>psg1/n1369_s2/I3</td>
</tr>
<tr>
<td>146.157</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C16[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1369_s2/F</td>
</tr>
<tr>
<td>146.466</td>
<td>0.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[3][A]</td>
<td>psg1/n1369_s3/I0</td>
</tr>
<tr>
<td>147.033</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C14[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1369_s3/F</td>
</tr>
<tr>
<td>147.699</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[1][B]</td>
<td style=" font-weight:bold;">psg1/env_inc_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.452</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[1][B]</td>
<td>psg1/env_inc_s1/CLK</td>
</tr>
<tr>
<td>148.417</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td>148.373</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C14[1][B]</td>
<td>psg1/env_inc_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.729</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.703, 54.636%; route: 2.784, 41.085%; tC2Q: 0.290, 4.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path48</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>147.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R21C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.922</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R25C15[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.755</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td>psg1/n1364_s3/I2</td>
</tr>
<tr>
<td>142.449</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C17[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1364_s3/F</td>
</tr>
<tr>
<td>142.965</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][B]</td>
<td>psg1/n1354_s11/I0</td>
</tr>
<tr>
<td>143.611</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C15[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s11/F</td>
</tr>
<tr>
<td>144.133</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[3][B]</td>
<td>psg1/n1354_s10/I0</td>
</tr>
<tr>
<td>144.597</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C16[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s10/F</td>
</tr>
<tr>
<td>144.608</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[1][A]</td>
<td>psg1/n1354_s6/I0</td>
</tr>
<tr>
<td>145.294</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R26C16[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s6/F</td>
</tr>
<tr>
<td>145.511</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[3][A]</td>
<td>psg1/n1369_s2/I3</td>
</tr>
<tr>
<td>146.157</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C16[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1369_s2/F</td>
</tr>
<tr>
<td>146.466</td>
<td>0.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[3][A]</td>
<td>psg1/n1369_s3/I0</td>
</tr>
<tr>
<td>147.033</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C14[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1369_s3/F</td>
</tr>
<tr>
<td>147.699</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[0][B]</td>
<td style=" font-weight:bold;">psg1/env_inc_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.452</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[0][B]</td>
<td>psg1/env_inc_s0/CLK</td>
</tr>
<tr>
<td>148.417</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td>148.373</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C14[0][B]</td>
<td>psg1/env_inc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.729</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.703, 54.636%; route: 2.784, 41.085%; tC2Q: 0.290, 4.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path49</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.233</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>4.697</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>4.910</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td>cpu1/u0/n1095_s1/I0</td>
</tr>
<tr>
<td>5.604</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>6.900</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>59</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>8.720</td>
<td>1.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_3_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>bios1/mem_r_mem_r_0_3_s/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>-0.109</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>bios1/mem_r_mem_r_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.735, 20.616%; route: 3.856, 45.817%; tC2Q: 2.825, 33.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path50</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.233</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>4.697</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>4.910</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td>cpu1/u0/n1095_s1/I0</td>
</tr>
<tr>
<td>5.604</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>6.900</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>59</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>8.690</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_3_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_1_3_s/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>-0.109</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.735, 20.689%; route: 3.826, 45.624%; tC2Q: 2.825, 33.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path51</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuAdr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.082</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.907</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>32.155</td>
<td>1.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td>cpu1/u0/n1109_s3/I3</td>
</tr>
<tr>
<td>32.618</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s3/F</td>
</tr>
<tr>
<td>32.624</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][A]</td>
<td>cpu1/u0/n1109_s1/I1</td>
</tr>
<tr>
<td>33.270</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s1/F</td>
</tr>
<tr>
<td>34.131</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>34.825</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>35.702</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td>cpu1/u0/A_i_0_s10/I0</td>
</tr>
<tr>
<td>36.269</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>38.497</td>
<td>2.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[2][B]</td>
<td style=" font-weight:bold;">vdp4/CpuAdr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.890</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>39.407</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[2][B]</td>
<td>vdp4/CpuAdr_0_s0/CLK</td>
</tr>
<tr>
<td>39.372</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuAdr_0_s0</td>
</tr>
<tr>
<td>39.328</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C29[2][B]</td>
<td>vdp4/CpuAdr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.370, 22.756%; route: 5.220, 50.120%; tC2Q: 2.825, 27.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path52</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/Q</td>
</tr>
<tr>
<td>4.494</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>cpu_din_6_s18/I0</td>
</tr>
<tr>
<td>5.180</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s18/F</td>
</tr>
<tr>
<td>5.182</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>cpu_din_6_s9/I2</td>
</tr>
<tr>
<td>5.868</td>
<td>0.686</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s9/F</td>
</tr>
<tr>
<td>5.870</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[3][B]</td>
<td>cpu_din_6_s2/I3</td>
</tr>
<tr>
<td>6.436</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s2/F</td>
</tr>
<tr>
<td>7.939</td>
<td>1.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[2][B]</td>
<td>cpu1/u0/n1134_s0/I0</td>
</tr>
<tr>
<td>8.651</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1134_s0/F</td>
</tr>
<tr>
<td>8.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[2][B]</td>
<td>cpu1/u0/IR_6_s0/CLK</td>
</tr>
<tr>
<td>9.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_6_s0</td>
</tr>
<tr>
<td>9.485</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C13[2][B]</td>
<td>cpu1/u0/IR_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.651, 42.207%; route: 3.340, 53.176%; tC2Q: 0.290, 4.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path53</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>4.433</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>memory_ctrl/sdram_address_0_s0/I1</td>
</tr>
<tr>
<td>5.011</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_0_s0/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>memory_ctrl/vram/n45_s0/I0</td>
</tr>
<tr>
<td>5.660</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>6.195</td>
<td>0.535</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n388_s5/I1</td>
</tr>
<tr>
<td>6.659</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n388_s5/F</td>
</tr>
<tr>
<td>8.626</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/CLK</td>
</tr>
<tr>
<td>9.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1</td>
</tr>
<tr>
<td>9.485</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.688, 26.975%; route: 4.278, 68.389%; tC2Q: 0.290, 4.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path54</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_iso_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>5.246</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>10</td>
<td>R41C8[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>7.782</td>
<td>2.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td>n358_s18/I1</td>
</tr>
<tr>
<td>8.360</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C14[1][B]</td>
<td style=" background: #97FFFF;">n358_s18/F</td>
</tr>
<tr>
<td>8.362</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[0][A]</td>
<td>n358_s20/I2</td>
</tr>
<tr>
<td>9.074</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C14[0][A]</td>
<td style=" background: #97FFFF;">n358_s20/F</td>
</tr>
<tr>
<td>9.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[0][A]</td>
<td style=" font-weight:bold;">state_iso_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[0][A]</td>
<td>state_iso_1_s5/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C14[0][A]</td>
<td>state_iso_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.290, 31.328%; route: 2.538, 61.629%; tC2Q: 0.290, 7.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path55</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>279.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_9_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>268.518</td>
<td>268.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>268.822</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>271.647</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>272.877</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>273.570</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>274.487</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C6[1][B]</td>
<td>cpu1/u0/n1100_s2/I3</td>
</tr>
<tr>
<td>275.134</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C6[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1100_s2/F</td>
</tr>
<tr>
<td>275.893</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>cpu1/u0/n1100_s0/I1</td>
</tr>
<tr>
<td>276.357</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C6[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1100_s0/F</td>
</tr>
<tr>
<td>277.895</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>bus_addr_demux_9_s10/I1</td>
</tr>
<tr>
<td>278.608</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">bus_addr_demux_9_s10/F</td>
</tr>
<tr>
<td>279.053</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_9_s7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>280.068</td>
<td>2.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>bus_addr_demux_9_s7/G</td>
</tr>
<tr>
<td>280.033</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_9_s7</td>
</tr>
<tr>
<td>279.989</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>bus_addr_demux_9_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.260</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.516, 24.596%; route: 4.889, 47.790%; tC2Q: 2.825, 27.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 100.000%</td>
</tr>
</table>
<h3>Path56</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_iso_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>5.246</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>10</td>
<td>R41C8[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>7.444</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>ex_bus_rd_n_d_s0/I1</td>
</tr>
<tr>
<td>7.908</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R6C10[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_rd_n_d_s0/F</td>
</tr>
<tr>
<td>8.468</td>
<td>0.561</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>n359_s12/I0</td>
</tr>
<tr>
<td>9.046</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td style=" background: #97FFFF;">n359_s12/F</td>
</tr>
<tr>
<td>9.046</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td style=" font-weight:bold;">state_iso_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>state_iso_0_s2/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>state_iso_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.041, 25.462%; route: 2.758, 67.446%; tC2Q: 0.290, 7.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path57</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>4.433</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>memory_ctrl/sdram_address_0_s0/I1</td>
</tr>
<tr>
<td>5.011</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_0_s0/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>memory_ctrl/vram/n45_s0/I0</td>
</tr>
<tr>
<td>5.660</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n386_s5/I1</td>
</tr>
<tr>
<td>6.985</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n386_s5/F</td>
</tr>
<tr>
<td>8.517</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL18[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/CLK</td>
</tr>
<tr>
<td>9.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
<tr>
<td>9.485</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.918, 31.193%; route: 3.940, 64.089%; tC2Q: 0.290, 4.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path58</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ex_bus_rd_n_ff_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>5.246</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>10</td>
<td>R41C8[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>7.444</td>
<td>2.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>ex_bus_rd_n_d_s0/I1</td>
</tr>
<tr>
<td>7.908</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R6C10[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_rd_n_d_s0/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td>n349_s9/I0</td>
</tr>
<tr>
<td>9.024</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td style=" background: #97FFFF;">n349_s9/F</td>
</tr>
<tr>
<td>9.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td style=" font-weight:bold;">ex_bus_rd_n_ff_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td>ex_bus_rd_n_ff_s1/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C14[1][A]</td>
<td>ex_bus_rd_n_ff_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 22.804%; route: 2.850, 70.066%; tC2Q: 0.290, 7.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path59</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.233</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>4.697</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>4.910</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td>cpu1/u0/n1095_s1/I0</td>
</tr>
<tr>
<td>5.604</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>6.900</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>59</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>8.437</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_7_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>-0.109</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.735, 21.334%; route: 3.573, 43.929%; tC2Q: 2.825, 34.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path60</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>vdp4/u_v9958/IRAMADR_2_s1/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_2_s1/Q</td>
</tr>
<tr>
<td>4.494</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>memory_ctrl/sdram_address_2_s0/I1</td>
</tr>
<tr>
<td>5.180</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_2_s0/F</td>
</tr>
<tr>
<td>5.184</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n374_s15/I0</td>
</tr>
<tr>
<td>5.830</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n374_s15/F</td>
</tr>
<tr>
<td>6.139</td>
<td>0.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n374_s14/I1</td>
</tr>
<tr>
<td>6.785</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n374_s14/F</td>
</tr>
<tr>
<td>8.448</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR13[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/CLK</td>
</tr>
<tr>
<td>9.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
<tr>
<td>9.485</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.979, 32.553%; route: 3.810, 62.677%; tC2Q: 0.290, 4.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path61</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td>vdp4/u_v9958/IRAMADR_13_s1/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C40[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_13_s1/Q</td>
</tr>
<tr>
<td>4.660</td>
<td>2.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>memory_ctrl/sdram_address_13_s0/I1</td>
</tr>
<tr>
<td>5.238</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C20[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s0/F</td>
</tr>
<tr>
<td>5.241</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n365_s16/I0</td>
</tr>
<tr>
<td>5.935</td>
<td>0.694</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n365_s16/F</td>
</tr>
<tr>
<td>6.244</td>
<td>0.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n365_s14/I2</td>
</tr>
<tr>
<td>6.708</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n365_s14/F</td>
</tr>
<tr>
<td>8.447</td>
<td>1.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/CLK</td>
</tr>
<tr>
<td>9.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
<tr>
<td>9.485</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.735, 28.547%; route: 4.053, 66.681%; tC2Q: 0.290, 4.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path62</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td>vdp4/u_v9958/IRAMADR_8_s1/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C43[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_8_s1/Q</td>
</tr>
<tr>
<td>4.433</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>memory_ctrl/sdram_address_8_s0/I1</td>
</tr>
<tr>
<td>5.000</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_8_s0/F</td>
</tr>
<tr>
<td>5.522</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n356_s16/I0</td>
</tr>
<tr>
<td>6.234</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C20[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n356_s16/F</td>
</tr>
<tr>
<td>6.450</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n356_s14/I2</td>
</tr>
<tr>
<td>6.913</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C20[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n356_s14/F</td>
</tr>
<tr>
<td>8.446</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL17[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/CLK</td>
</tr>
<tr>
<td>9.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
<tr>
<td>9.485</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL17[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.742, 28.678%; route: 4.044, 66.549%; tC2Q: 0.290, 4.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path63</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.233</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>4.697</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>4.910</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td>cpu1/u0/n1095_s1/I0</td>
</tr>
<tr>
<td>5.604</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>6.900</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>59</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>8.392</td>
<td>0.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_2_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>bios1/mem_r_mem_r_0_2_s/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>-0.109</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>bios1/mem_r_mem_r_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.735, 21.452%; route: 3.528, 43.619%; tC2Q: 2.825, 34.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path64</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.233</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>4.697</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>4.910</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td>cpu1/u0/n1095_s1/I0</td>
</tr>
<tr>
<td>5.604</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>6.900</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>59</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>8.389</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_5_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>bios1/mem_r_mem_r_1_5_s/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>-0.109</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>bios1/mem_r_mem_r_1_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.735, 21.461%; route: 3.524, 43.595%; tC2Q: 2.825, 34.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path65</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_5_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>268.518</td>
<td>268.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>268.822</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>271.647</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>272.877</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>273.570</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>274.252</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C9[0][B]</td>
<td>cpu1/u0/n1104_s2/I3</td>
</tr>
<tr>
<td>274.716</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s2/F</td>
</tr>
<tr>
<td>275.024</td>
<td>0.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][B]</td>
<td>cpu1/u0/n1104_s0/I1</td>
</tr>
<tr>
<td>275.718</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s0/F</td>
</tr>
<tr>
<td>277.221</td>
<td>1.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>bus_addr_demux_5_s10/I1</td>
</tr>
<tr>
<td>277.908</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td style=" background: #97FFFF;">bus_addr_demux_5_s10/F</td>
</tr>
<tr>
<td>278.812</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[2][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_5_s7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>280.068</td>
<td>2.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[2][A]</td>
<td>bus_addr_demux_5_s7/G</td>
</tr>
<tr>
<td>280.033</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_5_s7</td>
</tr>
<tr>
<td>279.989</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C10[2][A]</td>
<td>bus_addr_demux_5_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.260</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.538, 25.401%; route: 4.627, 46.319%; tC2Q: 2.825, 28.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 100.000%</td>
</tr>
</table>
<h3>Path66</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.328</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuAdr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.082</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.907</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>32.316</td>
<td>1.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>cpu1/u0/n1108_s3/I3</td>
</tr>
<tr>
<td>32.779</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1108_s3/F</td>
</tr>
<tr>
<td>32.785</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][A]</td>
<td>cpu1/u0/n1108_s1/I1</td>
</tr>
<tr>
<td>33.431</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C9[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1108_s1/F</td>
</tr>
<tr>
<td>34.293</td>
<td>0.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[3][A]</td>
<td>cpu1/u0/A_i_1_s8/I0</td>
</tr>
<tr>
<td>34.980</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s8/F</td>
</tr>
<tr>
<td>34.983</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C10[2][B]</td>
<td>cpu1/u0/A_i_1_s10/I0</td>
</tr>
<tr>
<td>35.549</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R30C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s10/F</td>
</tr>
<tr>
<td>38.149</td>
<td>2.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][B]</td>
<td style=" font-weight:bold;">vdp4/CpuAdr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.890</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>39.407</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[1][B]</td>
<td>vdp4/CpuAdr_1_s0/CLK</td>
</tr>
<tr>
<td>39.372</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuAdr_1_s0</td>
</tr>
<tr>
<td>39.328</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C29[1][B]</td>
<td>vdp4/CpuAdr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.363, 23.468%; route: 4.879, 48.470%; tC2Q: 2.825, 28.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path67</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>vdp4/u_v9958/IRAMADR_15_s1/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_15_s1/Q</td>
</tr>
<tr>
<td>4.529</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>memory_ctrl/sdram_address_15_s0/I1</td>
</tr>
<tr>
<td>5.107</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s0/F</td>
</tr>
<tr>
<td>5.110</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n359_s16/I0</td>
</tr>
<tr>
<td>5.676</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n359_s16/F</td>
</tr>
<tr>
<td>6.496</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n359_s14/I2</td>
</tr>
<tr>
<td>6.960</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n359_s14/F</td>
</tr>
<tr>
<td>8.285</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/CLK</td>
</tr>
<tr>
<td>9.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
<tr>
<td>9.485</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.607, 27.177%; route: 4.017, 67.920%; tC2Q: 0.290, 4.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path68</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.455</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.233</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>4.697</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>4.910</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td>cpu1/u0/n1095_s1/I0</td>
</tr>
<tr>
<td>5.604</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>6.900</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>7.477</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>59</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>8.207</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_5_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>bios1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>9.455</td>
<td>-0.109</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.735, 21.955%; route: 3.342, 42.296%; tC2Q: 2.825, 35.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path69</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>4.433</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>memory_ctrl/sdram_address_0_s0/I1</td>
</tr>
<tr>
<td>5.011</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_0_s0/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>memory_ctrl/vram/n45_s0/I0</td>
</tr>
<tr>
<td>5.660</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>6.291</td>
<td>0.630</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n390_s5/I1</td>
</tr>
<tr>
<td>6.985</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n390_s5/F</td>
</tr>
<tr>
<td>8.178</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/CLK</td>
</tr>
<tr>
<td>9.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1</td>
</tr>
<tr>
<td>9.485</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.918, 33.011%; route: 3.601, 61.996%; tC2Q: 0.290, 4.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path70</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/Q</td>
</tr>
<tr>
<td>4.433</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>cpu_din_4_s5/I0</td>
</tr>
<tr>
<td>5.120</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s5/F</td>
</tr>
<tr>
<td>5.121</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>cpu_din_4_s1/I1</td>
</tr>
<tr>
<td>5.585</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>7.523</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[0][B]</td>
<td>cpu1/u0/n1136_s0/I0</td>
</tr>
<tr>
<td>8.100</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C12[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1136_s0/F</td>
</tr>
<tr>
<td>8.100</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][B]</td>
<td>cpu1/u0/IR_4_s0/CLK</td>
</tr>
<tr>
<td>9.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_4_s0</td>
</tr>
<tr>
<td>9.485</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C12[0][B]</td>
<td>cpu1/u0/IR_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.728, 30.146%; route: 3.713, 64.794%; tC2Q: 0.290, 5.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path71</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/Q</td>
</tr>
<tr>
<td>4.494</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>cpu_din_7_s8/I1</td>
</tr>
<tr>
<td>4.958</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s8/F</td>
</tr>
<tr>
<td>5.267</td>
<td>0.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td>cpu_din_7_s2/I2</td>
</tr>
<tr>
<td>5.913</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s2/F</td>
</tr>
<tr>
<td>7.321</td>
<td>1.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[1][B]</td>
<td>cpu1/u0/n1133_s0/I1</td>
</tr>
<tr>
<td>8.034</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1133_s0/F</td>
</tr>
<tr>
<td>8.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[1][B]</td>
<td>cpu1/u0/IR_7_s0/CLK</td>
</tr>
<tr>
<td>9.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_7_s0</td>
</tr>
<tr>
<td>9.485</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C13[1][B]</td>
<td>cpu1/u0/IR_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.822, 32.176%; route: 3.552, 62.704%; tC2Q: 0.290, 5.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path72</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>143.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R9C7[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.614</td>
<td>1.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[1][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s11/I1</td>
</tr>
<tr>
<td>141.301</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R41C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s11/F</td>
</tr>
<tr>
<td>141.304</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C8[0][A]</td>
<td>cpu1/RD_s3/I3</td>
</tr>
<tr>
<td>142.016</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C8[0][A]</td>
<td style=" background: #97FFFF;">cpu1/RD_s3/F</td>
</tr>
<tr>
<td>142.197</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C8[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>143.845</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>143.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td>143.766</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C8[1][A]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.399, 42.289%; route: 0.184, 5.551%; tC2Q: 1.725, 52.161%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path73</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>146.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R21C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.922</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R25C15[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.755</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td>psg1/n1364_s3/I2</td>
</tr>
<tr>
<td>142.449</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C17[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1364_s3/F</td>
</tr>
<tr>
<td>142.965</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][B]</td>
<td>psg1/n1354_s11/I0</td>
</tr>
<tr>
<td>143.611</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C15[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s11/F</td>
</tr>
<tr>
<td>144.133</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[3][B]</td>
<td>psg1/n1354_s10/I0</td>
</tr>
<tr>
<td>144.597</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C16[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s10/F</td>
</tr>
<tr>
<td>144.608</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][A]</td>
<td>psg1/env_hold_s4/I3</td>
</tr>
<tr>
<td>145.294</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C16[2][A]</td>
<td style=" background: #97FFFF;">psg1/env_hold_s4/F</td>
</tr>
<tr>
<td>145.295</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>psg1/env_hold_s3/I0</td>
</tr>
<tr>
<td>145.873</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">psg1/env_hold_s3/F</td>
</tr>
<tr>
<td>146.777</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[0][A]</td>
<td style=" font-weight:bold;">psg1/env_hold_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.452</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[0][A]</td>
<td>psg1/env_hold_s0/CLK</td>
</tr>
<tr>
<td>148.417</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td>148.373</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C16[0][A]</td>
<td>psg1/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.729</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.068, 52.389%; route: 2.498, 42.658%; tC2Q: 0.290, 4.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path74</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_4_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>268.518</td>
<td>268.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>268.822</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>271.647</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>272.877</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>273.570</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>274.471</td>
<td>0.900</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[3][B]</td>
<td>cpu1/u0/n1105_s2/I3</td>
</tr>
<tr>
<td>275.048</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s2/F</td>
</tr>
<tr>
<td>275.050</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[3][A]</td>
<td>cpu1/u0/n1105_s0/I1</td>
</tr>
<tr>
<td>275.696</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R34C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s0/F</td>
</tr>
<tr>
<td>277.343</td>
<td>1.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][B]</td>
<td>bus_addr_demux_4_s10/I1</td>
</tr>
<tr>
<td>277.920</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C10[1][B]</td>
<td style=" background: #97FFFF;">bus_addr_demux_4_s10/F</td>
</tr>
<tr>
<td>278.366</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_4_s7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>280.068</td>
<td>2.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>bus_addr_demux_4_s7/G</td>
</tr>
<tr>
<td>280.033</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_4_s7</td>
</tr>
<tr>
<td>279.989</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>bus_addr_demux_4_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.260</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.495, 26.144%; route: 4.223, 44.254%; tC2Q: 2.825, 29.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 100.000%</td>
</tr>
</table>
<h3>Path75</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_12_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>268.518</td>
<td>268.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>268.822</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>271.647</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>272.877</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>273.570</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>274.668</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td>cpu1/u0/n1097_s1/I3</td>
</tr>
<tr>
<td>275.131</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>275.648</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[2][A]</td>
<td>cpu1/u0/n1097_s0/I0</td>
</tr>
<tr>
<td>276.214</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s0/F</td>
</tr>
<tr>
<td>277.550</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td>bus_addr_demux_12_s10/I1</td>
</tr>
<tr>
<td>278.128</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td style=" background: #97FFFF;">bus_addr_demux_12_s10/F</td>
</tr>
<tr>
<td>278.308</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_12_s7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>280.068</td>
<td>2.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>bus_addr_demux_12_s7/G</td>
</tr>
<tr>
<td>280.033</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_12_s7</td>
</tr>
<tr>
<td>279.989</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>bus_addr_demux_12_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.260</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.301, 24.260%; route: 4.359, 45.958%; tC2Q: 2.825, 29.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 100.000%</td>
</tr>
</table>
<h3>Path76</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_15_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>268.518</td>
<td>268.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>268.822</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>271.647</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>272.841</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td>cpu1/u0/n1094_s2/I2</td>
</tr>
<tr>
<td>273.305</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s2/F</td>
</tr>
<tr>
<td>273.917</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C7[3][A]</td>
<td>cpu1/u0/n1094_s1/I0</td>
</tr>
<tr>
<td>274.484</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>275.346</td>
<td>0.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][B]</td>
<td>cpu1/u0/A_i_15_s5/I0</td>
</tr>
<tr>
<td>275.912</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s5/F</td>
</tr>
<tr>
<td>277.111</td>
<td>1.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[3][B]</td>
<td>bus_addr_demux_15_s10/I0</td>
</tr>
<tr>
<td>277.824</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C10[3][B]</td>
<td style=" background: #97FFFF;">bus_addr_demux_15_s10/F</td>
</tr>
<tr>
<td>278.269</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_15_s7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>280.068</td>
<td>2.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[1][A]</td>
<td>bus_addr_demux_15_s7/G</td>
</tr>
<tr>
<td>280.033</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_15_s7</td>
</tr>
<tr>
<td>279.989</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[1][A]</td>
<td>bus_addr_demux_15_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.260</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.309, 24.440%; route: 4.313, 45.655%; tC2Q: 2.825, 29.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 100.000%</td>
</tr>
</table>
<h3>Path77</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_11_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>268.518</td>
<td>268.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>268.822</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>271.647</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>272.848</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][B]</td>
<td>cpu1/u0/n1098_s3/I3</td>
</tr>
<tr>
<td>273.414</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s3/F</td>
</tr>
<tr>
<td>273.930</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[0][B]</td>
<td>cpu1/u0/n1098_s1/I1</td>
</tr>
<tr>
<td>274.624</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C6[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>276.032</td>
<td>1.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C9[1][A]</td>
<td>cpu1/u0/A_i_11_s8/I0</td>
</tr>
<tr>
<td>276.496</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C9[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_11_s8/F</td>
</tr>
<tr>
<td>277.278</td>
<td>0.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[2][A]</td>
<td>bus_addr_demux_11_s10/I0</td>
</tr>
<tr>
<td>277.855</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[2][A]</td>
<td style=" background: #97FFFF;">bus_addr_demux_11_s10/F</td>
</tr>
<tr>
<td>278.265</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[1][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_11_s7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>280.068</td>
<td>2.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[1][B]</td>
<td>bus_addr_demux_11_s7/G</td>
</tr>
<tr>
<td>280.033</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_11_s7</td>
</tr>
<tr>
<td>279.989</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C7[1][B]</td>
<td>bus_addr_demux_11_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.260</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.301, 24.370%; route: 4.317, 45.713%; tC2Q: 2.825, 29.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 100.000%</td>
</tr>
</table>
<h3>Path78</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>278.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_1_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>268.518</td>
<td>268.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>268.822</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>271.647</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>273.056</td>
<td>1.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>cpu1/u0/n1108_s3/I3</td>
</tr>
<tr>
<td>273.520</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1108_s3/F</td>
</tr>
<tr>
<td>273.525</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][A]</td>
<td>cpu1/u0/n1108_s1/I1</td>
</tr>
<tr>
<td>274.172</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C9[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1108_s1/F</td>
</tr>
<tr>
<td>275.034</td>
<td>0.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[3][A]</td>
<td>cpu1/u0/A_i_1_s8/I0</td>
</tr>
<tr>
<td>275.680</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R30C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s8/F</td>
</tr>
<tr>
<td>276.547</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[3][B]</td>
<td>bus_addr_demux_1_s10/I0</td>
</tr>
<tr>
<td>277.259</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C10[3][B]</td>
<td style=" background: #97FFFF;">bus_addr_demux_1_s10/F</td>
</tr>
<tr>
<td>278.204</td>
<td>0.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_1_s7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>280.068</td>
<td>2.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>bus_addr_demux_1_s7/G</td>
</tr>
<tr>
<td>280.033</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_1_s7</td>
</tr>
<tr>
<td>279.989</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>bus_addr_demux_1_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.260</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.469, 26.316%; route: 4.088, 43.571%; tC2Q: 2.825, 30.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 100.000%</td>
</tr>
</table>
<h3>Path79</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/Q</td>
</tr>
<tr>
<td>4.529</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>cpu_din_5_s6/I0</td>
</tr>
<tr>
<td>5.216</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s6/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>cpu_din_5_s1/I1</td>
</tr>
<tr>
<td>5.681</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s1/F</td>
</tr>
<tr>
<td>7.220</td>
<td>1.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[2][B]</td>
<td>cpu1/u0/n1135_s0/I0</td>
</tr>
<tr>
<td>7.684</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1135_s0/F</td>
</tr>
<tr>
<td>7.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[2][B]</td>
<td>cpu1/u0/IR_5_s0/CLK</td>
</tr>
<tr>
<td>9.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_5_s0</td>
</tr>
<tr>
<td>9.485</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C13[2][B]</td>
<td>cpu1/u0/IR_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.614, 30.366%; route: 3.411, 64.177%; tC2Q: 0.290, 5.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path80</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/Q</td>
</tr>
<tr>
<td>4.226</td>
<td>1.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td>cpu_din_2_s5/I1</td>
</tr>
<tr>
<td>4.803</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s5/F</td>
</tr>
<tr>
<td>4.805</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>cpu_din_2_s1/I2</td>
</tr>
<tr>
<td>5.371</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s1/F</td>
</tr>
<tr>
<td>6.910</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[2][A]</td>
<td>cpu1/u0/n1138_s0/I0</td>
</tr>
<tr>
<td>7.622</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1138_s0/F</td>
</tr>
<tr>
<td>7.622</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[2][A]</td>
<td>cpu1/u0/IR_2_s0/CLK</td>
</tr>
<tr>
<td>9.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_2_s0</td>
</tr>
<tr>
<td>9.485</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C13[2][A]</td>
<td>cpu1/u0/IR_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.856, 35.341%; route: 3.106, 59.138%; tC2Q: 0.290, 5.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path81</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>143.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/n327_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R9C7[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.608</td>
<td>1.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C12[3][B]</td>
<td style=" font-weight:bold;">cpu1/n327_s1/I0</td>
</tr>
<tr>
<td>141.017</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/n327_s1/F</td>
</tr>
<tr>
<td>141.708</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[2][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>143.845</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][A]</td>
<td>cpu1/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>143.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td>143.766</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C13[2][A]</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 14.499%; route: 0.691, 24.520%; tC2Q: 1.719, 60.981%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path82</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>143.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/n327_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R9C7[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.608</td>
<td>1.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C12[3][B]</td>
<td style=" font-weight:bold;">cpu1/n327_s1/I0</td>
</tr>
<tr>
<td>141.017</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/n327_s1/F</td>
</tr>
<tr>
<td>141.708</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[2][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>143.845</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][B]</td>
<td>cpu1/DI_Reg_6_s0/CLK</td>
</tr>
<tr>
<td>143.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td>143.766</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C13[2][B]</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 14.499%; route: 0.691, 24.520%; tC2Q: 1.719, 60.981%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path83</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>143.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/n327_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R9C7[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.608</td>
<td>1.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C12[3][B]</td>
<td style=" font-weight:bold;">cpu1/n327_s1/I0</td>
</tr>
<tr>
<td>141.017</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/n327_s1/F</td>
</tr>
<tr>
<td>141.708</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>143.845</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td>cpu1/DI_Reg_7_s0/CLK</td>
</tr>
<tr>
<td>143.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td>143.766</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C13[0][A]</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 14.499%; route: 0.691, 24.520%; tC2Q: 1.719, 60.981%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path84</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>143.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_falling_3m6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R9C7[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.573</td>
<td>1.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C9[3][A]</td>
<td style=" font-weight:bold;">clk_falling_3m6_s0/I0</td>
</tr>
<tr>
<td>141.259</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C9[3][A]</td>
<td style=" background: #97FFFF;">clk_falling_3m6_s0/F</td>
</tr>
<tr>
<td>141.706</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C11[0][A]</td>
<td style=" font-weight:bold;">cpu1/MReq_Inhibit_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>143.845</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C11[0][A]</td>
<td>cpu1/MReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>143.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/MReq_Inhibit_s0</td>
</tr>
<tr>
<td>143.766</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C11[0][A]</td>
<td>cpu1/MReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.686, 24.360%; route: 0.447, 15.863%; tC2Q: 1.684, 59.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path85</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>143.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_falling_3m6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Wait_s_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R9C7[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.573</td>
<td>1.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C9[3][A]</td>
<td style=" font-weight:bold;">clk_falling_3m6_s0/I0</td>
</tr>
<tr>
<td>141.259</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C9[3][A]</td>
<td style=" background: #97FFFF;">clk_falling_3m6_s0/F</td>
</tr>
<tr>
<td>141.671</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C7[0][A]</td>
<td style=" font-weight:bold;">cpu1/Wait_s_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>143.845</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C7[0][A]</td>
<td>cpu1/Wait_s_s0/CLK</td>
</tr>
<tr>
<td>143.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/Wait_s_s0</td>
</tr>
<tr>
<td>143.766</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C7[0][A]</td>
<td>cpu1/Wait_s_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.686, 24.670%; route: 0.412, 14.793%; tC2Q: 1.684, 60.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path86</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>146.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R21C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.922</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R25C15[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.755</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td>psg1/n1364_s3/I2</td>
</tr>
<tr>
<td>142.449</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C17[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1364_s3/F</td>
</tr>
<tr>
<td>142.965</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][B]</td>
<td>psg1/n1354_s11/I0</td>
</tr>
<tr>
<td>143.611</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C15[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s11/F</td>
</tr>
<tr>
<td>144.133</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[1][B]</td>
<td>psg1/n1354_s13/I3</td>
</tr>
<tr>
<td>144.710</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C15[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s13/F</td>
</tr>
<tr>
<td>144.926</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[1][B]</td>
<td>psg1/n1354_s5/I1</td>
</tr>
<tr>
<td>145.503</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C16[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s5/F</td>
</tr>
<tr>
<td>145.505</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[0][A]</td>
<td>psg1/n1354_s4/I0</td>
</tr>
<tr>
<td>146.218</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C16[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s4/F</td>
</tr>
<tr>
<td>146.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[0][A]</td>
<td style=" font-weight:bold;">psg1/env_hold_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.452</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[0][A]</td>
<td>psg1/env_hold_s0/CLK</td>
</tr>
<tr>
<td>148.417</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td>148.373</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C16[0][A]</td>
<td>psg1/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.729</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.207, 60.570%; route: 1.798, 33.953%; tC2Q: 0.290, 5.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path87</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/Q</td>
</tr>
<tr>
<td>4.322</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>cpu_din_0_s7/I0</td>
</tr>
<tr>
<td>4.785</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s7/F</td>
</tr>
<tr>
<td>4.791</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>cpu_din_0_s2/I1</td>
</tr>
<tr>
<td>5.255</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s2/F</td>
</tr>
<tr>
<td>6.792</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[1][B]</td>
<td>cpu1/u0/n1140_s0/I1</td>
</tr>
<tr>
<td>7.256</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1140_s0/F</td>
</tr>
<tr>
<td>7.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[1][B]</td>
<td>cpu1/u0/IR_0_s0/CLK</td>
</tr>
<tr>
<td>9.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_0_s0</td>
</tr>
<tr>
<td>9.485</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C12[1][B]</td>
<td>cpu1/u0/IR_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.391, 28.472%; route: 3.205, 65.594%; tC2Q: 0.290, 5.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path88</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>143.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/n327_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R9C7[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.608</td>
<td>1.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C12[3][B]</td>
<td style=" font-weight:bold;">cpu1/n327_s1/I0</td>
</tr>
<tr>
<td>141.017</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/n327_s1/F</td>
</tr>
<tr>
<td>141.521</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[1][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>143.845</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[1][B]</td>
<td>cpu1/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>143.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td>143.766</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C13[1][B]</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 15.529%; route: 0.504, 19.157%; tC2Q: 1.719, 65.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path89</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>143.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/n327_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R9C7[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.608</td>
<td>1.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C12[3][B]</td>
<td style=" font-weight:bold;">cpu1/n327_s1/I0</td>
</tr>
<tr>
<td>141.017</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/n327_s1/F</td>
</tr>
<tr>
<td>141.521</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>143.845</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[1][A]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>143.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td>143.766</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C13[1][A]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 15.529%; route: 0.504, 19.157%; tC2Q: 1.719, 65.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path90</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>277.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_2_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>268.518</td>
<td>268.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>268.822</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>271.647</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>272.551</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C11[2][B]</td>
<td>cpu1/u0/n1107_s3/I3</td>
</tr>
<tr>
<td>273.264</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C11[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s3/F</td>
</tr>
<tr>
<td>273.265</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[3][A]</td>
<td>cpu1/u0/n1107_s1/I1</td>
</tr>
<tr>
<td>273.912</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s1/F</td>
</tr>
<tr>
<td>275.112</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][B]</td>
<td>cpu1/u0/A_i_2_s9/I0</td>
</tr>
<tr>
<td>275.576</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s9/F</td>
</tr>
<tr>
<td>276.630</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>bus_addr_demux_2_s10/I2</td>
</tr>
<tr>
<td>277.316</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td style=" background: #97FFFF;">bus_addr_demux_2_s10/F</td>
</tr>
<tr>
<td>277.726</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_2_s7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>280.068</td>
<td>2.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>bus_addr_demux_2_s7/G</td>
</tr>
<tr>
<td>280.033</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_2_s7</td>
</tr>
<tr>
<td>279.989</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>bus_addr_demux_2_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.260</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.509, 28.176%; route: 3.570, 40.096%; tC2Q: 2.825, 31.728%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 100.000%</td>
</tr>
</table>
<h3>Path91</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>143.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R9C7[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.912</td>
<td>2.023</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C5[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s5/I2</td>
</tr>
<tr>
<td>141.320</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C5[0][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s5/F</td>
</tr>
<tr>
<td>141.501</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C5[2][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>143.845</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C5[2][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>143.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td>143.766</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C5[2][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 15.651%; route: 0.180, 6.902%; tC2Q: 2.023, 77.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path92</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_6_s1/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_6_s1/Q</td>
</tr>
<tr>
<td>4.226</td>
<td>1.566</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[1][A]</td>
<td>memory_ctrl/sdram_address_6_s0/I1</td>
</tr>
<tr>
<td>4.938</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C22[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_6_s0/F</td>
</tr>
<tr>
<td>5.156</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n362_s12/I0</td>
</tr>
<tr>
<td>5.733</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n362_s12/F</td>
</tr>
<tr>
<td>5.735</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n362_s11/I1</td>
</tr>
<tr>
<td>6.312</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n362_s11/F</td>
</tr>
<tr>
<td>6.528</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n362_s8/I3</td>
</tr>
<tr>
<td>7.214</td>
<td>0.686</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n362_s8/F</td>
</tr>
<tr>
<td>7.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/CLK</td>
</tr>
<tr>
<td>9.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
<tr>
<td>9.485</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.554, 52.715%; route: 2.001, 41.299%; tC2Q: 0.290, 5.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path93</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>277.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_13_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>268.518</td>
<td>268.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>268.822</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>271.647</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>272.877</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[3][B]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>273.340</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>273.346</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[0][B]</td>
<td>cpu1/u0/n1096_s1/I0</td>
</tr>
<tr>
<td>274.032</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C5[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s1/F</td>
</tr>
<tr>
<td>274.034</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C5[2][A]</td>
<td>cpu1/u0/n1096_s0/I0</td>
</tr>
<tr>
<td>274.727</td>
<td>0.694</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R40C5[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s0/F</td>
</tr>
<tr>
<td>276.374</td>
<td>1.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[3][B]</td>
<td>bus_addr_demux_13_s10/I1</td>
</tr>
<tr>
<td>277.087</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C8[3][B]</td>
<td style=" background: #97FFFF;">bus_addr_demux_13_s10/F</td>
</tr>
<tr>
<td>277.711</td>
<td>0.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_13_s7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>280.068</td>
<td>2.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>bus_addr_demux_13_s7/G</td>
</tr>
<tr>
<td>280.033</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_13_s7</td>
</tr>
<tr>
<td>279.989</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>bus_addr_demux_13_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.260</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.556, 28.760%; route: 3.507, 39.457%; tC2Q: 2.825, 31.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 100.000%</td>
</tr>
</table>
<h3>Path94</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>143.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s11</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R9C7[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.614</td>
<td>1.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[1][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s11/I1</td>
</tr>
<tr>
<td>141.301</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R41C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s11/F</td>
</tr>
<tr>
<td>141.482</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C8[0][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>143.845</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[0][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>143.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td>143.766</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C8[0][B]</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.686, 26.461%; route: 0.182, 7.015%; tC2Q: 1.725, 66.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path95</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>277.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_0_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>268.518</td>
<td>268.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>268.822</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>271.647</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>272.895</td>
<td>1.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td>cpu1/u0/n1109_s3/I3</td>
</tr>
<tr>
<td>273.359</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s3/F</td>
</tr>
<tr>
<td>273.364</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][A]</td>
<td>cpu1/u0/n1109_s1/I1</td>
</tr>
<tr>
<td>274.011</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s1/F</td>
</tr>
<tr>
<td>274.872</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>275.565</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>276.342</td>
<td>0.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td>bus_addr_demux_0_s10/I0</td>
</tr>
<tr>
<td>277.028</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td style=" background: #97FFFF;">bus_addr_demux_0_s10/F</td>
</tr>
<tr>
<td>277.703</td>
<td>0.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_0_s7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>280.068</td>
<td>2.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>bus_addr_demux_0_s7/G</td>
</tr>
<tr>
<td>280.033</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_0_s7</td>
</tr>
<tr>
<td>279.989</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>bus_addr_demux_0_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.260</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.490, 28.039%; route: 3.565, 40.149%; tC2Q: 2.825, 31.812%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 100.000%</td>
</tr>
</table>
<h3>Path96</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.816</td>
<td>1.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C47[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C47[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_14_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_14_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C47[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 19.401%; route: 4.696, 50.716%; tC2Q: 2.767, 29.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path97</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.816</td>
<td>1.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C47[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C47[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_14_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_14_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C47[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 19.401%; route: 4.696, 50.716%; tC2Q: 2.767, 29.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path98</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.816</td>
<td>1.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C47[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C47[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_14_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_14_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C47[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 19.401%; route: 4.696, 50.716%; tC2Q: 2.767, 29.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path99</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.816</td>
<td>1.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C47[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C47[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_14_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_14_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C47[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 19.401%; route: 4.696, 50.716%; tC2Q: 2.767, 29.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path100</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>143.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/n327_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R9C7[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.608</td>
<td>1.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C12[3][B]</td>
<td style=" font-weight:bold;">cpu1/n327_s1/I0</td>
</tr>
<tr>
<td>141.017</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/n327_s1/F</td>
</tr>
<tr>
<td>141.474</td>
<td>0.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>143.845</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td>cpu1/DI_Reg_5_s0/CLK</td>
</tr>
<tr>
<td>143.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td>143.766</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C13[1][A]</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 15.812%; route: 0.457, 17.682%; tC2Q: 1.719, 66.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path101</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>143.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/n327_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R9C7[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.608</td>
<td>1.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C12[3][B]</td>
<td style=" font-weight:bold;">cpu1/n327_s1/I0</td>
</tr>
<tr>
<td>141.017</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/n327_s1/F</td>
</tr>
<tr>
<td>141.469</td>
<td>0.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C13[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>143.845</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[0][A]</td>
<td>cpu1/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>143.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td>143.766</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C13[0][A]</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 15.840%; route: 0.452, 17.536%; tC2Q: 1.719, 66.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path102</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>143.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/n327_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R9C7[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.608</td>
<td>1.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C12[3][B]</td>
<td style=" font-weight:bold;">cpu1/n327_s1/I0</td>
</tr>
<tr>
<td>141.017</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/n327_s1/F</td>
</tr>
<tr>
<td>141.465</td>
<td>0.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>143.845</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td>cpu1/DI_Reg_4_s0/CLK</td>
</tr>
<tr>
<td>143.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td>143.766</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C12[2][A]</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 15.865%; route: 0.449, 17.409%; tC2Q: 1.719, 66.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path103</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/Q</td>
</tr>
<tr>
<td>4.322</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>cpu_din_3_s4/I1</td>
</tr>
<tr>
<td>4.899</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s4/F</td>
</tr>
<tr>
<td>4.901</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>cpu_din_3_s1/I0</td>
</tr>
<tr>
<td>5.365</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>6.661</td>
<td>1.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[0][A]</td>
<td>cpu1/u0/n1137_s0/I0</td>
</tr>
<tr>
<td>7.125</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1137_s0/F</td>
</tr>
<tr>
<td>7.125</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[0][A]</td>
<td>cpu1/u0/IR_3_s0/CLK</td>
</tr>
<tr>
<td>9.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_3_s0</td>
</tr>
<tr>
<td>9.485</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C13[0][A]</td>
<td>cpu1/u0/IR_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.505, 31.649%; route: 2.960, 62.253%; tC2Q: 0.290, 6.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path104</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>146.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R21C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.922</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R25C15[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.755</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td>psg1/n1364_s3/I2</td>
</tr>
<tr>
<td>142.449</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C17[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1364_s3/F</td>
</tr>
<tr>
<td>143.081</td>
<td>0.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>psg1/n1411_s123/I1</td>
</tr>
<tr>
<td>143.727</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1411_s123/F</td>
</tr>
<tr>
<td>144.399</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[3][B]</td>
<td>psg1/n1413_s123/I0</td>
</tr>
<tr>
<td>145.111</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C14[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1413_s123/F</td>
</tr>
<tr>
<td>145.327</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[0][B]</td>
<td>psg1/n1413_s121/I1</td>
</tr>
<tr>
<td>146.013</td>
<td>0.686</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C13[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1413_s121/F</td>
</tr>
<tr>
<td>146.013</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[0][B]</td>
<td style=" font-weight:bold;">psg1/dac_amp_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.452</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[0][B]</td>
<td>psg1/dac_amp_2_s0/CLK</td>
</tr>
<tr>
<td>148.417</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_2_s0</td>
</tr>
<tr>
<td>148.373</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C13[0][B]</td>
<td>psg1/dac_amp_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.729</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.739, 53.796%; route: 2.062, 40.508%; tC2Q: 0.290, 5.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path105</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>277.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_3_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>268.518</td>
<td>268.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>268.822</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>271.647</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>272.759</td>
<td>1.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[3][B]</td>
<td>cpu1/u0/n1106_s2/I2</td>
</tr>
<tr>
<td>273.445</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C11[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s2/F</td>
</tr>
<tr>
<td>273.447</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[2][B]</td>
<td>cpu1/u0/n1106_s1/I0</td>
</tr>
<tr>
<td>274.093</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C11[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s1/F</td>
</tr>
<tr>
<td>274.955</td>
<td>0.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][B]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>275.601</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C11[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>276.454</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td>bus_addr_demux_3_s10/I0</td>
</tr>
<tr>
<td>277.167</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C11[2][B]</td>
<td style=" background: #97FFFF;">bus_addr_demux_3_s10/F</td>
</tr>
<tr>
<td>277.612</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[2][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_3_s7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>280.068</td>
<td>2.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[2][A]</td>
<td>bus_addr_demux_3_s7/G</td>
</tr>
<tr>
<td>280.033</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_3_s7</td>
</tr>
<tr>
<td>279.989</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C11[2][A]</td>
<td>bus_addr_demux_3_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.260</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.691, 30.618%; route: 3.273, 37.242%; tC2Q: 2.825, 32.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 100.000%</td>
</tr>
</table>
<h3>Path106</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.969</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R21C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.922</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R25C15[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.755</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td>psg1/n1364_s3/I2</td>
</tr>
<tr>
<td>142.449</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C17[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1364_s3/F</td>
</tr>
<tr>
<td>143.081</td>
<td>0.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>psg1/n1411_s123/I1</td>
</tr>
<tr>
<td>143.727</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1411_s123/F</td>
</tr>
<tr>
<td>144.088</td>
<td>0.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td>psg1/n1411_s126/I3</td>
</tr>
<tr>
<td>144.734</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C14[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1411_s126/F</td>
</tr>
<tr>
<td>145.256</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[2][B]</td>
<td>psg1/n1411_s122/I3</td>
</tr>
<tr>
<td>145.969</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C15[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1411_s122/F</td>
</tr>
<tr>
<td>145.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[2][B]</td>
<td style=" font-weight:bold;">psg1/dac_amp_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.452</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[2][B]</td>
<td>psg1/dac_amp_4_s0/CLK</td>
</tr>
<tr>
<td>148.417</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_4_s0</td>
</tr>
<tr>
<td>148.373</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C15[2][B]</td>
<td>psg1/dac_amp_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.729</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.699, 53.475%; route: 2.058, 40.778%; tC2Q: 0.290, 5.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path107</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>277.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_8_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>268.518</td>
<td>268.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>268.822</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>271.647</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>272.884</td>
<td>1.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][B]</td>
<td>cpu1/u0/n1101_s2/I2</td>
</tr>
<tr>
<td>273.348</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s2/F</td>
</tr>
<tr>
<td>273.561</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[3][B]</td>
<td>cpu1/u0/n1101_s1/I0</td>
</tr>
<tr>
<td>274.247</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C6[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s1/F</td>
</tr>
<tr>
<td>274.248</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[1][B]</td>
<td>cpu1/u0/n1101_s0/I0</td>
</tr>
<tr>
<td>274.895</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R40C6[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s0/F</td>
</tr>
<tr>
<td>276.348</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td>bus_addr_demux_8_s10/I1</td>
</tr>
<tr>
<td>276.925</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C7[3][A]</td>
<td style=" background: #97FFFF;">bus_addr_demux_8_s10/F</td>
</tr>
<tr>
<td>277.565</td>
<td>0.639</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_8_s7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>280.068</td>
<td>2.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td>bus_addr_demux_8_s7/G</td>
</tr>
<tr>
<td>280.033</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_8_s7</td>
</tr>
<tr>
<td>279.989</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C7[0][B]</td>
<td>bus_addr_demux_8_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.260</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.374, 27.152%; route: 3.544, 40.534%; tC2Q: 2.825, 32.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 100.000%</td>
</tr>
</table>
<h3>Path108</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R21C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.922</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R25C15[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.755</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td>psg1/n1364_s3/I2</td>
</tr>
<tr>
<td>142.449</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C17[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1364_s3/F</td>
</tr>
<tr>
<td>143.081</td>
<td>0.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>psg1/n1411_s123/I1</td>
</tr>
<tr>
<td>143.727</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1411_s123/F</td>
</tr>
<tr>
<td>144.399</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[3][A]</td>
<td>psg1/n1410_s123/I3</td>
</tr>
<tr>
<td>145.111</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C14[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1410_s123/F</td>
</tr>
<tr>
<td>145.327</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>psg1/n1410_s122/I0</td>
</tr>
<tr>
<td>145.904</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1410_s122/F</td>
</tr>
<tr>
<td>145.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td style=" font-weight:bold;">psg1/dac_amp_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.452</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>psg1/dac_amp_5_s0/CLK</td>
</tr>
<tr>
<td>148.417</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_5_s0</td>
</tr>
<tr>
<td>148.373</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C13[0][A]</td>
<td>psg1/dac_amp_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.729</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.630, 52.788%; route: 2.062, 41.392%; tC2Q: 0.290, 5.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path109</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.586</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C46[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C46[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_16_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_16_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C46[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 19.895%; route: 4.466, 49.463%; tC2Q: 2.767, 30.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path110</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.586</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_14_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_14_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 19.895%; route: 4.466, 49.463%; tC2Q: 2.767, 30.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path111</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.586</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[2][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_22_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_22_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C47[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 19.895%; route: 4.466, 49.463%; tC2Q: 2.767, 30.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path112</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.586</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C46[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C46[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_16_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_16_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C46[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 19.895%; route: 4.466, 49.463%; tC2Q: 2.767, 30.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path113</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.586</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_14_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_14_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C47[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 19.895%; route: 4.466, 49.463%; tC2Q: 2.767, 30.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path114</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.586</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C46[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C46[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_16_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_16_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C46[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 19.895%; route: 4.466, 49.463%; tC2Q: 2.767, 30.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path115</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.586</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_14_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_14_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C47[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 19.895%; route: 4.466, 49.463%; tC2Q: 2.767, 30.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path116</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.586</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C46[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C46[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_16_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_16_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C46[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 19.895%; route: 4.466, 49.463%; tC2Q: 2.767, 30.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path117</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.579</td>
<td>1.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[2][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_11_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_11_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C46[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 19.911%; route: 4.459, 49.422%; tC2Q: 2.767, 30.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path118</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.579</td>
<td>1.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C46[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C46[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_22_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_22_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C46[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 19.911%; route: 4.459, 49.422%; tC2Q: 2.767, 30.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path119</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.579</td>
<td>1.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C46[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_11_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_11_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C46[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 19.911%; route: 4.459, 49.422%; tC2Q: 2.767, 30.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path120</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.579</td>
<td>1.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C46[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C46[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_22_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_22_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C46[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 19.911%; route: 4.459, 49.422%; tC2Q: 2.767, 30.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path121</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.579</td>
<td>1.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C47[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C47[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_23_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_23_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C47[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 19.911%; route: 4.459, 49.422%; tC2Q: 2.767, 30.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path122</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>143.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/MREQ_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_3m6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_3m6</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>33</td>
<td>R9C7[0][A]</td>
<td>dn1/n7_s0/Q</td>
</tr>
<tr>
<td>140.621</td>
<td>1.732</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C9[1][B]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s5/I2</td>
</tr>
<tr>
<td>141.030</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/MREQ_s5/F</td>
</tr>
<tr>
<td>141.210</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C9[1][A]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>143.518</td>
<td>143.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>143.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>143.845</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C9[1][A]</td>
<td>cpu1/MREQ_s0/CLK</td>
</tr>
<tr>
<td>143.810</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td>143.766</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C9[1][A]</td>
<td>cpu1/MREQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.629</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.409, 17.607%; route: 0.180, 7.765%; tC2Q: 1.732, 74.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path123</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.485</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C42[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>4.433</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>memory_ctrl/sdram_address_0_s0/I1</td>
</tr>
<tr>
<td>5.011</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_0_s0/F</td>
</tr>
<tr>
<td>5.014</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>memory_ctrl/vram/n45_s0/I0</td>
</tr>
<tr>
<td>5.660</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R9C21[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>6.783</td>
<td>1.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>9.528</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td>9.485</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.066</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.224, 27.731%; route: 2.899, 65.698%; tC2Q: 0.290, 6.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path124</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.400</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_15_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_15_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C52[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.313%; route: 4.280, 48.401%; tC2Q: 2.767, 31.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path125</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.400</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C53[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C53[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_23_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_23_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C53[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.313%; route: 4.280, 48.401%; tC2Q: 2.767, 31.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path126</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.400</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_15_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_15_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C52[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.313%; route: 4.280, 48.401%; tC2Q: 2.767, 31.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path127</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.400</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C53[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_23_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_23_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.313%; route: 4.280, 48.401%; tC2Q: 2.767, 31.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path128</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.400</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_15_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_15_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.313%; route: 4.280, 48.401%; tC2Q: 2.767, 31.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path129</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.400</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C53[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C53[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_23_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_23_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C53[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.313%; route: 4.280, 48.401%; tC2Q: 2.767, 31.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path130</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.400</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_15_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_15_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C52[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.313%; route: 4.280, 48.401%; tC2Q: 2.767, 31.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path131</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.400</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C53[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_23_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_23_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C53[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.313%; route: 4.280, 48.401%; tC2Q: 2.767, 31.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path132</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C27[2][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.529</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C27[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1811.750</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C28[1][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1812.159</td>
<td>0.409</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R44C28[1][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.388</td>
<td>2.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C29[2][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C29[2][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_9_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_9_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C29[2][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.815, 20.553%; route: 4.249, 48.119%; tC2Q: 2.767, 31.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path133</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C27[2][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.529</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C27[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1811.750</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C28[1][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1812.159</td>
<td>0.409</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R44C28[1][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.388</td>
<td>2.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C30[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C30[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_10_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_10_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C30[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.815, 20.553%; route: 4.249, 48.119%; tC2Q: 2.767, 31.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path134</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C27[2][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.529</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C27[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1811.750</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C28[1][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1812.159</td>
<td>0.409</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R44C28[1][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.388</td>
<td>2.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C30[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C30[1][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C30[1][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.815, 20.553%; route: 4.249, 48.119%; tC2Q: 2.767, 31.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path135</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C27[2][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.529</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C27[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1811.750</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C28[1][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1812.159</td>
<td>0.409</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R44C28[1][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.388</td>
<td>2.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C29[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C29[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C29[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.815, 20.553%; route: 4.249, 48.119%; tC2Q: 2.767, 31.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path136</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C27[2][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.529</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C27[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1811.750</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C28[1][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1812.159</td>
<td>0.409</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R44C28[1][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.388</td>
<td>2.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C32[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C32[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_22_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_22_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C32[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.815, 20.553%; route: 4.249, 48.119%; tC2Q: 2.767, 31.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path137</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C27[2][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.529</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R44C27[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1811.750</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C28[1][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1812.159</td>
<td>0.409</td>
<td>tINS</td>
<td>RR</td>
<td>128</td>
<td>R44C28[1][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.388</td>
<td>2.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C32[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C32[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_10_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_10_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C32[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.815, 20.553%; route: 4.249, 48.119%; tC2Q: 2.767, 31.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path138</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>277.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_7_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>268.518</td>
<td>268.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>268.822</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>271.647</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>272.344</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C10[2][B]</td>
<td>cpu1/u0/n1102_s3/I3</td>
</tr>
<tr>
<td>272.807</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s3/F</td>
</tr>
<tr>
<td>272.813</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C10[1][A]</td>
<td>cpu1/u0/n1102_s1/I1</td>
</tr>
<tr>
<td>273.459</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C10[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1102_s1/F</td>
</tr>
<tr>
<td>274.509</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][A]</td>
<td>cpu1/u0/A_i_7_s8/I0</td>
</tr>
<tr>
<td>275.075</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s8/F</td>
</tr>
<tr>
<td>275.604</td>
<td>0.529</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C11[3][B]</td>
<td>bus_addr_demux_7_s10/I0</td>
</tr>
<tr>
<td>276.317</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C11[3][B]</td>
<td style=" background: #97FFFF;">bus_addr_demux_7_s10/F</td>
</tr>
<tr>
<td>277.266</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_7_s7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>280.068</td>
<td>2.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>bus_addr_demux_7_s7/G</td>
</tr>
<tr>
<td>280.033</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_7_s7</td>
</tr>
<tr>
<td>279.989</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>bus_addr_demux_7_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.260</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.389, 28.292%; route: 3.230, 38.250%; tC2Q: 2.825, 33.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 100.000%</td>
</tr>
</table>
<h3>Path139</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>277.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_6_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>268.518</td>
<td>268.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>268.822</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>271.647</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>272.675</td>
<td>1.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[2][A]</td>
<td>cpu1/u0/n1103_s3/I3</td>
</tr>
<tr>
<td>273.253</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C8[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1103_s3/F</td>
</tr>
<tr>
<td>273.468</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C8[1][A]</td>
<td>cpu1/u0/n1103_s1/I1</td>
</tr>
<tr>
<td>273.932</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C8[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1103_s1/F</td>
</tr>
<tr>
<td>273.938</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C8[0][A]</td>
<td>cpu1/u0/n1103_s0/I0</td>
</tr>
<tr>
<td>274.401</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C8[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1103_s0/F</td>
</tr>
<tr>
<td>275.710</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[2][B]</td>
<td>bus_addr_demux_6_s10/I1</td>
</tr>
<tr>
<td>276.287</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C12[2][B]</td>
<td style=" background: #97FFFF;">bus_addr_demux_6_s10/F</td>
</tr>
<tr>
<td>277.216</td>
<td>0.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_6_s7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>280.068</td>
<td>2.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td>bus_addr_demux_6_s7/G</td>
</tr>
<tr>
<td>280.033</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_6_s7</td>
</tr>
<tr>
<td>279.989</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C11[1][A]</td>
<td>bus_addr_demux_6_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.260</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.082, 24.811%; route: 3.486, 41.532%; tC2Q: 2.825, 33.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 100.000%</td>
</tr>
</table>
<h3>Path140</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_0_s1/CLK</td>
</tr>
<tr>
<td>0.594</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C20[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_0_s1/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s1/I3</td>
</tr>
<tr>
<td>1.838</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s1/F</td>
</tr>
<tr>
<td>2.674</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I0</td>
</tr>
<tr>
<td>3.320</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>3.881</td>
<td>0.560</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/I1</td>
</tr>
<tr>
<td>4.567</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/F</td>
</tr>
<tr>
<td>4.570</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/I2</td>
</tr>
<tr>
<td>5.148</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/F</td>
</tr>
<tr>
<td>6.739</td>
<td>1.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.604, 40.465%; route: 3.541, 55.028%; tC2Q: 0.290, 4.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path141</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.781</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_0_s1/CLK</td>
</tr>
<tr>
<td>0.594</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C20[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_0_s1/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s1/I3</td>
</tr>
<tr>
<td>1.838</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s1/F</td>
</tr>
<tr>
<td>2.674</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I0</td>
</tr>
<tr>
<td>3.320</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>3.881</td>
<td>0.560</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/I1</td>
</tr>
<tr>
<td>4.567</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/F</td>
</tr>
<tr>
<td>4.570</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/I2</td>
</tr>
<tr>
<td>5.148</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/F</td>
</tr>
<tr>
<td>6.739</td>
<td>1.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.604, 40.465%; route: 3.541, 55.028%; tC2Q: 0.290, 4.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path142</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_0_s1/CLK</td>
</tr>
<tr>
<td>0.594</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C20[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_0_s1/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s1/I3</td>
</tr>
<tr>
<td>1.838</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s1/F</td>
</tr>
<tr>
<td>2.674</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I0</td>
</tr>
<tr>
<td>3.320</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>3.881</td>
<td>0.560</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/I1</td>
</tr>
<tr>
<td>4.567</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/F</td>
</tr>
<tr>
<td>4.570</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/I2</td>
</tr>
<tr>
<td>5.148</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/F</td>
</tr>
<tr>
<td>6.734</td>
<td>1.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.604, 40.494%; route: 3.536, 54.996%; tC2Q: 0.290, 4.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path143</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.305</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_16_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_16_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C47[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.534%; route: 4.185, 47.838%; tC2Q: 2.767, 31.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path144</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.305</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_18_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_18_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C46[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.534%; route: 4.185, 47.838%; tC2Q: 2.767, 31.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path145</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.305</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_8_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_8_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C47[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.534%; route: 4.185, 47.838%; tC2Q: 2.767, 31.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path146</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.305</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C47[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C47[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.534%; route: 4.185, 47.838%; tC2Q: 2.767, 31.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path147</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.305</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C46[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.534%; route: 4.185, 47.838%; tC2Q: 2.767, 31.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path148</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.305</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_8_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_8_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C46[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.534%; route: 4.185, 47.838%; tC2Q: 2.767, 31.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path149</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.305</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_11_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_11_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C46[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.534%; route: 4.185, 47.838%; tC2Q: 2.767, 31.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path150</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.305</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[2][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C47[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_21_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_21_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C47[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.534%; route: 4.185, 47.838%; tC2Q: 2.767, 31.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path151</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ex_bus_wr_n_ff_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C5[2][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>5.246</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>24</td>
<td>R39C5[2][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>7.407</td>
<td>2.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[2][A]</td>
<td>n351_s7/I2</td>
</tr>
<tr>
<td>8.119</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C14[2][A]</td>
<td style=" background: #97FFFF;">n351_s7/F</td>
</tr>
<tr>
<td>8.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[2][A]</td>
<td style=" font-weight:bold;">ex_bus_wr_n_ff_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[2][A]</td>
<td>ex_bus_wr_n_ff_s1/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C14[2][A]</td>
<td>ex_bus_wr_n_ff_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.712, 22.527%; route: 2.160, 68.304%; tC2Q: 0.290, 9.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path152</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[1][A]</td>
<td>memory_ctrl/vram/u_sdram/state_0_s1/CLK</td>
</tr>
<tr>
<td>0.594</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C20[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/state_0_s1/Q</td>
</tr>
<tr>
<td>1.144</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s1/I3</td>
</tr>
<tr>
<td>1.838</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s1/F</td>
</tr>
<tr>
<td>2.674</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I0</td>
</tr>
<tr>
<td>3.320</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R14C20[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>3.881</td>
<td>0.560</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[3][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/I1</td>
</tr>
<tr>
<td>4.567</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/F</td>
</tr>
<tr>
<td>4.570</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[3][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/I2</td>
</tr>
<tr>
<td>5.148</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R13C21[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s4/F</td>
</tr>
<tr>
<td>6.678</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.604, 40.848%; route: 3.481, 54.603%; tC2Q: 0.290, 4.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path153</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.249</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_19_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_19_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C39[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.666%; route: 4.129, 47.505%; tC2Q: 2.767, 31.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path154</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.249</td>
<td>1.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_19_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_19_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C39[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.666%; route: 4.129, 47.505%; tC2Q: 2.767, 31.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path155</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R21C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.922</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R25C15[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.755</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td>psg1/n1364_s3/I2</td>
</tr>
<tr>
<td>142.449</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C17[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1364_s3/F</td>
</tr>
<tr>
<td>142.777</td>
<td>0.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[2][B]</td>
<td>psg1/n1363_s3/I1</td>
</tr>
<tr>
<td>143.490</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C15[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s3/F</td>
</tr>
<tr>
<td>143.492</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[3][B]</td>
<td>psg1/n1363_s1/I0</td>
</tr>
<tr>
<td>144.178</td>
<td>0.686</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C15[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s1/F</td>
</tr>
<tr>
<td>144.179</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[2][A]</td>
<td>psg1/n1363_s4/I0</td>
</tr>
<tr>
<td>144.826</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C15[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s4/F</td>
</tr>
<tr>
<td>145.514</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.452</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[0][A]</td>
<td>psg1/env_vol_4_s1/CLK</td>
</tr>
<tr>
<td>148.417</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s1</td>
</tr>
<tr>
<td>148.373</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C14[0][A]</td>
<td>psg1/env_vol_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.729</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.739, 59.646%; route: 1.563, 34.038%; tC2Q: 0.290, 6.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path156</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R21C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.922</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R25C15[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.755</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td>psg1/n1364_s3/I2</td>
</tr>
<tr>
<td>142.449</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C17[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1364_s3/F</td>
</tr>
<tr>
<td>142.777</td>
<td>0.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[2][B]</td>
<td>psg1/n1363_s3/I1</td>
</tr>
<tr>
<td>143.490</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C15[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s3/F</td>
</tr>
<tr>
<td>143.492</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[3][B]</td>
<td>psg1/n1363_s1/I0</td>
</tr>
<tr>
<td>144.178</td>
<td>0.686</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C15[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s1/F</td>
</tr>
<tr>
<td>144.179</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[2][A]</td>
<td>psg1/n1363_s4/I0</td>
</tr>
<tr>
<td>144.826</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C15[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s4/F</td>
</tr>
<tr>
<td>145.514</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.452</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td>psg1/env_vol_4_s0/CLK</td>
</tr>
<tr>
<td>148.417</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td>148.373</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C14[1][A]</td>
<td>psg1/env_vol_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.729</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.739, 59.646%; route: 1.563, 34.038%; tC2Q: 0.290, 6.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path157</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R21C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.922</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R25C15[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.755</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td>psg1/n1364_s3/I2</td>
</tr>
<tr>
<td>142.449</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C17[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1364_s3/F</td>
</tr>
<tr>
<td>143.081</td>
<td>0.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>psg1/n1411_s123/I1</td>
</tr>
<tr>
<td>143.727</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1411_s123/F</td>
</tr>
<tr>
<td>144.088</td>
<td>0.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td>psg1/n1411_s126/I3</td>
</tr>
<tr>
<td>144.774</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C14[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1411_s126/F</td>
</tr>
<tr>
<td>144.778</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td>psg1/n1414_s123/I0</td>
</tr>
<tr>
<td>145.490</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1414_s123/F</td>
</tr>
<tr>
<td>145.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td style=" font-weight:bold;">psg1/dac_amp_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.452</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td>psg1/dac_amp_1_s0/CLK</td>
</tr>
<tr>
<td>148.417</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_1_s0</td>
</tr>
<tr>
<td>148.373</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C14[2][B]</td>
<td>psg1/dac_amp_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.729</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.739, 59.954%; route: 1.539, 33.698%; tC2Q: 0.290, 6.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path158</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R21C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.922</td>
<td>2.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.212</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R25C15[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.755</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][B]</td>
<td>psg1/n1364_s3/I2</td>
</tr>
<tr>
<td>142.449</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C17[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1364_s3/F</td>
</tr>
<tr>
<td>143.081</td>
<td>0.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>psg1/n1411_s123/I1</td>
</tr>
<tr>
<td>143.727</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1411_s123/F</td>
</tr>
<tr>
<td>144.088</td>
<td>0.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[3][B]</td>
<td>psg1/n1415_s125/I3</td>
</tr>
<tr>
<td>144.774</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C14[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1415_s125/F</td>
</tr>
<tr>
<td>144.776</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td>psg1/n1415_s123/I1</td>
</tr>
<tr>
<td>145.462</td>
<td>0.686</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1415_s123/F</td>
</tr>
<tr>
<td>145.462</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td style=" font-weight:bold;">psg1/dac_amp_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.452</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td>psg1/dac_amp_0_s0/CLK</td>
</tr>
<tr>
<td>148.417</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_0_s0</td>
</tr>
<tr>
<td>148.373</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C14[0][B]</td>
<td>psg1/dac_amp_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.729</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.033, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.713, 59.744%; route: 1.538, 33.869%; tC2Q: 0.290, 6.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path159</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[2][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_8_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_8_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C49[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path160</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_9_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_9_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C49[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path161</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_10_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_10_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path162</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_11_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_11_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C50[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path163</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_13_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_13_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C49[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path164</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C48[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_14_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_14_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C48[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path165</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_15_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_15_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C49[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path166</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_17_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_17_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C48[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path167</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_19_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_19_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C49[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path168</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[2][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C49[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_20_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_20_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C49[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path169</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C48[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_21_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_21_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C48[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path170</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_23_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_23_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C48[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path171</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C51[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C51[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C51[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path172</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C48[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path173</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_21_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_21_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C50[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path174</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C48[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C48[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_10_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_10_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C48[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path175</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_13_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_13_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C49[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path176</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_15_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_15_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C50[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path177</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_17_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_17_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C49[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path178</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_19_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_19_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C51[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path179</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C51[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path180</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_21_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_21_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C49[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path181</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_23_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_23_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C48[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path182</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C51[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C51[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C51[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path183</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C48[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path184</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C50[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_21_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_21_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C50[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path185</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_13_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_13_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path186</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_15_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_15_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path187</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_17_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_17_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C51[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path188</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_19_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_19_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C51[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path189</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_20_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_20_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C51[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path190</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[2][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C48[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_23_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_23_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C48[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path191</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C51[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C51[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_13_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_13_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C51[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path192</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_18_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_18_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C48[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path193</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C49[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C49[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path194</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_8_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_8_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C50[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path195</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C48[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C48[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_9_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_9_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C48[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path196</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_10_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_10_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C49[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path197</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_13_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_13_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C49[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path198</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C50[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_15_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_15_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C50[2][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path199</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C51[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_17_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_17_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C51[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path200</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1814.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1817.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R33C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1810.816</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C44[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1811.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R48C44[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1812.646</td>
<td>1.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C41[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1813.055</td>
<td>0.409</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R51C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1814.170</td>
<td>1.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C51[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_19_s0/CLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_19_s0</td>
</tr>
<tr>
<td>1817.104</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C51[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.796, 20.854%; route: 4.050, 47.025%; tC2Q: 2.767, 32.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.973</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audioclkd/n126_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>R44C43[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>0.003</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C43[1][A]</td>
<td style=" font-weight:bold;">vdp4/audioclkd/n126_s0/I3</td>
</tr>
<tr>
<td>0.293</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C43[1][A]</td>
<td style=" background: #97FFFF;">vdp4/audioclkd/n126_s0/F</td>
</tr>
<tr>
<td>0.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C43[1][A]</td>
<td style=" font-weight:bold;">vdp4/audioclkd/clkd_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.924</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C43[1][A]</td>
<td>vdp4/audioclkd/clkd_s0/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
<tr>
<td>1.973</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C43[1][A]</td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 98.957%; route: 0.000, 0.000%; tC2Q: 0.003, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.267</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>audio_sample_13_s0/CLK</td>
</tr>
<tr>
<td>37.520</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" font-weight:bold;">audio_sample_13_s0/Q</td>
</tr>
<tr>
<td>38.420</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s10/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.961</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24</td>
<td>vdp4/audio_sample_word0[1]_0_s10/CLK</td>
</tr>
<tr>
<td>38.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td>39.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C24</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.900, 78.097%; tC2Q: 0.252, 21.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.267</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td>audio_sample_7_s0/CLK</td>
</tr>
<tr>
<td>37.520</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][B]</td>
<td style=" font-weight:bold;">audio_sample_7_s0/Q</td>
</tr>
<tr>
<td>38.420</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s6/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.961</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23</td>
<td>vdp4/audio_sample_word0[1]_0_s6/CLK</td>
</tr>
<tr>
<td>38.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td>39.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C23</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.900, 78.097%; tC2Q: 0.252, 21.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.267</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>audio_sample_3_s0/CLK</td>
</tr>
<tr>
<td>37.520</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">audio_sample_3_s0/Q</td>
</tr>
<tr>
<td>38.420</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s4/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.961</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22</td>
<td>vdp4/audio_sample_word0[1]_0_s4/CLK</td>
</tr>
<tr>
<td>38.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td>39.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C22</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.900, 78.097%; tC2Q: 0.252, 21.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.267</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td>audio_sample_1_s0/CLK</td>
</tr>
<tr>
<td>37.520</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td style=" font-weight:bold;">audio_sample_1_s0/Q</td>
</tr>
<tr>
<td>38.420</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s4/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.961</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22</td>
<td>vdp4/audio_sample_word0[1]_0_s4/CLK</td>
</tr>
<tr>
<td>38.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td>39.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C22</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.900, 78.097%; tC2Q: 0.252, 21.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.267</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td>audio_sample_0_s0/CLK</td>
</tr>
<tr>
<td>37.520</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td style=" font-weight:bold;">audio_sample_0_s0/Q</td>
</tr>
<tr>
<td>38.420</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s4/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.961</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22</td>
<td>vdp4/audio_sample_word0[1]_0_s4/CLK</td>
</tr>
<tr>
<td>38.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td>39.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C22</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.900, 78.097%; tC2Q: 0.252, 21.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.267</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td>audio_sample_14_s0/CLK</td>
</tr>
<tr>
<td>37.520</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C16[2][B]</td>
<td style=" font-weight:bold;">audio_sample_14_s0/Q</td>
</tr>
<tr>
<td>38.439</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s10/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.961</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24</td>
<td>vdp4/audio_sample_word0[1]_0_s10/CLK</td>
</tr>
<tr>
<td>38.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td>39.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C24</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.919, 78.451%; tC2Q: 0.252, 21.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.267</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[2][B]</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>37.520</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R31C9[2][B]</td>
<td style=" font-weight:bold;">cpu1/Req_Inhibit_s0/Q</td>
</tr>
<tr>
<td>38.060</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>vdp_csr_n_s5/I1</td>
</tr>
<tr>
<td>38.354</td>
<td>0.294</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td style=" background: #97FFFF;">vdp_csr_n_s5/F</td>
</tr>
<tr>
<td>38.513</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[2][A]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.961</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[2][A]</td>
<td>vdp4/cs_latch_1_s0/CLK</td>
</tr>
<tr>
<td>38.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td>39.010</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C23[2][A]</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.294, 23.587%; route: 0.699, 56.138%; tC2Q: 0.252, 20.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.267</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>audio_sample_11_s0/CLK</td>
</tr>
<tr>
<td>37.520</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td style=" font-weight:bold;">audio_sample_11_s0/Q</td>
</tr>
<tr>
<td>38.573</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s8/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.961</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22</td>
<td>vdp4/audio_sample_word0[1]_0_s8/CLK</td>
</tr>
<tr>
<td>38.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td>39.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C22</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.053, 80.656%; tC2Q: 0.252, 19.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.267</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td>audio_sample_10_s0/CLK</td>
</tr>
<tr>
<td>37.520</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C16[0][A]</td>
<td style=" font-weight:bold;">audio_sample_10_s0/Q</td>
</tr>
<tr>
<td>38.573</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s8/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.961</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22</td>
<td>vdp4/audio_sample_word0[1]_0_s8/CLK</td>
</tr>
<tr>
<td>38.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td>39.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C22</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.053, 80.656%; tC2Q: 0.252, 19.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.267</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td>audio_sample_9_s0/CLK</td>
</tr>
<tr>
<td>37.520</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][B]</td>
<td style=" font-weight:bold;">audio_sample_9_s0/Q</td>
</tr>
<tr>
<td>38.573</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s8/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.961</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22</td>
<td>vdp4/audio_sample_word0[1]_0_s8/CLK</td>
</tr>
<tr>
<td>38.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td>39.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C22</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.053, 80.656%; tC2Q: 0.252, 19.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.267</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td>audio_sample_8_s0/CLK</td>
</tr>
<tr>
<td>37.520</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td style=" font-weight:bold;">audio_sample_8_s0/Q</td>
</tr>
<tr>
<td>38.592</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s8/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.961</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22</td>
<td>vdp4/audio_sample_word0[1]_0_s8/CLK</td>
</tr>
<tr>
<td>38.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td>39.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C22</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.072, 80.933%; tC2Q: 0.252, 19.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.267</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td>audio_sample_5_s0/CLK</td>
</tr>
<tr>
<td>37.520</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][B]</td>
<td style=" font-weight:bold;">audio_sample_5_s0/Q</td>
</tr>
<tr>
<td>38.592</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s6/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.961</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23</td>
<td>vdp4/audio_sample_word0[1]_0_s6/CLK</td>
</tr>
<tr>
<td>38.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td>39.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C23</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.072, 80.933%; tC2Q: 0.252, 19.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.267</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>audio_sample_2_s0/CLK</td>
</tr>
<tr>
<td>37.520</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td style=" font-weight:bold;">audio_sample_2_s0/Q</td>
</tr>
<tr>
<td>38.592</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s4/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.961</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C22</td>
<td>vdp4/audio_sample_word0[1]_0_s4/CLK</td>
</tr>
<tr>
<td>38.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td>39.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C22</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.072, 80.933%; tC2Q: 0.252, 19.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>279.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s451</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_12_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>278.008</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>cpu1/u0/A_i_14_s451/CLK</td>
</tr>
<tr>
<td>278.259</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C6[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s451/Q</td>
</tr>
<tr>
<td>278.416</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td>bus_addr_demux_12_s10/I0</td>
</tr>
<tr>
<td>278.904</td>
<td>0.489</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td style=" background: #97FFFF;">bus_addr_demux_12_s10/F</td>
</tr>
<tr>
<td>279.063</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_12_s7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.426</td>
<td>1.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>bus_addr_demux_12_s7/G</td>
</tr>
<tr>
<td>279.461</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_12_s7</td>
</tr>
<tr>
<td>279.475</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>bus_addr_demux_12_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.489, 46.304%; route: 0.316, 29.892%; tC2Q: 0.251, 23.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.648, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.267</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>audio_sample_12_s0/CLK</td>
</tr>
<tr>
<td>37.520</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" font-weight:bold;">audio_sample_12_s0/Q</td>
</tr>
<tr>
<td>38.611</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s10/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.961</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24</td>
<td>vdp4/audio_sample_word0[1]_0_s10/CLK</td>
</tr>
<tr>
<td>38.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td>39.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C24</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.091, 81.202%; tC2Q: 0.252, 18.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.267</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>audio_sample_6_s0/CLK</td>
</tr>
<tr>
<td>37.520</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td style=" font-weight:bold;">audio_sample_6_s0/Q</td>
</tr>
<tr>
<td>38.611</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s6/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.961</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23</td>
<td>vdp4/audio_sample_word0[1]_0_s6/CLK</td>
</tr>
<tr>
<td>38.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td>39.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C23</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.091, 81.202%; tC2Q: 0.252, 18.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.267</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>audio_sample_4_s0/CLK</td>
</tr>
<tr>
<td>37.520</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">audio_sample_4_s0/Q</td>
</tr>
<tr>
<td>38.611</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s6/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.961</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23</td>
<td>vdp4/audio_sample_word0[1]_0_s6/CLK</td>
</tr>
<tr>
<td>38.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td>39.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C23</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.091, 81.202%; tC2Q: 0.252, 18.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>279.127</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s460</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_9_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>278.008</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][B]</td>
<td>cpu1/u0/A_i_14_s460/CLK</td>
</tr>
<tr>
<td>278.259</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C9[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s460/Q</td>
</tr>
<tr>
<td>278.414</td>
<td>0.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>bus_addr_demux_9_s10/I0</td>
</tr>
<tr>
<td>278.801</td>
<td>0.387</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">bus_addr_demux_9_s10/F</td>
</tr>
<tr>
<td>279.127</td>
<td>0.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_9_s7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.426</td>
<td>1.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>bus_addr_demux_9_s7/G</td>
</tr>
<tr>
<td>279.461</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_9_s7</td>
</tr>
<tr>
<td>279.475</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>bus_addr_demux_9_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.387, 34.633%; route: 0.480, 42.912%; tC2Q: 0.251, 22.455%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.648, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuDbo_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.267</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[0][B]</td>
<td>cpu1/u0/DO_7_s0/CLK</td>
</tr>
<tr>
<td>37.520</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R30C19[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_7_s0/Q</td>
</tr>
<tr>
<td>38.692</td>
<td>1.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td style=" font-weight:bold;">vdp4/CpuDbo_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.961</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>vdp4/CpuDbo_7_s0/CLK</td>
</tr>
<tr>
<td>38.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuDbo_7_s0</td>
</tr>
<tr>
<td>39.010</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C29[1][A]</td>
<td>vdp4/CpuDbo_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.172, 82.271%; tC2Q: 0.252, 17.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuDbo_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.267</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C19[0][A]</td>
<td>cpu1/u0/DO_6_s0/CLK</td>
</tr>
<tr>
<td>37.520</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R31C19[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_6_s0/Q</td>
</tr>
<tr>
<td>38.696</td>
<td>1.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[2][B]</td>
<td style=" font-weight:bold;">vdp4/CpuDbo_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.961</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[2][B]</td>
<td>vdp4/CpuDbo_6_s0/CLK</td>
</tr>
<tr>
<td>38.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuDbo_6_s0</td>
</tr>
<tr>
<td>39.010</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C29[2][B]</td>
<td>vdp4/CpuDbo_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.176, 82.325%; tC2Q: 0.252, 17.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>279.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s475</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_4_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>278.008</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>cpu1/u0/A_i_14_s475/CLK</td>
</tr>
<tr>
<td>278.259</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C9[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s475/Q</td>
</tr>
<tr>
<td>278.427</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[1][B]</td>
<td>bus_addr_demux_4_s10/I0</td>
</tr>
<tr>
<td>278.907</td>
<td>0.480</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C10[1][B]</td>
<td style=" background: #97FFFF;">bus_addr_demux_4_s10/F</td>
</tr>
<tr>
<td>279.232</td>
<td>0.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_4_s7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.426</td>
<td>1.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>bus_addr_demux_4_s7/G</td>
</tr>
<tr>
<td>279.461</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_4_s7</td>
</tr>
<tr>
<td>279.475</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>bus_addr_demux_4_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.480, 39.203%; route: 0.493, 40.276%; tC2Q: 0.251, 20.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.648, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>279.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s448</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_13_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>278.008</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>cpu1/u0/A_i_14_s448/CLK</td>
</tr>
<tr>
<td>278.259</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C8[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s448/Q</td>
</tr>
<tr>
<td>278.418</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[3][B]</td>
<td>bus_addr_demux_13_s10/I0</td>
</tr>
<tr>
<td>278.805</td>
<td>0.387</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C8[3][B]</td>
<td style=" background: #97FFFF;">bus_addr_demux_13_s10/F</td>
</tr>
<tr>
<td>279.288</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_13_s7/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.426</td>
<td>1.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>bus_addr_demux_13_s7/G</td>
</tr>
<tr>
<td>279.461</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_13_s7</td>
</tr>
<tr>
<td>279.475</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>bus_addr_demux_13_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.387, 30.263%; route: 0.642, 50.115%; tC2Q: 0.251, 19.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.648, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuDbo_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.267</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C11[1][B]</td>
<td>cpu1/u0/DO_3_s0/CLK</td>
</tr>
<tr>
<td>37.520</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>56</td>
<td>R31C11[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_3_s0/Q</td>
</tr>
<tr>
<td>38.889</td>
<td>1.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[2][A]</td>
<td style=" font-weight:bold;">vdp4/CpuDbo_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.961</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[2][A]</td>
<td>vdp4/CpuDbo_3_s0/CLK</td>
</tr>
<tr>
<td>38.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuDbo_3_s0</td>
</tr>
<tr>
<td>39.010</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C29[2][A]</td>
<td>vdp4/CpuDbo_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.369, 84.430%; tC2Q: 0.252, 15.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuDbo_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.267</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C15[0][A]</td>
<td>cpu1/u0/DO_2_s0/CLK</td>
</tr>
<tr>
<td>37.520</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R31C15[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_2_s0/Q</td>
</tr>
<tr>
<td>38.897</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td style=" font-weight:bold;">vdp4/CpuDbo_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.961</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>vdp4/CpuDbo_2_s0/CLK</td>
</tr>
<tr>
<td>38.996</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuDbo_2_s0</td>
</tr>
<tr>
<td>39.010</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C29[2][B]</td>
<td>vdp4/CpuDbo_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.377, 84.509%; tC2Q: 0.252, 15.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>11.298</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[3][A]</td>
<td>n1338_s1/I1</td>
</tr>
<tr>
<td>11.992</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C9[3][A]</td>
<td style=" background: #97FFFF;">n1338_s1/F</td>
</tr>
<tr>
<td>12.190</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>bus_addr_demux_10_s0/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>bus_addr_demux_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.341, 28.110%; route: 5.720, 48.123%; tC2Q: 2.825, 23.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>11.421</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[1][B]</td>
<td>n1336_s2/I1</td>
</tr>
<tr>
<td>11.988</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C9[1][B]</td>
<td style=" background: #97FFFF;">n1336_s2/F</td>
</tr>
<tr>
<td>12.190</td>
<td>0.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[2][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_10_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][B]</td>
<td>bus_addr_demux_10_s1/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C9[2][B]</td>
<td>bus_addr_demux_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.214, 27.038%; route: 5.847, 49.195%; tC2Q: 2.825, 23.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.734</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C9[0][B]</td>
<td>cpu1/u0/n1104_s2/I3</td>
</tr>
<tr>
<td>6.197</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s2/F</td>
</tr>
<tr>
<td>6.506</td>
<td>0.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][B]</td>
<td>cpu1/u0/n1104_s0/I1</td>
</tr>
<tr>
<td>7.200</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s0/F</td>
</tr>
<tr>
<td>8.709</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][B]</td>
<td>cpu1/u0/A_i_5_s7/I1</td>
</tr>
<tr>
<td>9.403</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R14C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s7/F</td>
</tr>
<tr>
<td>9.694</td>
<td>0.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10[2][B]</td>
<td>n1356_s2/I1</td>
</tr>
<tr>
<td>10.158</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C10[2][B]</td>
<td style=" background: #97FFFF;">n1356_s2/F</td>
</tr>
<tr>
<td>11.286</td>
<td>1.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>bus_addr_demux_5_s1/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>bus_addr_demux_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.009, 27.397%; route: 5.148, 46.880%; tC2Q: 2.825, 25.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C6[1][B]</td>
<td>cpu1/u0/n1100_s2/I3</td>
</tr>
<tr>
<td>6.615</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C6[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1100_s2/F</td>
</tr>
<tr>
<td>7.375</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>cpu1/u0/n1100_s0/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C6[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1100_s0/F</td>
</tr>
<tr>
<td>9.383</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td>cpu1/u0/A_i_9_s7/I1</td>
</tr>
<tr>
<td>9.949</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>10.565</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td>n1340_s2/I1</td>
</tr>
<tr>
<td>11.029</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C11[1][B]</td>
<td style=" background: #97FFFF;">n1340_s2/F</td>
</tr>
<tr>
<td>11.227</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_9_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>bus_addr_demux_9_s1/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>bus_addr_demux_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.834, 25.944%; route: 5.264, 48.193%; tC2Q: 2.825, 25.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C6[1][B]</td>
<td>cpu1/u0/n1100_s2/I3</td>
</tr>
<tr>
<td>6.615</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C6[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1100_s2/F</td>
</tr>
<tr>
<td>7.375</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>cpu1/u0/n1100_s0/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C6[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1100_s0/F</td>
</tr>
<tr>
<td>9.383</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td>cpu1/u0/A_i_9_s7/I1</td>
</tr>
<tr>
<td>9.949</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>10.565</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][B]</td>
<td>n1342_s1/I1</td>
</tr>
<tr>
<td>11.029</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C11[3][B]</td>
<td style=" background: #97FFFF;">n1342_s1/F</td>
</tr>
<tr>
<td>11.227</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>bus_addr_demux_9_s0/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>bus_addr_demux_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.834, 25.944%; route: 5.264, 48.193%; tC2Q: 2.825, 25.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.329</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][B]</td>
<td>cpu1/u0/n1098_s3/I3</td>
</tr>
<tr>
<td>4.895</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s3/F</td>
</tr>
<tr>
<td>5.412</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[0][B]</td>
<td>cpu1/u0/n1098_s1/I1</td>
</tr>
<tr>
<td>6.106</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C6[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.514</td>
<td>1.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C9[1][A]</td>
<td>cpu1/u0/A_i_11_s8/I0</td>
</tr>
<tr>
<td>7.978</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C9[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_11_s8/F</td>
</tr>
<tr>
<td>8.760</td>
<td>0.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[1][B]</td>
<td>cpu1/u0/A_i_11_s10/I0</td>
</tr>
<tr>
<td>9.406</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R17C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_11_s10/F</td>
</tr>
<tr>
<td>9.975</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>n1334_s1/I1</td>
</tr>
<tr>
<td>10.621</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">n1334_s1/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[0][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[0][B]</td>
<td>bus_addr_demux_11_s0/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C7[0][B]</td>
<td>bus_addr_demux_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.016, 27.880%; route: 4.978, 46.009%; tC2Q: 2.825, 26.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.323</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td>cpu1/u0/n1094_s2/I2</td>
</tr>
<tr>
<td>4.787</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s2/F</td>
</tr>
<tr>
<td>5.399</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C7[3][A]</td>
<td>cpu1/u0/n1094_s1/I0</td>
</tr>
<tr>
<td>5.965</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>6.828</td>
<td>0.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][B]</td>
<td>cpu1/u0/A_i_15_s5/I0</td>
</tr>
<tr>
<td>7.394</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s5/F</td>
</tr>
<tr>
<td>8.873</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>cpu1/u0/A_i_15_s7/I0</td>
</tr>
<tr>
<td>9.450</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s7/F</td>
</tr>
<tr>
<td>9.667</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[3][B]</td>
<td>n1314_s2/I1</td>
</tr>
<tr>
<td>10.234</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C10[3][B]</td>
<td style=" background: #97FFFF;">n1314_s2/F</td>
</tr>
<tr>
<td>11.059</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_15_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>bus_addr_demux_15_s1/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>bus_addr_demux_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.740, 25.477%; route: 5.190, 48.256%; tC2Q: 2.825, 26.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.149</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td>cpu1/u0/n1097_s1/I3</td>
</tr>
<tr>
<td>6.613</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>7.130</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[2][A]</td>
<td>cpu1/u0/n1097_s0/I0</td>
</tr>
<tr>
<td>7.696</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s0/F</td>
</tr>
<tr>
<td>9.234</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>cpu1/u0/A_i_12_s7/I1</td>
</tr>
<tr>
<td>9.927</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_12_s7/F</td>
</tr>
<tr>
<td>10.229</td>
<td>0.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[3][B]</td>
<td>n1328_s2/I1</td>
</tr>
<tr>
<td>10.795</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C7[3][B]</td>
<td style=" background: #97FFFF;">n1328_s2/F</td>
</tr>
<tr>
<td>10.998</td>
<td>0.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_12_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td>bus_addr_demux_12_s1/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C7[2][A]</td>
<td>bus_addr_demux_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.984, 27.902%; route: 4.885, 45.681%; tC2Q: 2.825, 26.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.149</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td>cpu1/u0/n1097_s1/I3</td>
</tr>
<tr>
<td>6.613</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>7.130</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[2][A]</td>
<td>cpu1/u0/n1097_s0/I0</td>
</tr>
<tr>
<td>7.696</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s0/F</td>
</tr>
<tr>
<td>9.234</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>cpu1/u0/A_i_12_s7/I1</td>
</tr>
<tr>
<td>9.927</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_12_s7/F</td>
</tr>
<tr>
<td>10.229</td>
<td>0.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[3][A]</td>
<td>n1330_s1/I1</td>
</tr>
<tr>
<td>10.795</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C7[3][A]</td>
<td style=" background: #97FFFF;">n1330_s1/F</td>
</tr>
<tr>
<td>10.998</td>
<td>0.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[0][A]</td>
<td>bus_addr_demux_12_s0/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C7[0][A]</td>
<td>bus_addr_demux_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.984, 27.902%; route: 4.885, 45.681%; tC2Q: 2.825, 26.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.464</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.329</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][B]</td>
<td>cpu1/u0/n1098_s3/I3</td>
</tr>
<tr>
<td>4.895</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s3/F</td>
</tr>
<tr>
<td>5.412</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[0][B]</td>
<td>cpu1/u0/n1098_s1/I1</td>
</tr>
<tr>
<td>6.106</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C6[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.514</td>
<td>1.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C9[1][A]</td>
<td>cpu1/u0/A_i_11_s8/I0</td>
</tr>
<tr>
<td>7.978</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C9[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_11_s8/F</td>
</tr>
<tr>
<td>8.760</td>
<td>0.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[1][B]</td>
<td>cpu1/u0/A_i_11_s10/I0</td>
</tr>
<tr>
<td>9.406</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R17C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_11_s10/F</td>
</tr>
<tr>
<td>9.788</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[2][B]</td>
<td>n1332_s2/I1</td>
</tr>
<tr>
<td>10.482</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C7[2][B]</td>
<td style=" background: #97FFFF;">n1332_s2/F</td>
</tr>
<tr>
<td>10.983</td>
<td>0.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_11_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>bus_addr_demux_11_s1/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C7[1][A]</td>
<td>bus_addr_demux_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.064, 28.689%; route: 4.790, 44.857%; tC2Q: 2.825, 26.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.241</td>
<td>1.111</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[3][B]</td>
<td>cpu1/u0/n1106_s2/I2</td>
</tr>
<tr>
<td>4.927</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C11[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s2/F</td>
</tr>
<tr>
<td>4.928</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[2][B]</td>
<td>cpu1/u0/n1106_s1/I0</td>
</tr>
<tr>
<td>5.575</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R35C11[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s1/F</td>
</tr>
<tr>
<td>6.437</td>
<td>0.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C11[0][B]</td>
<td>cpu1/u0/A_i_3_s8/I0</td>
</tr>
<tr>
<td>7.083</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C11[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s8/F</td>
</tr>
<tr>
<td>7.611</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C11[3][B]</td>
<td>cpu1/u0/A_i_3_s10/I0</td>
</tr>
<tr>
<td>8.304</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R25C11[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>8.958</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][B]</td>
<td>n1364_s2/I1</td>
</tr>
<tr>
<td>9.604</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C11[1][B]</td>
<td style=" background: #97FFFF;">n1364_s2/F</td>
</tr>
<tr>
<td>10.733</td>
<td>1.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>bus_addr_demux_3_s1/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>bus_addr_demux_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.319, 31.822%; route: 4.285, 41.090%; tC2Q: 2.825, 27.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.323</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td>cpu1/u0/n1094_s2/I2</td>
</tr>
<tr>
<td>4.787</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s2/F</td>
</tr>
<tr>
<td>5.399</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C7[3][A]</td>
<td>cpu1/u0/n1094_s1/I0</td>
</tr>
<tr>
<td>5.965</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>6.828</td>
<td>0.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][B]</td>
<td>cpu1/u0/A_i_15_s5/I0</td>
</tr>
<tr>
<td>7.394</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s5/F</td>
</tr>
<tr>
<td>8.873</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>cpu1/u0/A_i_15_s7/I0</td>
</tr>
<tr>
<td>9.439</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s7/F</td>
</tr>
<tr>
<td>9.961</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>n1316_s1/I1</td>
</tr>
<tr>
<td>10.425</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C9[0][A]</td>
<td style=" background: #97FFFF;">n1316_s1/F</td>
</tr>
<tr>
<td>10.623</td>
<td>0.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>bus_addr_demux_15_s0/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>bus_addr_demux_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.626, 25.451%; route: 4.867, 47.171%; tC2Q: 2.825, 27.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.538</td>
<td>1.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td>cpu1/u0/n1108_s3/I3</td>
</tr>
<tr>
<td>5.002</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1108_s3/F</td>
</tr>
<tr>
<td>5.007</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C9[1][A]</td>
<td>cpu1/u0/n1108_s1/I1</td>
</tr>
<tr>
<td>5.653</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C9[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1108_s1/F</td>
</tr>
<tr>
<td>6.516</td>
<td>0.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[3][A]</td>
<td>cpu1/u0/A_i_1_s8/I0</td>
</tr>
<tr>
<td>7.202</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s8/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C10[2][B]</td>
<td>cpu1/u0/A_i_1_s10/I0</td>
</tr>
<tr>
<td>7.771</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>68</td>
<td>R30C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s10/F</td>
</tr>
<tr>
<td>8.839</td>
<td>1.068</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>n1372_s2/I1</td>
</tr>
<tr>
<td>9.486</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C10[2][A]</td>
<td style=" background: #97FFFF;">n1372_s2/F</td>
</tr>
<tr>
<td>10.614</td>
<td>1.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>bus_addr_demux_1_s1/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>bus_addr_demux_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.009, 29.182%; route: 4.476, 43.417%; tC2Q: 2.825, 27.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.365</td>
<td>1.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][B]</td>
<td>cpu1/u0/n1101_s2/I2</td>
</tr>
<tr>
<td>4.829</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C5[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s2/F</td>
</tr>
<tr>
<td>5.042</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[3][B]</td>
<td>cpu1/u0/n1101_s1/I0</td>
</tr>
<tr>
<td>5.729</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C6[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s1/F</td>
</tr>
<tr>
<td>5.730</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[1][B]</td>
<td>cpu1/u0/n1101_s0/I0</td>
</tr>
<tr>
<td>6.376</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R40C6[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s0/F</td>
</tr>
<tr>
<td>7.617</td>
<td>1.240</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[1][B]</td>
<td>cpu1/u0/A_i_8_s7/I1</td>
</tr>
<tr>
<td>8.263</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R17C6[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_8_s7/F</td>
</tr>
<tr>
<td>8.969</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[3][A]</td>
<td>n1344_s2/I1</td>
</tr>
<tr>
<td>9.433</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C7[3][A]</td>
<td style=" background: #97FFFF;">n1344_s2/F</td>
</tr>
<tr>
<td>10.561</td>
<td>1.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_8_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>bus_addr_demux_8_s1/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>bus_addr_demux_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.906, 28.334%; route: 4.526, 44.125%; tC2Q: 2.825, 27.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.952</td>
<td>0.900</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[3][B]</td>
<td>cpu1/u0/n1105_s2/I3</td>
</tr>
<tr>
<td>6.530</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s2/F</td>
</tr>
<tr>
<td>6.532</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[3][A]</td>
<td>cpu1/u0/n1105_s0/I1</td>
</tr>
<tr>
<td>7.178</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R34C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s0/F</td>
</tr>
<tr>
<td>8.723</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>cpu1/u0/A_i_4_s7/I1</td>
</tr>
<tr>
<td>9.289</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s7/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][A]</td>
<td>n1360_s2/I1</td>
</tr>
<tr>
<td>10.343</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C10[3][A]</td>
<td style=" background: #97FFFF;">n1360_s2/F</td>
</tr>
<tr>
<td>10.545</td>
<td>0.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>bus_addr_demux_4_s1/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>bus_addr_demux_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.948, 28.780%; route: 4.469, 43.635%; tC2Q: 2.825, 27.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.952</td>
<td>0.900</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[3][B]</td>
<td>cpu1/u0/n1105_s2/I3</td>
</tr>
<tr>
<td>6.530</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s2/F</td>
</tr>
<tr>
<td>6.532</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[3][A]</td>
<td>cpu1/u0/n1105_s0/I1</td>
</tr>
<tr>
<td>7.178</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R34C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s0/F</td>
</tr>
<tr>
<td>8.723</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>cpu1/u0/A_i_4_s7/I1</td>
</tr>
<tr>
<td>9.289</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s7/F</td>
</tr>
<tr>
<td>9.879</td>
<td>0.590</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][B]</td>
<td>n1362_s1/I1</td>
</tr>
<tr>
<td>10.343</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C10[3][B]</td>
<td style=" background: #97FFFF;">n1362_s1/F</td>
</tr>
<tr>
<td>10.545</td>
<td>0.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.563</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>bus_addr_demux_4_s0/CLK</td>
</tr>
<tr>
<td>9.520</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>bus_addr_demux_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.948, 28.780%; route: 4.469, 43.635%; tC2Q: 2.825, 27.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_10_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>268.518</td>
<td>268.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>268.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>268.822</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>271.647</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>272.877</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>273.570</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>274.795</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>275.489</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>276.309</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>277.002</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>278.547</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>279.113</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>279.817</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[3][A]</td>
<td>n1338_s1/I1</td>
</tr>
<tr>
<td>280.510</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C9[3][A]</td>
<td style=" background: #97FFFF;">n1338_s1/F</td>
</tr>
<tr>
<td>281.012</td>
<td>0.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_10_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>280.068</td>
<td>2.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>bus_addr_demux_10_s7/G</td>
</tr>
<tr>
<td>280.033</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_10_s7</td>
</tr>
<tr>
<td>279.989</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>bus_addr_demux_10_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.986</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.260</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.341, 27.410%; route: 6.023, 49.414%; tC2Q: 2.825, 23.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.290, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>143.055</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>141.656</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>142.349</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>144.010</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>143.139</td>
<td>2.398</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>143.281</td>
<td>0.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>143.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>143.055</td>
<td>-0.191</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.694, 13.547%; route: 1.661, 32.429%; tC2Q: 2.767, 54.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.143, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>143.055</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>141.656</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>142.349</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>144.010</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>143.139</td>
<td>2.398</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>143.281</td>
<td>0.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>143.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>143.055</td>
<td>-0.191</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.694, 13.547%; route: 1.661, 32.429%; tC2Q: 2.767, 54.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.143, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>143.055</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>141.656</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>142.349</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>144.010</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>143.139</td>
<td>2.398</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>143.281</td>
<td>0.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>143.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>143.055</td>
<td>-0.191</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.694, 13.547%; route: 1.661, 32.429%; tC2Q: 2.767, 54.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.143, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>421.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>420.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>416.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>419.434</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>420.127</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>421.788</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>418.518</td>
<td>418.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>418.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>420.916</td>
<td>2.398</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>421.067</td>
<td>0.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>421.032</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>420.843</td>
<td>-0.189</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.694, 13.547%; route: 1.661, 32.429%; tC2Q: 2.767, 54.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.150, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>421.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>420.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>416.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>419.434</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>420.127</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>421.788</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>418.518</td>
<td>418.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>418.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>420.916</td>
<td>2.398</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>421.067</td>
<td>0.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>421.032</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>420.843</td>
<td>-0.189</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.694, 13.547%; route: 1.661, 32.429%; tC2Q: 2.767, 54.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.150, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>421.788</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>420.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>416.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>419.434</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>420.127</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>421.788</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>418.518</td>
<td>418.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>418.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>420.916</td>
<td>2.398</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>421.067</td>
<td>0.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>421.032</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>420.843</td>
<td>-0.189</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.548</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.694, 13.547%; route: 1.661, 32.429%; tC2Q: 2.767, 54.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.150, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1810.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.956</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>1810.678</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>1816.956</td>
<td>-0.191</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.694, 13.547%; route: 1.661, 32.429%; tC2Q: 2.767, 54.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1810.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.956</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1808.324</td>
<td>2.767</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1809.017</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>1810.678</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.666</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1817.183</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>1817.148</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>1816.956</td>
<td>-0.191</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.694, 13.547%; route: 1.661, 32.429%; tC2Q: 2.767, 54.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>279.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s472</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_5_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>278.008</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td>cpu1/u0/A_i_14_s472/CLK</td>
</tr>
<tr>
<td>278.259</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C9[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s472/Q</td>
</tr>
<tr>
<td>278.418</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][B]</td>
<td>cpu1/u0/A_i_5_s7/I0</td>
</tr>
<tr>
<td>278.781</td>
<td>0.362</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R14C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s7/F</td>
</tr>
<tr>
<td>278.990</td>
<td>0.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10[3][A]</td>
<td>n1358_s1/I1</td>
</tr>
<tr>
<td>279.284</td>
<td>0.294</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C10[3][A]</td>
<td style=" background: #97FFFF;">n1358_s1/F</td>
</tr>
<tr>
<td>279.449</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[2][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_5_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.426</td>
<td>1.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[2][A]</td>
<td>bus_addr_demux_5_s7/G</td>
</tr>
<tr>
<td>279.461</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_5_s7</td>
</tr>
<tr>
<td>279.475</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C10[2][A]</td>
<td>bus_addr_demux_5_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.656, 45.543%; route: 0.533, 37.020%; tC2Q: 0.251, 17.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.648, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>279.610</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s451</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_12_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>278.008</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>cpu1/u0/A_i_14_s451/CLK</td>
</tr>
<tr>
<td>278.259</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C6[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s451/Q</td>
</tr>
<tr>
<td>278.409</td>
<td>0.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>cpu1/u0/A_i_12_s7/I0</td>
</tr>
<tr>
<td>278.839</td>
<td>0.430</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_12_s7/F</td>
</tr>
<tr>
<td>279.057</td>
<td>0.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[3][A]</td>
<td>n1330_s1/I1</td>
</tr>
<tr>
<td>279.444</td>
<td>0.387</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C7[3][A]</td>
<td style=" background: #97FFFF;">n1330_s1/F</td>
</tr>
<tr>
<td>279.610</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_12_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.426</td>
<td>1.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>bus_addr_demux_12_s7/G</td>
</tr>
<tr>
<td>279.461</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_12_s7</td>
</tr>
<tr>
<td>279.475</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C7[1][A]</td>
<td>bus_addr_demux_12_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.817, 51.034%; route: 0.533, 33.281%; tC2Q: 0.251, 15.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.648, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>279.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s475</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_4_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>278.008</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>cpu1/u0/A_i_14_s475/CLK</td>
</tr>
<tr>
<td>278.259</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C9[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s475/Q</td>
</tr>
<tr>
<td>278.413</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>cpu1/u0/A_i_4_s7/I0</td>
</tr>
<tr>
<td>278.844</td>
<td>0.430</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s7/F</td>
</tr>
<tr>
<td>279.235</td>
<td>0.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[3][B]</td>
<td>n1362_s1/I1</td>
</tr>
<tr>
<td>279.529</td>
<td>0.294</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C10[3][B]</td>
<td style=" background: #97FFFF;">n1362_s1/F</td>
</tr>
<tr>
<td>279.694</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_4_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.426</td>
<td>1.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>bus_addr_demux_4_s7/G</td>
</tr>
<tr>
<td>279.461</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_4_s7</td>
</tr>
<tr>
<td>279.475</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>bus_addr_demux_4_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 42.919%; route: 0.711, 42.182%; tC2Q: 0.251, 14.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.648, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>279.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s448</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_13_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>278.008</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td>cpu1/u0/A_i_14_s448/CLK</td>
</tr>
<tr>
<td>278.259</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C8[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s448/Q</td>
</tr>
<tr>
<td>278.418</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][B]</td>
<td>cpu1/u0/A_i_13_s7/I0</td>
</tr>
<tr>
<td>278.898</td>
<td>0.480</td>
<td>tINS</td>
<td>FR</td>
<td>50</td>
<td>R16C8[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>279.072</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>n1326_s1/I1</td>
</tr>
<tr>
<td>279.552</td>
<td>0.480</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C8[1][A]</td>
<td style=" background: #97FFFF;">n1326_s1/F</td>
</tr>
<tr>
<td>279.713</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_13_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.426</td>
<td>1.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>bus_addr_demux_13_s7/G</td>
</tr>
<tr>
<td>279.461</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_13_s7</td>
</tr>
<tr>
<td>279.475</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C8[1][B]</td>
<td>bus_addr_demux_13_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.960, 56.310%; route: 0.494, 28.952%; tC2Q: 0.251, 14.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.648, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>279.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s463</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_8_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>278.008</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td>cpu1/u0/A_i_14_s463/CLK</td>
</tr>
<tr>
<td>278.259</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C6[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s463/Q</td>
</tr>
<tr>
<td>278.409</td>
<td>0.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[1][B]</td>
<td>cpu1/u0/A_i_8_s7/I0</td>
</tr>
<tr>
<td>278.898</td>
<td>0.489</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R17C6[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_8_s7/F</td>
</tr>
<tr>
<td>279.259</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td>n1346_s1/I1</td>
</tr>
<tr>
<td>279.553</td>
<td>0.294</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C7[2][A]</td>
<td style=" background: #97FFFF;">n1346_s1/F</td>
</tr>
<tr>
<td>279.718</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_8_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.426</td>
<td>1.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][B]</td>
<td>bus_addr_demux_8_s7/G</td>
</tr>
<tr>
<td>279.461</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_8_s7</td>
</tr>
<tr>
<td>279.475</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C7[0][B]</td>
<td>bus_addr_demux_8_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.783, 45.756%; route: 0.676, 39.553%; tC2Q: 0.251, 14.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.648, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>279.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s478</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_3_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>278.008</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C11[0][A]</td>
<td>cpu1/u0/A_i_14_s478/CLK</td>
</tr>
<tr>
<td>278.260</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C11[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s478/Q</td>
</tr>
<tr>
<td>278.417</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>278.805</td>
<td>0.387</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R25C11[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>279.196</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][B]</td>
<td>n1366_s1/I1</td>
</tr>
<tr>
<td>279.685</td>
<td>0.489</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C11[0][B]</td>
<td style=" background: #97FFFF;">n1366_s1/F</td>
</tr>
<tr>
<td>279.850</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[2][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_3_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.426</td>
<td>1.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[2][A]</td>
<td>bus_addr_demux_3_s7/G</td>
</tr>
<tr>
<td>279.461</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_3_s7</td>
</tr>
<tr>
<td>279.475</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C11[2][A]</td>
<td>bus_addr_demux_3_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.876, 47.564%; route: 0.713, 38.729%; tC2Q: 0.252, 13.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.648, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>279.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s460</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_9_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>278.008</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][B]</td>
<td>cpu1/u0/A_i_14_s460/CLK</td>
</tr>
<tr>
<td>278.259</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C9[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s460/Q</td>
</tr>
<tr>
<td>278.414</td>
<td>0.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td>cpu1/u0/A_i_9_s7/I0</td>
</tr>
<tr>
<td>278.894</td>
<td>0.480</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R13C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>279.248</td>
<td>0.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[3][B]</td>
<td>n1342_s1/I1</td>
</tr>
<tr>
<td>279.541</td>
<td>0.294</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R12C11[3][B]</td>
<td style=" background: #97FFFF;">n1342_s1/F</td>
</tr>
<tr>
<td>279.854</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_9_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.426</td>
<td>1.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>bus_addr_demux_9_s7/G</td>
</tr>
<tr>
<td>279.461</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_9_s7</td>
</tr>
<tr>
<td>279.475</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C10[2][B]</td>
<td>bus_addr_demux_9_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.774, 41.902%; route: 0.822, 44.492%; tC2Q: 0.251, 13.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.648, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>279.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s469</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_6_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>278.008</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[2][A]</td>
<td>cpu1/u0/A_i_14_s469/CLK</td>
</tr>
<tr>
<td>278.259</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C12[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s469/Q</td>
</tr>
<tr>
<td>278.418</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[3][B]</td>
<td>cpu1/u0/A_i_6_s7/I0</td>
</tr>
<tr>
<td>278.898</td>
<td>0.480</td>
<td>tINS</td>
<td>FR</td>
<td>43</td>
<td>R30C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_6_s7/F</td>
</tr>
<tr>
<td>279.410</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[3][B]</td>
<td>n1354_s1/I1</td>
</tr>
<tr>
<td>279.797</td>
<td>0.387</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R24C11[3][B]</td>
<td style=" background: #97FFFF;">n1354_s1/F</td>
</tr>
<tr>
<td>279.962</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_6_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.426</td>
<td>1.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[1][A]</td>
<td>bus_addr_demux_6_s7/G</td>
</tr>
<tr>
<td>279.461</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_6_s7</td>
</tr>
<tr>
<td>279.475</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C11[1][A]</td>
<td>bus_addr_demux_6_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.868, 44.386%; route: 0.836, 42.759%; tC2Q: 0.251, 12.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.648, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>279.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s466</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_7_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>278.008</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C10[2][A]</td>
<td>cpu1/u0/A_i_14_s466/CLK</td>
</tr>
<tr>
<td>278.259</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R31C10[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s466/Q</td>
</tr>
<tr>
<td>278.411</td>
<td>0.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][A]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>278.799</td>
<td>0.387</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R31C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>279.508</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[3][B]</td>
<td>n1350_s1/I1</td>
</tr>
<tr>
<td>279.802</td>
<td>0.294</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C11[3][B]</td>
<td style=" background: #97FFFF;">n1350_s1/F</td>
</tr>
<tr>
<td>279.967</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_7_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.426</td>
<td>1.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>bus_addr_demux_7_s7/G</td>
</tr>
<tr>
<td>279.461</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_7_s7</td>
</tr>
<tr>
<td>279.475</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>bus_addr_demux_7_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.681, 34.770%; route: 1.027, 52.407%; tC2Q: 0.251, 12.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.648, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s457</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_10_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>278.008</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[1][A]</td>
<td>cpu1/u0/A_i_14_s457/CLK</td>
</tr>
<tr>
<td>278.259</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C10[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s457/Q</td>
</tr>
<tr>
<td>278.418</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I0</td>
</tr>
<tr>
<td>278.898</td>
<td>0.480</td>
<td>tINS</td>
<td>FR</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>279.257</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[3][A]</td>
<td>n1338_s1/I1</td>
</tr>
<tr>
<td>279.746</td>
<td>0.489</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C9[3][A]</td>
<td style=" background: #97FFFF;">n1338_s1/F</td>
</tr>
<tr>
<td>280.059</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_10_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.426</td>
<td>1.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>bus_addr_demux_10_s7/G</td>
</tr>
<tr>
<td>279.461</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_10_s7</td>
</tr>
<tr>
<td>279.475</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C9[0][A]</td>
<td>bus_addr_demux_10_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.969, 47.221%; route: 0.832, 40.531%; tC2Q: 0.251, 12.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.648, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>280.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.584</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>280.073</td>
<td>0.489</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>281.142</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.175</td>
<td>2.398</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>280.287</td>
<td>0.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>280.322</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>280.511</td>
<td>0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.489, 14.528%; route: 1.070, 31.797%; tC2Q: 1.806, 53.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.112, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>280.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.584</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>280.073</td>
<td>0.489</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>281.142</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.175</td>
<td>2.398</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>280.287</td>
<td>0.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>280.322</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>280.511</td>
<td>0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.489, 14.528%; route: 1.070, 31.797%; tC2Q: 1.806, 53.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.112, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>280.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.584</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>280.073</td>
<td>0.489</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>281.142</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>280.175</td>
<td>2.398</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>280.287</td>
<td>0.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>280.322</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>280.511</td>
<td>0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.510</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.489, 14.528%; route: 1.070, 31.797%; tC2Q: 1.806, 53.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.112, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>2.295</td>
<td>0.489</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.364</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.398</td>
<td>2.398</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.503</td>
<td>0.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>2.538</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>2.730</td>
<td>0.191</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.489, 14.528%; route: 1.070, 31.797%; tC2Q: 1.806, 53.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.105, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>2.295</td>
<td>0.489</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.364</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.398</td>
<td>2.398</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.503</td>
<td>0.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>2.538</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>2.730</td>
<td>0.191</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.489, 14.528%; route: 1.070, 31.797%; tC2Q: 1.806, 53.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.105, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>2.295</td>
<td>0.489</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.364</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.398</td>
<td>2.398</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.503</td>
<td>0.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>2.538</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>2.730</td>
<td>0.191</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.489, 14.528%; route: 1.070, 31.797%; tC2Q: 1.806, 53.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.105, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s484</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_1_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>278.008</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C10[0][A]</td>
<td>cpu1/u0/A_i_14_s484/CLK</td>
</tr>
<tr>
<td>278.259</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s484/Q</td>
</tr>
<tr>
<td>278.416</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[2][B]</td>
<td>cpu1/u0/A_i_1_s10/I2</td>
</tr>
<tr>
<td>278.904</td>
<td>0.489</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R30C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s10/F</td>
</tr>
<tr>
<td>279.484</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[3][A]</td>
<td>n1374_s1/I1</td>
</tr>
<tr>
<td>279.973</td>
<td>0.489</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C10[3][A]</td>
<td style=" background: #97FFFF;">n1374_s1/F</td>
</tr>
<tr>
<td>280.138</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_1_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.426</td>
<td>1.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>bus_addr_demux_1_s7/G</td>
</tr>
<tr>
<td>279.461</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_1_s7</td>
</tr>
<tr>
<td>279.475</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>bus_addr_demux_1_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.978, 45.888%; route: 0.901, 42.317%; tC2Q: 0.251, 11.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.648, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s442</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_2_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>278.008</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[1][A]</td>
<td>cpu1/u0/A_i_14_s442/CLK</td>
</tr>
<tr>
<td>278.260</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>68</td>
<td>R31C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s442/Q</td>
</tr>
<tr>
<td>278.981</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>cpu1/u0/A_i_2_s10/I0</td>
</tr>
<tr>
<td>279.343</td>
<td>0.362</td>
<td>tINS</td>
<td>RF</td>
<td>48</td>
<td>R14C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s10/F</td>
</tr>
<tr>
<td>279.556</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[2][B]</td>
<td>n1370_s1/I1</td>
</tr>
<tr>
<td>280.036</td>
<td>0.480</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C11[2][B]</td>
<td style=" background: #97FFFF;">n1370_s1/F</td>
</tr>
<tr>
<td>280.202</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_2_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.426</td>
<td>1.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>bus_addr_demux_2_s7/G</td>
</tr>
<tr>
<td>279.461</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bus_addr_demux_2_s7</td>
</tr>
<tr>
<td>279.475</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>bus_addr_demux_2_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.842, 38.403%; route: 1.099, 50.087%; tC2Q: 0.252, 11.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.648, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>n1322_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_14_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.812</td>
<td>1.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[1][B]</td>
<td style=" font-weight:bold;">n1322_s1/I0</td>
</tr>
<tr>
<td>2.301</td>
<td>0.489</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C8[1][B]</td>
<td style=" background: #97FFFF;">n1322_s1/F</td>
</tr>
<tr>
<td>2.466</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_14_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.648</td>
<td>1.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td>bus_addr_demux_14_s7/G</td>
</tr>
<tr>
<td>1.662</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C8[0][B]</td>
<td>bus_addr_demux_14_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.648</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.489, 19.820%; route: 0.165, 6.702%; tC2Q: 1.812, 73.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.648, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.925</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>140.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R21C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.438</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>140.918</td>
<td>0.480</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>141.234</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[0][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R21C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.295</td>
<td>1.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[0][A]</td>
<td>psg1/env_inc_s4/G</td>
</tr>
<tr>
<td>140.309</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C15[0][A]</td>
<td>psg1/env_inc_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.406</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.480, 20.470%; route: 0.316, 13.489%; tC2Q: 1.549, 66.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.406, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>140.309</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R21C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.438</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][A]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>140.918</td>
<td>0.480</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R25C17[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>141.239</td>
<td>0.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R21C17[0][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.295</td>
<td>1.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>140.309</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>psg1/env_vol_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.406</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.480, 20.424%; route: 0.322, 13.686%; tC2Q: 1.549, 65.891%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.406, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>n1378_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_0_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_reset:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td style=" font-weight:bold;">n1378_s1/I0</td>
</tr>
<tr>
<td>2.286</td>
<td>0.480</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">n1378_s1/F</td>
</tr>
<tr>
<td>2.599</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_0_s7/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.648</td>
<td>1.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>bus_addr_demux_0_s7/G</td>
</tr>
<tr>
<td>1.662</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C13[1][A]</td>
<td>bus_addr_demux_0_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.648</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.480, 18.469%; route: 0.313, 12.049%; tC2Q: 1.806, 69.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.648, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>2.295</td>
<td>0.489</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.364</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.924</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>2.151</td>
<td>0.191</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.489, 14.528%; route: 1.070, 31.797%; tC2Q: 1.806, 53.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>2.295</td>
<td>0.489</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.364</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.924</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>2.151</td>
<td>0.191</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.489, 14.528%; route: 1.070, 31.797%; tC2Q: 1.806, 53.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>R2C4[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>2.295</td>
<td>0.489</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R22C25[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>3.364</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.924</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>2.151</td>
<td>0.191</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.489, 14.528%; route: 1.070, 31.797%; tC2Q: 1.806, 53.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.283</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.283</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu1/u0/BusB_0_s199</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>cpu1/u0/BusB_0_s199/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>cpu1/u0/BusB_0_s199/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.283</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psg1/tone_gen_cnt[3]_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>psg1/tone_gen_cnt[3]_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>psg1/tone_gen_cnt[3]_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.283</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>scc1/SccCh/ff_ptr_ch_d_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>scc1/SccCh/ff_ptr_ch_d_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>scc1/SccCh/ff_ptr_ch_d_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.283</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>scc1/SccCh/ff_ptr_ch_d_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>scc1/SccCh/ff_ptr_ch_d_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>scc1/SccCh/ff_ptr_ch_d_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.283</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>scc1/SccCh/ff_ch_num_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>scc1/SccCh/ff_ch_num_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>scc1/SccCh/ff_ch_num_0_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.283</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>scc1/SccCh/add_816_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>scc1/SccCh/add_816_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>scc1/SccCh/add_816_s3/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.283</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.283</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>scc1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.283</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2522</td>
<td>ex_clk_27m_d</td>
<td>-2.491</td>
<td>2.026</td>
</tr>
<tr>
<td>1432</td>
<td>clk_108m</td>
<td>-5.793</td>
<td>0.327</td>
</tr>
<tr>
<td>979</td>
<td>reset_w</td>
<td>-0.955</td>
<td>1.661</td>
</tr>
<tr>
<td>427</td>
<td>n77_6</td>
<td>3.978</td>
<td>2.035</td>
</tr>
<tr>
<td>290</td>
<td>Reset_s</td>
<td>-0.025</td>
<td>2.787</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>31.071</td>
<td>2.156</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>30.586</td>
<td>2.792</td>
</tr>
<tr>
<td>195</td>
<td>clk_enable_3m6</td>
<td>3.308</td>
<td>4.178</td>
</tr>
<tr>
<td>128</td>
<td>n4054_5</td>
<td>2.715</td>
<td>2.678</td>
</tr>
<tr>
<td>128</td>
<td>n4054_5</td>
<td>2.288</td>
<td>2.058</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R26C45</td>
<td>91.67%</td>
</tr>
<tr>
<td>R36C5</td>
<td>90.28%</td>
</tr>
<tr>
<td>R34C11</td>
<td>88.89%</td>
</tr>
<tr>
<td>R12C33</td>
<td>88.89%</td>
</tr>
<tr>
<td>R7C3</td>
<td>87.50%</td>
</tr>
<tr>
<td>R6C37</td>
<td>87.50%</td>
</tr>
<tr>
<td>R17C37</td>
<td>87.50%</td>
</tr>
<tr>
<td>R22C30</td>
<td>87.50%</td>
</tr>
<tr>
<td>R50C31</td>
<td>87.50%</td>
</tr>
<tr>
<td>R9C31</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.149</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td>cpu1/u0/n1097_s1/I3</td>
</tr>
<tr>
<td>6.613</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>7.130</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[2][A]</td>
<td>cpu1/u0/n1097_s0/I0</td>
</tr>
<tr>
<td>7.696</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s0/F</td>
</tr>
<tr>
<td>9.234</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>cpu1/u0/A_i_12_s7/I1</td>
</tr>
<tr>
<td>9.927</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_12_s7/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>exp_slot3_req_w_s7/I0</td>
</tr>
<tr>
<td>11.525</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s7/F</td>
</tr>
<tr>
<td>12.342</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>cpu_din_0_s4/I3</td>
</tr>
<tr>
<td>12.989</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s4/F</td>
</tr>
<tr>
<td>13.510</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>cpu_din_0_s9/I0</td>
</tr>
<tr>
<td>14.157</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s9/F</td>
</tr>
<tr>
<td>14.860</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>cpu_din_0_s2/I3</td>
</tr>
<tr>
<td>15.507</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s2/F</td>
</tr>
<tr>
<td>17.252</td>
<td>1.745</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][A]</td>
<td>cpu_din_0_s0/I3</td>
</tr>
<tr>
<td>17.830</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s0/F</td>
</tr>
<tr>
<td>17.830</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[2][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.290</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][A]</td>
<td>cpu1/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>88.246</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C13[2][A]</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.580, 31.840%; route: 9.120, 52.041%; tC2Q: 2.825, 16.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.149</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td>cpu1/u0/n1097_s1/I3</td>
</tr>
<tr>
<td>6.613</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>7.130</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[2][A]</td>
<td>cpu1/u0/n1097_s0/I0</td>
</tr>
<tr>
<td>7.696</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s0/F</td>
</tr>
<tr>
<td>9.234</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>cpu1/u0/A_i_12_s7/I1</td>
</tr>
<tr>
<td>9.927</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_12_s7/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>exp_slot3_req_w_s7/I0</td>
</tr>
<tr>
<td>11.525</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s7/F</td>
</tr>
<tr>
<td>12.355</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][A]</td>
<td>cpu_din_7_s11/I1</td>
</tr>
<tr>
<td>12.922</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s11/F</td>
</tr>
<tr>
<td>13.473</td>
<td>0.551</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td>cpu_din_6_s7/I1</td>
</tr>
<tr>
<td>14.119</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s7/F</td>
</tr>
<tr>
<td>14.823</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][B]</td>
<td>cpu_din_6_s2/I0</td>
</tr>
<tr>
<td>15.469</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s2/F</td>
</tr>
<tr>
<td>17.007</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][B]</td>
<td>cpu_din_6_s0/I2</td>
</tr>
<tr>
<td>17.693</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s0/F</td>
</tr>
<tr>
<td>17.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[2][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.290</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][B]</td>
<td>cpu1/DI_Reg_6_s0/CLK</td>
</tr>
<tr>
<td>88.246</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C13[2][B]</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.609, 32.254%; route: 8.955, 51.500%; tC2Q: 2.825, 16.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>11.851</td>
<td>1.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>exp_slot3_req_w_s5/I3</td>
</tr>
<tr>
<td>12.428</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s5/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>13.076</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>13.402</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>cpu_din_6_s1/I0</td>
</tr>
<tr>
<td>13.968</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s1/F</td>
</tr>
<tr>
<td>14.999</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>cpu_din_2_s2/I2</td>
</tr>
<tr>
<td>15.693</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s2/F</td>
</tr>
<tr>
<td>16.988</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[1][B]</td>
<td>cpu_din_2_s0/I1</td>
</tr>
<tr>
<td>17.675</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s0/F</td>
</tr>
<tr>
<td>17.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[1][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.290</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[1][B]</td>
<td>cpu1/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>88.246</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C13[1][B]</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.818, 33.491%; route: 8.728, 50.246%; tC2Q: 2.825, 16.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.233</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>4.697</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C5[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>4.910</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][A]</td>
<td>cpu1/u0/n1095_s1/I0</td>
</tr>
<tr>
<td>5.604</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R43C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s1/F</td>
</tr>
<tr>
<td>6.900</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>cpu1/u0/A_i_14_s641/I0</td>
</tr>
<tr>
<td>7.466</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>10.749</td>
<td>3.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C47[1][B]</td>
<td>cpu_din_7_s25/I2</td>
</tr>
<tr>
<td>11.395</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C47[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s25/F</td>
</tr>
<tr>
<td>13.058</td>
<td>1.663</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_din_7_s23/I0</td>
</tr>
<tr>
<td>13.522</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s23/F</td>
</tr>
<tr>
<td>14.018</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>cpu_din_7_s18/I2</td>
</tr>
<tr>
<td>14.705</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s18/F</td>
</tr>
<tr>
<td>14.706</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>cpu_din_7_s9/I1</td>
</tr>
<tr>
<td>15.353</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s9/F</td>
</tr>
<tr>
<td>16.684</td>
<td>1.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[1][A]</td>
<td>cpu_din_7_s3/I1</td>
</tr>
<tr>
<td>17.148</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s3/F</td>
</tr>
<tr>
<td>17.154</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td>cpu_din_7_s0/I2</td>
</tr>
<tr>
<td>17.617</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s0/F</td>
</tr>
<tr>
<td>17.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.290</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td>cpu1/DI_Reg_7_s0/CLK</td>
</tr>
<tr>
<td>88.246</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C13[0][A]</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.094, 29.421%; route: 9.395, 54.262%; tC2Q: 2.825, 16.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.149</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td>cpu1/u0/n1097_s1/I3</td>
</tr>
<tr>
<td>6.613</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>7.130</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[2][A]</td>
<td>cpu1/u0/n1097_s0/I0</td>
</tr>
<tr>
<td>7.696</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s0/F</td>
</tr>
<tr>
<td>9.234</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>cpu1/u0/A_i_12_s7/I1</td>
</tr>
<tr>
<td>9.927</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_12_s7/F</td>
</tr>
<tr>
<td>10.878</td>
<td>0.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>exp_slot3_req_w_s7/I0</td>
</tr>
<tr>
<td>11.525</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s7/F</td>
</tr>
<tr>
<td>12.355</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[3][A]</td>
<td>cpu_din_7_s11/I1</td>
</tr>
<tr>
<td>12.922</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s11/F</td>
</tr>
<tr>
<td>13.455</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>cpu_din_4_s4/I2</td>
</tr>
<tr>
<td>14.032</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s4/F</td>
</tr>
<tr>
<td>14.248</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>cpu_din_4_s1/I0</td>
</tr>
<tr>
<td>14.894</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>16.832</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td>cpu_din_4_s0/I0</td>
</tr>
<tr>
<td>17.518</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s0/F</td>
</tr>
<tr>
<td>17.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.290</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td>cpu1/DI_Reg_4_s0/CLK</td>
</tr>
<tr>
<td>88.246</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C12[2][A]</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.540, 32.184%; route: 8.849, 51.405%; tC2Q: 2.825, 16.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>69.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.815</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.651</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>4.364</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>4.580</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>5.157</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>5.159</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>5.725</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R47C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>6.227</td>
<td>0.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>6.793</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.570</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td>cpu1/u0/n2223_s23/I2</td>
</tr>
<tr>
<td>8.282</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s23/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td>cpu1/u0/n2223_s21/I0</td>
</tr>
<tr>
<td>8.413</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s21/O</td>
</tr>
<tr>
<td>8.636</td>
<td>0.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][B]</td>
<td>cpu1/u0/BusB_0_s323/I1</td>
</tr>
<tr>
<td>9.349</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s323/F</td>
</tr>
<tr>
<td>9.529</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>cpu1/u0/BusB_0_s313/I2</td>
</tr>
<tr>
<td>9.993</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>11.157</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[0][B]</td>
<td>cpu1/u0/BusB_0_s329/I0</td>
</tr>
<tr>
<td>11.620</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s329/F</td>
</tr>
<tr>
<td>12.423</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>13.001</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>13.217</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.680</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.724</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.768</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.812</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>15.675</td>
<td>1.863</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>15.719</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>15.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>16.306</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>16.519</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[0][B]</td>
<td>cpu1/u0/n1477_s5/I0</td>
</tr>
<tr>
<td>17.086</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1477_s5/F</td>
</tr>
<tr>
<td>17.108</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[2][A]</td>
<td>cpu1/u0/n1477_s1/I0</td>
</tr>
<tr>
<td>17.801</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1477_s1/F</td>
</tr>
<tr>
<td>18.869</td>
<td>1.068</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C18[3][A]</td>
<td>cpu1/u0/n1469_s5/I2</td>
</tr>
<tr>
<td>19.447</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C18[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1469_s5/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][B]</td>
<td>cpu1/u0/n1469_s4/I0</td>
</tr>
<tr>
<td>20.015</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R35C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1469_s4/F</td>
</tr>
<tr>
<td>20.649</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[3][A]</td>
<td>cpu1/u0/RegDIH_5_s2/I0</td>
</tr>
<tr>
<td>21.295</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_5_s2/F</td>
</tr>
<tr>
<td>21.999</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C17[1][B]</td>
<td>cpu1/u0/RegDIH_5_s0/I1</td>
</tr>
<tr>
<td>22.645</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>23.815</td>
<td>1.169</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C14</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.407, 44.266%; route: 10.278, 43.718%; tC2Q: 2.825, 12.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>69.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.651</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>4.364</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>4.580</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>5.157</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>5.159</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>5.725</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R47C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>6.227</td>
<td>0.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>6.793</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.570</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td>cpu1/u0/n2223_s23/I2</td>
</tr>
<tr>
<td>8.282</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s23/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td>cpu1/u0/n2223_s21/I0</td>
</tr>
<tr>
<td>8.413</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s21/O</td>
</tr>
<tr>
<td>8.636</td>
<td>0.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][B]</td>
<td>cpu1/u0/BusB_0_s323/I1</td>
</tr>
<tr>
<td>9.349</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s323/F</td>
</tr>
<tr>
<td>9.529</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>cpu1/u0/BusB_0_s313/I2</td>
</tr>
<tr>
<td>9.993</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>11.157</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[0][B]</td>
<td>cpu1/u0/BusB_0_s329/I0</td>
</tr>
<tr>
<td>11.620</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s329/F</td>
</tr>
<tr>
<td>12.423</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>13.001</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>13.217</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.680</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.724</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.768</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.812</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>15.675</td>
<td>1.863</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>15.719</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>15.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>16.306</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>16.519</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[0][B]</td>
<td>cpu1/u0/n1477_s5/I0</td>
</tr>
<tr>
<td>17.086</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1477_s5/F</td>
</tr>
<tr>
<td>17.108</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[2][A]</td>
<td>cpu1/u0/n1477_s1/I0</td>
</tr>
<tr>
<td>17.801</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1477_s1/F</td>
</tr>
<tr>
<td>18.869</td>
<td>1.068</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C18[3][A]</td>
<td>cpu1/u0/n1469_s5/I2</td>
</tr>
<tr>
<td>19.447</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C18[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1469_s5/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][B]</td>
<td>cpu1/u0/n1469_s4/I0</td>
</tr>
<tr>
<td>20.015</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R35C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1469_s4/F</td>
</tr>
<tr>
<td>20.649</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[3][A]</td>
<td>cpu1/u0/RegDIH_5_s2/I0</td>
</tr>
<tr>
<td>21.295</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_5_s2/F</td>
</tr>
<tr>
<td>21.999</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C17[1][B]</td>
<td>cpu1/u0/RegDIH_5_s0/I1</td>
</tr>
<tr>
<td>22.645</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>23.572</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C17</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.407, 44.728%; route: 10.036, 43.131%; tC2Q: 2.825, 12.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>69.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.651</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>4.364</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>4.580</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>5.157</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>5.159</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>5.725</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R47C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>6.227</td>
<td>0.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>6.793</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.570</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td>cpu1/u0/n2223_s23/I2</td>
</tr>
<tr>
<td>8.282</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s23/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td>cpu1/u0/n2223_s21/I0</td>
</tr>
<tr>
<td>8.413</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s21/O</td>
</tr>
<tr>
<td>8.636</td>
<td>0.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][B]</td>
<td>cpu1/u0/BusB_0_s323/I1</td>
</tr>
<tr>
<td>9.349</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s323/F</td>
</tr>
<tr>
<td>9.529</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>cpu1/u0/BusB_0_s313/I2</td>
</tr>
<tr>
<td>9.993</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>11.157</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[0][B]</td>
<td>cpu1/u0/BusB_0_s329/I0</td>
</tr>
<tr>
<td>11.620</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s329/F</td>
</tr>
<tr>
<td>12.423</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>13.001</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>13.217</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.680</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.724</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.768</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.812</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>15.675</td>
<td>1.863</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>15.719</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>15.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>16.306</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>16.519</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[0][B]</td>
<td>cpu1/u0/n1477_s5/I0</td>
</tr>
<tr>
<td>17.086</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1477_s5/F</td>
</tr>
<tr>
<td>17.108</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[2][A]</td>
<td>cpu1/u0/n1477_s1/I0</td>
</tr>
<tr>
<td>17.801</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1477_s1/F</td>
</tr>
<tr>
<td>18.869</td>
<td>1.068</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C18[3][A]</td>
<td>cpu1/u0/n1469_s5/I2</td>
</tr>
<tr>
<td>19.447</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C18[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1469_s5/F</td>
</tr>
<tr>
<td>19.449</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[2][B]</td>
<td>cpu1/u0/n1469_s4/I0</td>
</tr>
<tr>
<td>20.015</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R35C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1469_s4/F</td>
</tr>
<tr>
<td>20.649</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[3][A]</td>
<td>cpu1/u0/RegDIH_5_s2/I0</td>
</tr>
<tr>
<td>21.295</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_5_s2/F</td>
</tr>
<tr>
<td>21.999</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C17[1][B]</td>
<td>cpu1/u0/RegDIH_5_s0/I1</td>
</tr>
<tr>
<td>22.645</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>23.476</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C14</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.407, 44.913%; route: 9.940, 42.896%; tC2Q: 2.825, 12.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>69.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.651</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>4.364</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>4.580</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>5.157</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>5.159</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>5.725</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R47C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>6.227</td>
<td>0.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>6.793</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.570</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td>cpu1/u0/n2223_s23/I2</td>
</tr>
<tr>
<td>8.282</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s23/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td>cpu1/u0/n2223_s21/I0</td>
</tr>
<tr>
<td>8.413</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s21/O</td>
</tr>
<tr>
<td>8.636</td>
<td>0.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][B]</td>
<td>cpu1/u0/BusB_0_s323/I1</td>
</tr>
<tr>
<td>9.349</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s323/F</td>
</tr>
<tr>
<td>9.529</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>cpu1/u0/BusB_0_s313/I2</td>
</tr>
<tr>
<td>9.993</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>11.157</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[0][B]</td>
<td>cpu1/u0/BusB_0_s329/I0</td>
</tr>
<tr>
<td>11.620</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s329/F</td>
</tr>
<tr>
<td>12.423</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>13.001</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>13.217</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.680</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.724</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.768</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.812</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>15.675</td>
<td>1.863</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>15.719</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>15.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>15.763</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>15.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.807</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C18[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>16.618</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[3][B]</td>
<td>cpu1/u0/n1475_s18/I1</td>
</tr>
<tr>
<td>17.331</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s18/F</td>
</tr>
<tr>
<td>17.511</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td>cpu1/u0/n1475_s12/I1</td>
</tr>
<tr>
<td>18.077</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s12/F</td>
</tr>
<tr>
<td>18.312</td>
<td>0.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>cpu1/u0/n1475_s6/I1</td>
</tr>
<tr>
<td>18.776</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s6/F</td>
</tr>
<tr>
<td>19.601</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C16[1][B]</td>
<td>cpu1/u0/RegDIH_7_s4/I0</td>
</tr>
<tr>
<td>20.065</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_7_s4/F</td>
</tr>
<tr>
<td>20.892</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C15[3][B]</td>
<td>cpu1/u0/RegDIH_7_s1/I1</td>
</tr>
<tr>
<td>21.578</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C15[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_7_s1/F</td>
</tr>
<tr>
<td>21.794</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[2][B]</td>
<td>cpu1/u0/RegDIH_7_s0/I0</td>
</tr>
<tr>
<td>22.488</td>
<td>0.694</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R36C16[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>23.355</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C17</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.798, 42.506%; route: 10.428, 45.238%; tC2Q: 2.825, 12.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>69.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.651</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>4.364</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>4.580</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>5.157</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>5.159</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>5.725</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R47C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>6.227</td>
<td>0.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>6.793</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.570</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td>cpu1/u0/n2223_s23/I2</td>
</tr>
<tr>
<td>8.282</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s23/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td>cpu1/u0/n2223_s21/I0</td>
</tr>
<tr>
<td>8.413</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s21/O</td>
</tr>
<tr>
<td>8.636</td>
<td>0.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][B]</td>
<td>cpu1/u0/BusB_0_s323/I1</td>
</tr>
<tr>
<td>9.349</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s323/F</td>
</tr>
<tr>
<td>9.529</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>cpu1/u0/BusB_0_s313/I2</td>
</tr>
<tr>
<td>9.993</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>11.157</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[0][B]</td>
<td>cpu1/u0/BusB_0_s329/I0</td>
</tr>
<tr>
<td>11.620</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s329/F</td>
</tr>
<tr>
<td>12.423</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>13.001</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>13.217</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.680</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.724</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.768</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.812</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>15.675</td>
<td>1.863</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>15.719</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>15.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>15.763</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>15.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.807</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C18[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>16.618</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[3][B]</td>
<td>cpu1/u0/n1475_s18/I1</td>
</tr>
<tr>
<td>17.331</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s18/F</td>
</tr>
<tr>
<td>17.511</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td>cpu1/u0/n1475_s12/I1</td>
</tr>
<tr>
<td>18.077</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s12/F</td>
</tr>
<tr>
<td>18.312</td>
<td>0.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[1][B]</td>
<td>cpu1/u0/n1475_s6/I1</td>
</tr>
<tr>
<td>18.776</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s6/F</td>
</tr>
<tr>
<td>19.601</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C16[1][B]</td>
<td>cpu1/u0/RegDIH_7_s4/I0</td>
</tr>
<tr>
<td>20.065</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_7_s4/F</td>
</tr>
<tr>
<td>20.892</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C15[3][B]</td>
<td>cpu1/u0/RegDIH_7_s1/I1</td>
</tr>
<tr>
<td>21.578</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C15[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_7_s1/F</td>
</tr>
<tr>
<td>21.794</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[2][B]</td>
<td>cpu1/u0/RegDIH_7_s0/I0</td>
</tr>
<tr>
<td>22.488</td>
<td>0.694</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R36C16[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>23.355</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C14</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.798, 42.506%; route: 10.428, 45.238%; tC2Q: 2.825, 12.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>69.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/F_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.651</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>4.364</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>4.580</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>5.157</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>5.159</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>5.725</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R47C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>6.227</td>
<td>0.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>6.793</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.570</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td>cpu1/u0/n2223_s23/I2</td>
</tr>
<tr>
<td>8.282</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s23/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td>cpu1/u0/n2223_s21/I0</td>
</tr>
<tr>
<td>8.413</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s21/O</td>
</tr>
<tr>
<td>8.636</td>
<td>0.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][B]</td>
<td>cpu1/u0/BusB_0_s323/I1</td>
</tr>
<tr>
<td>9.349</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s323/F</td>
</tr>
<tr>
<td>9.529</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>cpu1/u0/BusB_0_s313/I2</td>
</tr>
<tr>
<td>9.993</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>11.157</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[0][B]</td>
<td>cpu1/u0/BusB_0_s329/I0</td>
</tr>
<tr>
<td>11.620</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s329/F</td>
</tr>
<tr>
<td>12.423</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>13.001</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>13.217</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.680</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.724</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.768</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.812</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>15.675</td>
<td>1.863</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>15.719</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>15.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>15.763</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>15.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.807</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C18[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>16.618</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[3][B]</td>
<td>cpu1/u0/n1475_s18/I1</td>
</tr>
<tr>
<td>17.331</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s18/F</td>
</tr>
<tr>
<td>17.511</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td>cpu1/u0/n1475_s12/I1</td>
</tr>
<tr>
<td>18.077</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s12/F</td>
</tr>
<tr>
<td>18.312</td>
<td>0.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C18[2][B]</td>
<td>cpu1/u0/n1356_s28/I2</td>
</tr>
<tr>
<td>18.890</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1356_s28/F</td>
</tr>
<tr>
<td>18.892</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>cpu1/u0/n1356_s17/I2</td>
</tr>
<tr>
<td>19.538</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1356_s17/F</td>
</tr>
<tr>
<td>20.489</td>
<td>0.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td>cpu1/u0/n1356_s6/I2</td>
</tr>
<tr>
<td>21.135</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1356_s6/F</td>
</tr>
<tr>
<td>21.651</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C20[2][A]</td>
<td>cpu1/u0/n1356_s2/I0</td>
</tr>
<tr>
<td>22.298</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1356_s2/F</td>
</tr>
<tr>
<td>22.820</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[0][A]</td>
<td>cpu1/u0/n1356_s1/I0</td>
</tr>
<tr>
<td>23.506</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C20[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1356_s1/F</td>
</tr>
<tr>
<td>23.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/F_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[0][A]</td>
<td>cpu1/u0/F_6_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C20[0][A]</td>
<td>cpu1/u0/F_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.693, 46.086%; route: 9.684, 41.738%; tC2Q: 2.825, 12.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>69.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IncDecZ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.651</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>4.364</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>4.580</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>5.157</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>5.159</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>5.725</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R47C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>6.227</td>
<td>0.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>6.793</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.570</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td>cpu1/u0/n2223_s23/I2</td>
</tr>
<tr>
<td>8.282</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s23/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td>cpu1/u0/n2223_s21/I0</td>
</tr>
<tr>
<td>8.413</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s21/O</td>
</tr>
<tr>
<td>8.636</td>
<td>0.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][B]</td>
<td>cpu1/u0/BusB_0_s323/I1</td>
</tr>
<tr>
<td>9.349</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s323/F</td>
</tr>
<tr>
<td>9.529</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>cpu1/u0/BusB_0_s313/I2</td>
</tr>
<tr>
<td>9.993</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>11.157</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[0][B]</td>
<td>cpu1/u0/BusB_0_s329/I0</td>
</tr>
<tr>
<td>11.620</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s329/F</td>
</tr>
<tr>
<td>12.423</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>13.001</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>13.217</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.680</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.724</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.768</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.812</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>15.675</td>
<td>1.863</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>15.719</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>15.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>15.763</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>15.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.807</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C18[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>16.618</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[3][B]</td>
<td>cpu1/u0/n1475_s18/I1</td>
</tr>
<tr>
<td>17.331</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s18/F</td>
</tr>
<tr>
<td>17.511</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td>cpu1/u0/n1475_s12/I1</td>
</tr>
<tr>
<td>18.077</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s12/F</td>
</tr>
<tr>
<td>18.312</td>
<td>0.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C18[2][B]</td>
<td>cpu1/u0/n1356_s28/I2</td>
</tr>
<tr>
<td>18.890</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1356_s28/F</td>
</tr>
<tr>
<td>18.892</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td>cpu1/u0/n1356_s17/I2</td>
</tr>
<tr>
<td>19.538</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1356_s17/F</td>
</tr>
<tr>
<td>20.489</td>
<td>0.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td>cpu1/u0/n1356_s6/I2</td>
</tr>
<tr>
<td>21.135</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1356_s6/F</td>
</tr>
<tr>
<td>21.651</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C20[2][A]</td>
<td>cpu1/u0/n1356_s2/I0</td>
</tr>
<tr>
<td>22.298</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1356_s2/F</td>
</tr>
<tr>
<td>22.915</td>
<td>0.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td>cpu1/u0/n1847_s0/I1</td>
</tr>
<tr>
<td>23.493</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1847_s0/F</td>
</tr>
<tr>
<td>23.493</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IncDecZ_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C16[0][A]</td>
<td>cpu1/u0/IncDecZ_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C16[0][A]</td>
<td>cpu1/u0/IncDecZ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.584, 45.643%; route: 9.780, 42.175%; tC2Q: 2.825, 12.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>69.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/DO_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.651</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>4.364</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>4.580</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>5.157</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>5.159</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>5.725</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R47C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>6.227</td>
<td>0.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>6.793</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.570</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td>cpu1/u0/n2223_s23/I2</td>
</tr>
<tr>
<td>8.282</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s23/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td>cpu1/u0/n2223_s21/I0</td>
</tr>
<tr>
<td>8.413</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s21/O</td>
</tr>
<tr>
<td>8.636</td>
<td>0.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][B]</td>
<td>cpu1/u0/BusB_0_s323/I1</td>
</tr>
<tr>
<td>9.349</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s323/F</td>
</tr>
<tr>
<td>9.529</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>cpu1/u0/BusB_0_s313/I2</td>
</tr>
<tr>
<td>9.993</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>11.157</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[0][B]</td>
<td>cpu1/u0/BusB_0_s329/I0</td>
</tr>
<tr>
<td>11.620</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s329/F</td>
</tr>
<tr>
<td>12.423</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>13.001</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>13.217</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.680</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.724</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.768</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.812</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>15.675</td>
<td>1.863</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>16.262</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>16.779</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[3][B]</td>
<td>cpu1/u0/n1478_s10/I0</td>
</tr>
<tr>
<td>17.491</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R30C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s10/F</td>
</tr>
<tr>
<td>17.495</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[3][A]</td>
<td>cpu1/u0/n1478_s7/I0</td>
</tr>
<tr>
<td>18.141</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R30C16[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s7/F</td>
</tr>
<tr>
<td>18.972</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C16[2][A]</td>
<td>cpu1/u0/n1470_s5/I1</td>
</tr>
<tr>
<td>19.436</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C16[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s5/F</td>
</tr>
<tr>
<td>19.649</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C15[1][B]</td>
<td>cpu1/u0/n1470_s4/I1</td>
</tr>
<tr>
<td>20.113</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R35C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>20.777</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][B]</td>
<td>cpu1/u0/n1478_s4/I1</td>
</tr>
<tr>
<td>21.240</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C16[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s4/F</td>
</tr>
<tr>
<td>22.399</td>
<td>1.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C18[0][A]</td>
<td>cpu1/u0/n1478_s0/I3</td>
</tr>
<tr>
<td>23.111</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s0/F</td>
</tr>
<tr>
<td>23.111</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C18[0][A]</td>
<td>cpu1/u0/DO_4_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C18[0][A]</td>
<td>cpu1/u0/DO_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.129, 44.414%; route: 9.853, 43.200%; tC2Q: 2.825, 12.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/F_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[6]</td>
</tr>
<tr>
<td>4.055</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][A]</td>
<td>cpu1/u0/n1142_s1/I3</td>
</tr>
<tr>
<td>4.519</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R44C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s1/F</td>
</tr>
<tr>
<td>4.743</td>
<td>0.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][B]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>5.436</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R44C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>6.888</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td>cpu1/u0/ISet_1_s138/I2</td>
</tr>
<tr>
<td>7.454</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s138/F</td>
</tr>
<tr>
<td>10.037</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[2][B]</td>
<td>cpu1/u0/mcode/Inc_PC_s4/I1</td>
</tr>
<tr>
<td>10.683</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Inc_PC_s4/F</td>
</tr>
<tr>
<td>11.211</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C13[3][A]</td>
<td>cpu1/u0/mcode/TStates_Z_1_s2/I0</td>
</tr>
<tr>
<td>11.923</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/TStates_Z_1_s2/F</td>
</tr>
<tr>
<td>11.925</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C13[3][B]</td>
<td>cpu1/u0/mcode/TStates_Z_1_s/I3</td>
</tr>
<tr>
<td>12.491</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/TStates_Z_1_s/F</td>
</tr>
<tr>
<td>13.311</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C10[0][B]</td>
<td>cpu1/u0/n157_s0/I1</td>
</tr>
<tr>
<td>14.024</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n157_s0/COUT</td>
</tr>
<tr>
<td>14.024</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C10[1][A]</td>
<td>cpu1/u0/n158_s0/CIN</td>
</tr>
<tr>
<td>14.068</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R49C10[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n158_s0/COUT</td>
</tr>
<tr>
<td>15.786</td>
<td>1.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C18[0][A]</td>
<td>cpu1/u0/n2995_s1/I0</td>
</tr>
<tr>
<td>16.250</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R40C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2995_s1/F</td>
</tr>
<tr>
<td>17.395</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C15[1][B]</td>
<td>cpu1/u0/ACC_6_s11/I3</td>
</tr>
<tr>
<td>17.972</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C15[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ACC_6_s11/F</td>
</tr>
<tr>
<td>17.974</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C15[0][A]</td>
<td>cpu1/u0/ACC_6_s4/I0</td>
</tr>
<tr>
<td>18.668</td>
<td>0.694</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C15[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ACC_6_s4/F</td>
</tr>
<tr>
<td>19.867</td>
<td>1.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][A]</td>
<td>cpu1/u0/F_4_s8/I0</td>
</tr>
<tr>
<td>20.553</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C22[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/F_4_s8/F</td>
</tr>
<tr>
<td>20.557</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[2][B]</td>
<td>cpu1/u0/F_1_s7/I3</td>
</tr>
<tr>
<td>21.123</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R31C22[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/F_1_s7/F</td>
</tr>
<tr>
<td>21.832</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[2][B]</td>
<td>cpu1/u0/F_1_s5/I1</td>
</tr>
<tr>
<td>22.545</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C21[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/F_1_s5/F</td>
</tr>
<tr>
<td>22.725</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/F_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[1][A]</td>
<td>cpu1/u0/F_1_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C21[1][A]</td>
<td>cpu1/u0/F_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.105, 36.151%; route: 11.490, 51.249%; tC2Q: 2.825, 12.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/F_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>3.651</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s10/I1</td>
</tr>
<tr>
<td>4.364</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C12[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s10/F</td>
</tr>
<tr>
<td>4.580</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s3/I1</td>
</tr>
<tr>
<td>5.157</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s3/F</td>
</tr>
<tr>
<td>5.159</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C13[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s0/I1</td>
</tr>
<tr>
<td>5.725</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R47C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>6.227</td>
<td>0.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C13[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I0</td>
</tr>
<tr>
<td>6.793</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R45C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.570</td>
<td>0.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td>cpu1/u0/n2223_s23/I2</td>
</tr>
<tr>
<td>8.282</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s23/F</td>
</tr>
<tr>
<td>8.282</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td>cpu1/u0/n2223_s21/I0</td>
</tr>
<tr>
<td>8.413</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C12[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s21/O</td>
</tr>
<tr>
<td>8.636</td>
<td>0.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][B]</td>
<td>cpu1/u0/BusB_0_s323/I1</td>
</tr>
<tr>
<td>9.349</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s323/F</td>
</tr>
<tr>
<td>9.529</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C13[0][A]</td>
<td>cpu1/u0/BusB_0_s313/I2</td>
</tr>
<tr>
<td>9.993</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R36C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>11.157</td>
<td>1.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C19[0][B]</td>
<td>cpu1/u0/BusB_0_s329/I0</td>
</tr>
<tr>
<td>11.620</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R34C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s329/F</td>
</tr>
<tr>
<td>12.423</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>13.001</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>13.217</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C18[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.680</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.724</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.768</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C18[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.812</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>15.675</td>
<td>1.863</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>15.719</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>15.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>15.763</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>15.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C18[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>15.807</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C18[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>16.618</td>
<td>0.812</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[3][B]</td>
<td>cpu1/u0/n1475_s18/I1</td>
</tr>
<tr>
<td>17.331</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C18[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s18/F</td>
</tr>
<tr>
<td>17.511</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td>cpu1/u0/n1475_s12/I1</td>
</tr>
<tr>
<td>18.077</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R30C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s12/F</td>
</tr>
<tr>
<td>18.747</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[1][B]</td>
<td>cpu1/u0/n1499_s17/I0</td>
</tr>
<tr>
<td>19.211</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1499_s17/F</td>
</tr>
<tr>
<td>19.216</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[2][B]</td>
<td>cpu1/u0/n1499_s14/I3</td>
</tr>
<tr>
<td>19.929</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C22[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1499_s14/F</td>
</tr>
<tr>
<td>20.144</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>cpu1/u0/n1499_s10/I3</td>
</tr>
<tr>
<td>20.722</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1499_s10/F</td>
</tr>
<tr>
<td>20.723</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>cpu1/u0/n1499_s7/I1</td>
</tr>
<tr>
<td>21.417</td>
<td>0.694</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1499_s7/F</td>
</tr>
<tr>
<td>21.934</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C21[0][B]</td>
<td>cpu1/u0/n1499_s6/I0</td>
</tr>
<tr>
<td>22.646</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C21[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1499_s6/F</td>
</tr>
<tr>
<td>22.646</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C21[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/F_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C21[0][B]</td>
<td>cpu1/u0/F_7_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C21[0][B]</td>
<td>cpu1/u0/F_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.650, 47.669%; route: 8.867, 39.686%; tC2Q: 2.825, 12.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>73.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[6]</td>
</tr>
<tr>
<td>4.055</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][A]</td>
<td>cpu1/u0/n1142_s1/I3</td>
</tr>
<tr>
<td>4.519</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R44C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s1/F</td>
</tr>
<tr>
<td>4.743</td>
<td>0.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][B]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>5.436</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R44C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>6.888</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td>cpu1/u0/ISet_1_s138/I2</td>
</tr>
<tr>
<td>7.454</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s138/F</td>
</tr>
<tr>
<td>9.120</td>
<td>1.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C17[3][B]</td>
<td>cpu1/u0/n241_s1/I0</td>
</tr>
<tr>
<td>9.814</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R43C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n241_s1/F</td>
</tr>
<tr>
<td>10.510</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[2][B]</td>
<td>cpu1/IORQ_n_i_s6/I2</td>
</tr>
<tr>
<td>11.204</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s6/F</td>
</tr>
<tr>
<td>11.700</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cpu1/IORQ_n_i_s4/I2</td>
</tr>
<tr>
<td>12.267</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s4/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[1][B]</td>
<td>cpu1/IORQ_n_i_s11/I0</td>
</tr>
<tr>
<td>13.496</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R41C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s11/F</td>
</tr>
<tr>
<td>13.499</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C8[0][A]</td>
<td>cpu1/RD_s3/I3</td>
</tr>
<tr>
<td>14.211</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C8[0][A]</td>
<td style=" background: #97FFFF;">cpu1/RD_s3/F</td>
</tr>
<tr>
<td>14.392</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C8[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.290</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>88.246</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C8[1][A]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.102, 36.220%; route: 6.160, 43.727%; tC2Q: 2.825, 20.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[6]</td>
</tr>
<tr>
<td>4.055</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][A]</td>
<td>cpu1/u0/n1142_s1/I3</td>
</tr>
<tr>
<td>4.519</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R44C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s1/F</td>
</tr>
<tr>
<td>4.743</td>
<td>0.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][B]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>5.436</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R44C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>6.888</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td>cpu1/u0/ISet_1_s138/I2</td>
</tr>
<tr>
<td>7.454</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s138/F</td>
</tr>
<tr>
<td>9.120</td>
<td>1.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C17[3][B]</td>
<td>cpu1/u0/n241_s1/I0</td>
</tr>
<tr>
<td>9.814</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R43C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n241_s1/F</td>
</tr>
<tr>
<td>10.510</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[2][B]</td>
<td>cpu1/IORQ_n_i_s6/I2</td>
</tr>
<tr>
<td>11.204</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s6/F</td>
</tr>
<tr>
<td>11.700</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cpu1/IORQ_n_i_s4/I2</td>
</tr>
<tr>
<td>12.267</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s4/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[1][B]</td>
<td>cpu1/IORQ_n_i_s11/I0</td>
</tr>
<tr>
<td>13.496</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R41C8[1][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s11/F</td>
</tr>
<tr>
<td>13.678</td>
<td>0.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C8[0][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.290</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[0][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>88.246</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C8[0][B]</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.390, 32.826%; route: 6.158, 46.049%; tC2Q: 2.825, 21.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>74.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[6]</td>
</tr>
<tr>
<td>4.055</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][A]</td>
<td>cpu1/u0/n1142_s1/I3</td>
</tr>
<tr>
<td>4.519</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R44C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s1/F</td>
</tr>
<tr>
<td>4.743</td>
<td>0.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][B]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>5.436</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R44C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>6.888</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td>cpu1/u0/ISet_1_s138/I2</td>
</tr>
<tr>
<td>7.454</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s138/F</td>
</tr>
<tr>
<td>9.120</td>
<td>1.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C17[3][B]</td>
<td>cpu1/u0/n241_s1/I0</td>
</tr>
<tr>
<td>9.814</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R43C17[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n241_s1/F</td>
</tr>
<tr>
<td>10.510</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13[2][B]</td>
<td>cpu1/IORQ_n_i_s6/I2</td>
</tr>
<tr>
<td>11.204</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s6/F</td>
</tr>
<tr>
<td>11.700</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cpu1/IORQ_n_i_s4/I2</td>
</tr>
<tr>
<td>12.267</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s4/F</td>
</tr>
<tr>
<td>12.783</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C9[1][B]</td>
<td>cpu1/MREQ_s5/I1</td>
</tr>
<tr>
<td>13.496</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/MREQ_s5/F</td>
</tr>
<tr>
<td>13.676</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C9[1][A]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.290</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C9[1][A]</td>
<td>cpu1/MREQ_s0/CLK</td>
</tr>
<tr>
<td>88.246</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C9[1][A]</td>
<td>cpu1/MREQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.390, 32.831%; route: 6.157, 46.043%; tC2Q: 2.825, 21.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[6]</td>
</tr>
<tr>
<td>4.055</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][A]</td>
<td>cpu1/u0/n1142_s1/I3</td>
</tr>
<tr>
<td>4.519</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R44C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s1/F</td>
</tr>
<tr>
<td>4.743</td>
<td>0.224</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[3][B]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>5.436</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R44C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>6.888</td>
<td>1.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td>cpu1/u0/ISet_1_s138/I2</td>
</tr>
<tr>
<td>7.454</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s138/F</td>
</tr>
<tr>
<td>8.322</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C7[1][A]</td>
<td>cpu1/n215_s1/I2</td>
</tr>
<tr>
<td>8.968</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C7[1][A]</td>
<td style=" background: #97FFFF;">cpu1/n215_s1/F</td>
</tr>
<tr>
<td>9.503</td>
<td>0.535</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[3][A]</td>
<td>cpu1/WR_n_i_s3/I3</td>
</tr>
<tr>
<td>10.069</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s3/F</td>
</tr>
<tr>
<td>11.086</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C5[0][A]</td>
<td>cpu1/WR_n_i_s5/I0</td>
</tr>
<tr>
<td>11.799</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C5[0][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s5/F</td>
</tr>
<tr>
<td>11.979</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C5[2][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.290</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C5[2][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>88.246</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C5[2][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.649, 31.253%; route: 5.201, 44.550%; tC2Q: 2.825, 24.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.246</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[1][B]</td>
<td>cpu1/u0/TState_1_s0/CLK</td>
</tr>
<tr>
<td>0.594</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R45C5[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_1_s0/Q</td>
</tr>
<tr>
<td>1.417</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C6[1][A]</td>
<td>cpu1/u0/n1220_s2/I1</td>
</tr>
<tr>
<td>2.063</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R44C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1220_s2/F</td>
</tr>
<tr>
<td>3.608</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C12[3][B]</td>
<td>cpu1/n327_s1/I2</td>
</tr>
<tr>
<td>4.185</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/n327_s1/F</td>
</tr>
<tr>
<td>4.876</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[2][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.290</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][A]</td>
<td>cpu1/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>88.246</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C13[2][A]</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.224, 26.764%; route: 3.059, 66.893%; tC2Q: 0.290, 6.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>75.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.323</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td>cpu1/u0/n1094_s2/I2</td>
</tr>
<tr>
<td>4.787</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s2/F</td>
</tr>
<tr>
<td>5.399</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C7[3][A]</td>
<td>cpu1/u0/n1094_s1/I0</td>
</tr>
<tr>
<td>5.965</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>6.828</td>
<td>0.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][B]</td>
<td>cpu1/u0/A_i_15_s5/I0</td>
</tr>
<tr>
<td>7.394</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s5/F</td>
</tr>
<tr>
<td>8.873</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>cpu1/u0/A_i_15_s7/I0</td>
</tr>
<tr>
<td>9.439</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s7/F</td>
</tr>
<tr>
<td>12.321</td>
<td>2.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>memory_ctrl/sdram_address_15_s2/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s2/F</td>
</tr>
<tr>
<td>13.114</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[3][B]</td>
<td>memory_ctrl/sdram_address_15_s1/I3</td>
</tr>
<tr>
<td>13.691</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C20[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s1/F</td>
</tr>
<tr>
<td>13.907</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>memory_ctrl/sdram_address_15_s0/I0</td>
</tr>
<tr>
<td>14.593</td>
<td>0.686</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C21[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s0/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n359_s16/I0</td>
</tr>
<tr>
<td>15.163</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n359_s16/F</td>
</tr>
<tr>
<td>15.983</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n359_s14/I2</td>
</tr>
<tr>
<td>16.447</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n359_s14/F</td>
</tr>
<tr>
<td>17.771</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.034, 28.818%; route: 9.608, 55.008%; tC2Q: 2.825, 16.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>75.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.323</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td>cpu1/u0/n1094_s2/I2</td>
</tr>
<tr>
<td>4.787</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s2/F</td>
</tr>
<tr>
<td>5.399</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C7[3][A]</td>
<td>cpu1/u0/n1094_s1/I0</td>
</tr>
<tr>
<td>5.965</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>6.828</td>
<td>0.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][B]</td>
<td>cpu1/u0/A_i_15_s5/I0</td>
</tr>
<tr>
<td>7.394</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s5/F</td>
</tr>
<tr>
<td>8.873</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>cpu1/u0/A_i_15_s7/I0</td>
</tr>
<tr>
<td>9.439</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s7/F</td>
</tr>
<tr>
<td>11.396</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[3][A]</td>
<td>memory_ctrl/sdram_address_13_s2/I2</td>
</tr>
<tr>
<td>11.860</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s2/F</td>
</tr>
<tr>
<td>11.866</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[3][B]</td>
<td>memory_ctrl/sdram_address_13_s1/I3</td>
</tr>
<tr>
<td>12.432</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s1/F</td>
</tr>
<tr>
<td>12.948</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>memory_ctrl/sdram_address_13_s0/I0</td>
</tr>
<tr>
<td>13.661</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C20[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s0/F</td>
</tr>
<tr>
<td>13.664</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n365_s16/I0</td>
</tr>
<tr>
<td>14.358</td>
<td>0.694</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n365_s16/F</td>
</tr>
<tr>
<td>14.667</td>
<td>0.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n365_s14/I2</td>
</tr>
<tr>
<td>15.130</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n365_s14/F</td>
</tr>
<tr>
<td>16.870</td>
<td>1.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.063, 30.559%; route: 8.679, 52.388%; tC2Q: 2.825, 17.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.323</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td>cpu1/u0/n1094_s2/I2</td>
</tr>
<tr>
<td>4.787</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s2/F</td>
</tr>
<tr>
<td>5.399</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C7[3][A]</td>
<td>cpu1/u0/n1094_s1/I0</td>
</tr>
<tr>
<td>5.965</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>6.828</td>
<td>0.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][B]</td>
<td>cpu1/u0/A_i_15_s5/I0</td>
</tr>
<tr>
<td>7.394</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s5/F</td>
</tr>
<tr>
<td>8.873</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>cpu1/u0/A_i_15_s7/I0</td>
</tr>
<tr>
<td>9.439</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s7/F</td>
</tr>
<tr>
<td>11.354</td>
<td>1.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][B]</td>
<td>mapper_addr_20_s1/I2</td>
</tr>
<tr>
<td>12.040</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C18[1][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s1/F</td>
</tr>
<tr>
<td>12.042</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[3][B]</td>
<td>mapper_addr_20_s0/I3</td>
</tr>
<tr>
<td>12.736</td>
<td>0.694</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C18[3][B]</td>
<td style=" background: #97FFFF;">mapper_addr_20_s0/F</td>
</tr>
<tr>
<td>13.389</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n347_s15/I1</td>
</tr>
<tr>
<td>13.967</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n347_s15/F</td>
</tr>
<tr>
<td>14.182</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n347_s14/I1</td>
</tr>
<tr>
<td>14.749</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C20[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n347_s14/F</td>
</tr>
<tr>
<td>16.715</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR12[B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR12[B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.686, 28.555%; route: 8.900, 54.231%; tC2Q: 2.825, 17.214%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>12.188</td>
<td>1.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>memory_ctrl/sdram_address_9_s0/I0</td>
</tr>
<tr>
<td>12.835</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C23[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_9_s0/F</td>
</tr>
<tr>
<td>13.358</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n377_s16/I0</td>
</tr>
<tr>
<td>13.822</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n377_s16/F</td>
</tr>
<tr>
<td>14.338</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n377_s14/I2</td>
</tr>
<tr>
<td>14.802</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n377_s14/F</td>
</tr>
<tr>
<td>16.673</td>
<td>1.871</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.221, 25.788%; route: 9.323, 56.954%; tC2Q: 2.825, 17.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.323</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td>cpu1/u0/n1094_s2/I2</td>
</tr>
<tr>
<td>4.787</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s2/F</td>
</tr>
<tr>
<td>5.399</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C7[3][A]</td>
<td>cpu1/u0/n1094_s1/I0</td>
</tr>
<tr>
<td>5.965</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>6.828</td>
<td>0.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][B]</td>
<td>cpu1/u0/A_i_15_s5/I0</td>
</tr>
<tr>
<td>7.394</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s5/F</td>
</tr>
<tr>
<td>8.873</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>cpu1/u0/A_i_15_s7/I0</td>
</tr>
<tr>
<td>9.439</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s7/F</td>
</tr>
<tr>
<td>11.707</td>
<td>2.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>mapper_addr_19_s1/I2</td>
</tr>
<tr>
<td>12.284</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">mapper_addr_19_s1/F</td>
</tr>
<tr>
<td>12.500</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>mapper_addr_19_s0/I3</td>
</tr>
<tr>
<td>13.146</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">mapper_addr_19_s0/F</td>
</tr>
<tr>
<td>13.972</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n249_s2/I1</td>
</tr>
<tr>
<td>14.549</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n249_s2/F</td>
</tr>
<tr>
<td>14.551</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n249_s1/I1</td>
</tr>
<tr>
<td>15.244</td>
<td>0.694</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n249_s1/F</td>
</tr>
<tr>
<td>16.569</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL15[A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.658, 28.635%; route: 8.783, 53.996%; tC2Q: 2.825, 17.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bus_addr_demux*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>11.421</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[3][B]</td>
<td>n152_s0/I1</td>
</tr>
<tr>
<td>11.988</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C9[3][B]</td>
<td style=" background: #97FFFF;">n152_s0/F</td>
</tr>
<tr>
<td>12.670</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[2][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[2][B]</td>
<td>bus_addr_demux_10_s1/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C9[2][B]</td>
<td>bus_addr_demux_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.214, 25.989%; route: 6.327, 51.166%; tC2Q: 2.825, 22.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>11.421</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[3][B]</td>
<td>n152_s0/I1</td>
</tr>
<tr>
<td>11.988</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C9[3][B]</td>
<td style=" background: #97FFFF;">n152_s0/F</td>
</tr>
<tr>
<td>12.650</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>bus_addr_demux_10_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>bus_addr_demux_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.214, 26.032%; route: 6.307, 51.086%; tC2Q: 2.825, 22.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.149</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td>cpu1/u0/n1097_s1/I3</td>
</tr>
<tr>
<td>6.613</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>7.130</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[2][A]</td>
<td>cpu1/u0/n1097_s0/I0</td>
</tr>
<tr>
<td>7.696</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s0/F</td>
</tr>
<tr>
<td>9.234</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>cpu1/u0/A_i_12_s7/I1</td>
</tr>
<tr>
<td>9.927</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_12_s7/F</td>
</tr>
<tr>
<td>10.218</td>
<td>0.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td>n150_s0/I1</td>
</tr>
<tr>
<td>10.864</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][B]</td>
<td style=" background: #97FFFF;">n150_s0/F</td>
</tr>
<tr>
<td>11.546</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[0][A]</td>
<td>bus_addr_demux_12_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C7[0][A]</td>
<td>bus_addr_demux_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.064, 27.252%; route: 5.353, 47.619%; tC2Q: 2.825, 25.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.149</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td>cpu1/u0/n1097_s1/I3</td>
</tr>
<tr>
<td>6.613</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>7.130</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[2][A]</td>
<td>cpu1/u0/n1097_s0/I0</td>
</tr>
<tr>
<td>7.696</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s0/F</td>
</tr>
<tr>
<td>9.234</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>cpu1/u0/A_i_12_s7/I1</td>
</tr>
<tr>
<td>9.927</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_12_s7/F</td>
</tr>
<tr>
<td>10.218</td>
<td>0.291</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td>n150_s0/I1</td>
</tr>
<tr>
<td>10.864</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][B]</td>
<td style=" background: #97FFFF;">n150_s0/F</td>
</tr>
<tr>
<td>11.526</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td>bus_addr_demux_12_s1/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C7[2][A]</td>
<td>bus_addr_demux_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.064, 27.302%; route: 5.333, 47.524%; tC2Q: 2.825, 25.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C6[1][B]</td>
<td>cpu1/u0/n1100_s2/I3</td>
</tr>
<tr>
<td>6.615</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C6[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1100_s2/F</td>
</tr>
<tr>
<td>7.375</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>cpu1/u0/n1100_s0/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C6[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1100_s0/F</td>
</tr>
<tr>
<td>9.383</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td>cpu1/u0/A_i_9_s7/I1</td>
</tr>
<tr>
<td>9.949</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>10.565</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>n153_s0/I1</td>
</tr>
<tr>
<td>11.029</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C11[0][A]</td>
<td style=" background: #97FFFF;">n153_s0/F</td>
</tr>
<tr>
<td>11.503</td>
<td>0.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>bus_addr_demux_9_s1/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>bus_addr_demux_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.834, 25.303%; route: 5.540, 49.472%; tC2Q: 2.825, 25.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_read_seq_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>11.851</td>
<td>1.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>exp_slot3_req_w_s5/I3</td>
</tr>
<tr>
<td>12.428</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s5/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>13.076</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>13.402</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>cpu_din_6_s1/I0</td>
</tr>
<tr>
<td>13.968</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s1/F</td>
</tr>
<tr>
<td>15.427</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][A]</td>
<td>memory_ctrl/n180_s13/I3</td>
</tr>
<tr>
<td>16.140</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C20[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n180_s13/F</td>
</tr>
<tr>
<td>16.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[0][A]</td>
<td>memory_ctrl/enable_read_seq_1_s4/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C20[0][A]</td>
<td>memory_ctrl/enable_read_seq_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.150, 32.522%; route: 7.861, 49.639%; tC2Q: 2.825, 17.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>11.851</td>
<td>1.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>exp_slot3_req_w_s5/I3</td>
</tr>
<tr>
<td>12.428</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s5/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>13.076</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>13.402</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>cpu_din_6_s1/I0</td>
</tr>
<tr>
<td>13.968</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s1/F</td>
</tr>
<tr>
<td>15.523</td>
<td>1.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td>memory_ctrl/n181_s12/I3</td>
</tr>
<tr>
<td>16.101</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n181_s12/F</td>
</tr>
<tr>
<td>16.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td>memory_ctrl/enable_read_seq_0_s3/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C20[0][B]</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.015, 31.748%; route: 7.956, 50.368%; tC2Q: 2.825, 17.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_seq_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>11.851</td>
<td>1.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>exp_slot3_req_w_s5/I3</td>
</tr>
<tr>
<td>12.428</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s5/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>13.076</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>13.609</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>ex_bus_mreq_n_d_s1/I0</td>
</tr>
<tr>
<td>14.073</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[2][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s1/F</td>
</tr>
<tr>
<td>15.193</td>
<td>1.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[2][A]</td>
<td>memory_ctrl/n201_s13/I3</td>
</tr>
<tr>
<td>15.879</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C21[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n201_s13/F</td>
</tr>
<tr>
<td>15.879</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C21[2][A]</td>
<td>memory_ctrl/enable_write_seq_1_s4/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C21[2][A]</td>
<td>memory_ctrl/enable_write_seq_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.021, 32.239%; route: 7.729, 49.623%; tC2Q: 2.825, 18.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>11.851</td>
<td>1.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>exp_slot3_req_w_s5/I3</td>
</tr>
<tr>
<td>12.428</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s5/F</td>
</tr>
<tr>
<td>12.430</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[3][A]</td>
<td>exp_slot3_req_w_s3/I0</td>
</tr>
<tr>
<td>13.076</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R9C11[3][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>13.609</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>ex_bus_mreq_n_d_s1/I0</td>
</tr>
<tr>
<td>14.073</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C14[2][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s1/F</td>
</tr>
<tr>
<td>15.278</td>
<td>1.205</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[2][B]</td>
<td>memory_ctrl/n202_s12/I3</td>
</tr>
<tr>
<td>15.855</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n202_s12/F</td>
</tr>
<tr>
<td>15.855</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C21[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C21[2][B]</td>
<td>memory_ctrl/enable_write_seq_0_s3/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C21[2][B]</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.913, 31.590%; route: 7.813, 50.244%; tC2Q: 2.825, 18.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>89.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RFSH_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C12[2][A]</td>
<td>cpu1/u0/RFSH_n_s0/CLK</td>
</tr>
<tr>
<td>0.594</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R38C12[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RFSH_n_s0/Q</td>
</tr>
<tr>
<td>3.020</td>
<td>2.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[1][A]</td>
<td>memory_ctrl/n222_s13/I3</td>
</tr>
<tr>
<td>3.733</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C21[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n222_s13/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C21[1][A]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C21[1][A]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.712, 20.782%; route: 2.426, 70.759%; tC2Q: 0.290, 8.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.323</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td>cpu1/u0/n1094_s2/I2</td>
</tr>
<tr>
<td>4.787</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s2/F</td>
</tr>
<tr>
<td>5.399</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C7[3][A]</td>
<td>cpu1/u0/n1094_s1/I0</td>
</tr>
<tr>
<td>5.965</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>6.828</td>
<td>0.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][B]</td>
<td>cpu1/u0/A_i_15_s5/I0</td>
</tr>
<tr>
<td>7.394</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s5/F</td>
</tr>
<tr>
<td>8.873</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>cpu1/u0/A_i_15_s7/I0</td>
</tr>
<tr>
<td>9.439</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s7/F</td>
</tr>
<tr>
<td>11.664</td>
<td>2.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][B]</td>
<td>memory_ctrl/sdram_address_14_s2/I2</td>
</tr>
<tr>
<td>12.377</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C18[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_14_s2/F</td>
</tr>
<tr>
<td>12.593</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td>memory_ctrl/sdram_address_14_s1/I3</td>
</tr>
<tr>
<td>13.286</td>
<td>0.694</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_14_s1/F</td>
</tr>
<tr>
<td>14.121</td>
<td>0.835</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>memory_ctrl/sdram_address_14_s0/I0</td>
</tr>
<tr>
<td>14.767</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C20[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_14_s0/F</td>
</tr>
<tr>
<td>15.429</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>memory_ctrl/vram/MemAddr_14_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>memory_ctrl/vram/MemAddr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.215, 27.867%; route: 8.085, 53.455%; tC2Q: 2.825, 18.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.638</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.323</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td>cpu1/u0/n1094_s2/I2</td>
</tr>
<tr>
<td>4.787</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s2/F</td>
</tr>
<tr>
<td>5.399</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C7[3][A]</td>
<td>cpu1/u0/n1094_s1/I0</td>
</tr>
<tr>
<td>5.965</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>6.828</td>
<td>0.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][B]</td>
<td>cpu1/u0/A_i_15_s5/I0</td>
</tr>
<tr>
<td>7.394</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s5/F</td>
</tr>
<tr>
<td>8.873</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>cpu1/u0/A_i_15_s7/I0</td>
</tr>
<tr>
<td>9.439</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s7/F</td>
</tr>
<tr>
<td>12.321</td>
<td>2.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>memory_ctrl/sdram_address_15_s2/I2</td>
</tr>
<tr>
<td>12.898</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s2/F</td>
</tr>
<tr>
<td>13.114</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[3][B]</td>
<td>memory_ctrl/sdram_address_15_s1/I3</td>
</tr>
<tr>
<td>13.691</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C20[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s1/F</td>
</tr>
<tr>
<td>13.907</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>memory_ctrl/sdram_address_15_s0/I0</td>
</tr>
<tr>
<td>14.553</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C21[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s0/F</td>
</tr>
<tr>
<td>15.215</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>memory_ctrl/vram/MemAddr_15_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>memory_ctrl/vram/MemAddr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.964, 26.582%; route: 8.122, 54.472%; tC2Q: 2.825, 18.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.323</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td>cpu1/u0/n1094_s2/I2</td>
</tr>
<tr>
<td>4.787</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s2/F</td>
</tr>
<tr>
<td>5.399</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C7[3][A]</td>
<td>cpu1/u0/n1094_s1/I0</td>
</tr>
<tr>
<td>5.965</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>6.828</td>
<td>0.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][B]</td>
<td>cpu1/u0/A_i_15_s5/I0</td>
</tr>
<tr>
<td>7.394</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s5/F</td>
</tr>
<tr>
<td>8.873</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>cpu1/u0/A_i_15_s7/I0</td>
</tr>
<tr>
<td>9.439</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s7/F</td>
</tr>
<tr>
<td>11.707</td>
<td>2.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>mapper_addr_19_s1/I2</td>
</tr>
<tr>
<td>12.284</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">mapper_addr_19_s1/F</td>
</tr>
<tr>
<td>12.500</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>mapper_addr_19_s0/I3</td>
</tr>
<tr>
<td>13.146</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">mapper_addr_19_s0/F</td>
</tr>
<tr>
<td>14.435</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>memory_ctrl/vram/MemAddr_18_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>memory_ctrl/vram/MemAddr_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.386, 23.963%; route: 7.920, 56.046%; tC2Q: 2.825, 19.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.323</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td>cpu1/u0/n1094_s2/I2</td>
</tr>
<tr>
<td>4.787</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s2/F</td>
</tr>
<tr>
<td>5.399</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C7[3][A]</td>
<td>cpu1/u0/n1094_s1/I0</td>
</tr>
<tr>
<td>5.965</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>6.828</td>
<td>0.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][B]</td>
<td>cpu1/u0/A_i_15_s5/I0</td>
</tr>
<tr>
<td>7.394</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s5/F</td>
</tr>
<tr>
<td>8.873</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>cpu1/u0/A_i_15_s7/I0</td>
</tr>
<tr>
<td>9.439</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s7/F</td>
</tr>
<tr>
<td>11.396</td>
<td>1.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[3][A]</td>
<td>memory_ctrl/sdram_address_13_s2/I2</td>
</tr>
<tr>
<td>11.860</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s2/F</td>
</tr>
<tr>
<td>11.866</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[3][B]</td>
<td>memory_ctrl/sdram_address_13_s1/I3</td>
</tr>
<tr>
<td>12.432</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s1/F</td>
</tr>
<tr>
<td>12.948</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>memory_ctrl/sdram_address_13_s0/I0</td>
</tr>
<tr>
<td>13.642</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C20[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s0/F</td>
</tr>
<tr>
<td>14.304</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>memory_ctrl/vram/MemAddr_13_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>memory_ctrl/vram/MemAddr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.886, 27.759%; route: 7.289, 52.062%; tC2Q: 2.825, 20.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.323</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td>cpu1/u0/n1094_s2/I2</td>
</tr>
<tr>
<td>4.787</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s2/F</td>
</tr>
<tr>
<td>5.399</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C7[3][A]</td>
<td>cpu1/u0/n1094_s1/I0</td>
</tr>
<tr>
<td>5.965</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C7[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>6.828</td>
<td>0.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[0][B]</td>
<td>cpu1/u0/A_i_15_s5/I0</td>
</tr>
<tr>
<td>7.394</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s5/F</td>
</tr>
<tr>
<td>8.873</td>
<td>1.479</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[1][B]</td>
<td>cpu1/u0/A_i_15_s7/I0</td>
</tr>
<tr>
<td>9.439</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R16C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s7/F</td>
</tr>
<tr>
<td>11.664</td>
<td>2.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>mapper_addr_18_s1/I2</td>
</tr>
<tr>
<td>12.351</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_18_s1/F</td>
</tr>
<tr>
<td>12.566</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>mapper_addr_18_s0/I3</td>
</tr>
<tr>
<td>13.213</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">mapper_addr_18_s0/F</td>
</tr>
<tr>
<td>14.180</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>memory_ctrl/vram/MemAddr_17_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>memory_ctrl/vram/MemAddr_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.495, 25.188%; route: 7.556, 54.452%; tC2Q: 2.825, 20.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.734</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C9[0][B]</td>
<td>cpu1/u0/n1104_s2/I3</td>
</tr>
<tr>
<td>6.197</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s2/F</td>
</tr>
<tr>
<td>6.506</td>
<td>0.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][B]</td>
<td>cpu1/u0/n1104_s0/I1</td>
</tr>
<tr>
<td>7.200</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s0/F</td>
</tr>
<tr>
<td>8.709</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][B]</td>
<td>cpu1/u0/A_i_5_s7/I1</td>
</tr>
<tr>
<td>9.403</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R14C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s7/F</td>
</tr>
<tr>
<td>10.639</td>
<td>1.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n424_s5/I0</td>
</tr>
<tr>
<td>11.352</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n424_s5/F</td>
</tr>
<tr>
<td>11.355</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n424_s3/I3</td>
</tr>
<tr>
<td>12.068</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n424_s3/F</td>
</tr>
<tr>
<td>12.071</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>n424_s7/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.686</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">n424_s7/F</td>
</tr>
<tr>
<td>13.667</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td style=" font-weight:bold;">ppi_port_a_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>ppi_port_a_6_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[2][A]</td>
<td>ppi_port_a_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.656, 34.846%; route: 5.881, 44.013%; tC2Q: 2.825, 21.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.734</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C9[0][B]</td>
<td>cpu1/u0/n1104_s2/I3</td>
</tr>
<tr>
<td>6.197</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s2/F</td>
</tr>
<tr>
<td>6.506</td>
<td>0.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][B]</td>
<td>cpu1/u0/n1104_s0/I1</td>
</tr>
<tr>
<td>7.200</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s0/F</td>
</tr>
<tr>
<td>8.709</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][B]</td>
<td>cpu1/u0/A_i_5_s7/I1</td>
</tr>
<tr>
<td>9.403</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R14C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s7/F</td>
</tr>
<tr>
<td>10.639</td>
<td>1.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n424_s5/I0</td>
</tr>
<tr>
<td>11.352</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n424_s5/F</td>
</tr>
<tr>
<td>11.355</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n424_s3/I3</td>
</tr>
<tr>
<td>12.068</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n424_s3/F</td>
</tr>
<tr>
<td>12.071</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>n424_s7/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.686</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">n424_s7/F</td>
</tr>
<tr>
<td>13.667</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td style=" font-weight:bold;">ppi_port_a_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>ppi_port_a_7_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C12[2][B]</td>
<td>ppi_port_a_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.656, 34.846%; route: 5.881, 44.013%; tC2Q: 2.825, 21.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.734</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C9[0][B]</td>
<td>cpu1/u0/n1104_s2/I3</td>
</tr>
<tr>
<td>6.197</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s2/F</td>
</tr>
<tr>
<td>6.506</td>
<td>0.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][B]</td>
<td>cpu1/u0/n1104_s0/I1</td>
</tr>
<tr>
<td>7.200</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s0/F</td>
</tr>
<tr>
<td>8.709</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][B]</td>
<td>cpu1/u0/A_i_5_s7/I1</td>
</tr>
<tr>
<td>9.403</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R14C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s7/F</td>
</tr>
<tr>
<td>10.639</td>
<td>1.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n424_s5/I0</td>
</tr>
<tr>
<td>11.352</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n424_s5/F</td>
</tr>
<tr>
<td>11.355</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n424_s3/I3</td>
</tr>
<tr>
<td>12.068</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n424_s3/F</td>
</tr>
<tr>
<td>12.071</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>n424_s7/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.686</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">n424_s7/F</td>
</tr>
<tr>
<td>13.477</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td style=" font-weight:bold;">ppi_port_a_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>ppi_port_a_4_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>ppi_port_a_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.656, 35.347%; route: 5.692, 43.207%; tC2Q: 2.825, 21.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.734</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C9[0][B]</td>
<td>cpu1/u0/n1104_s2/I3</td>
</tr>
<tr>
<td>6.197</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s2/F</td>
</tr>
<tr>
<td>6.506</td>
<td>0.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][B]</td>
<td>cpu1/u0/n1104_s0/I1</td>
</tr>
<tr>
<td>7.200</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s0/F</td>
</tr>
<tr>
<td>8.709</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][B]</td>
<td>cpu1/u0/A_i_5_s7/I1</td>
</tr>
<tr>
<td>9.403</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R14C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s7/F</td>
</tr>
<tr>
<td>10.639</td>
<td>1.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n424_s5/I0</td>
</tr>
<tr>
<td>11.352</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n424_s5/F</td>
</tr>
<tr>
<td>11.355</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n424_s3/I3</td>
</tr>
<tr>
<td>12.068</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n424_s3/F</td>
</tr>
<tr>
<td>12.071</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>n424_s7/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.686</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">n424_s7/F</td>
</tr>
<tr>
<td>13.477</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td style=" font-weight:bold;">ppi_port_a_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>ppi_port_a_5_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C13[0][B]</td>
<td>ppi_port_a_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.656, 35.347%; route: 5.692, 43.207%; tC2Q: 2.825, 21.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.734</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C9[0][B]</td>
<td>cpu1/u0/n1104_s2/I3</td>
</tr>
<tr>
<td>6.197</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s2/F</td>
</tr>
<tr>
<td>6.506</td>
<td>0.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C9[0][B]</td>
<td>cpu1/u0/n1104_s0/I1</td>
</tr>
<tr>
<td>7.200</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1104_s0/F</td>
</tr>
<tr>
<td>8.709</td>
<td>1.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][B]</td>
<td>cpu1/u0/A_i_5_s7/I1</td>
</tr>
<tr>
<td>9.403</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R14C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s7/F</td>
</tr>
<tr>
<td>10.639</td>
<td>1.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][B]</td>
<td>n424_s5/I0</td>
</tr>
<tr>
<td>11.352</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C15[1][B]</td>
<td style=" background: #97FFFF;">n424_s5/F</td>
</tr>
<tr>
<td>11.355</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][B]</td>
<td>n424_s3/I3</td>
</tr>
<tr>
<td>12.068</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C15[2][B]</td>
<td style=" background: #97FFFF;">n424_s3/F</td>
</tr>
<tr>
<td>12.071</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>n424_s7/I2</td>
</tr>
<tr>
<td>12.757</td>
<td>0.686</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">n424_s7/F</td>
</tr>
<tr>
<td>13.437</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">ppi_port_a_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>ppi_port_a_0_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>ppi_port_a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.656, 35.455%; route: 5.652, 43.034%; tC2Q: 2.825, 21.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/Q</td>
</tr>
<tr>
<td>4.286</td>
<td>1.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td>cpu_din_1_s36/I0</td>
</tr>
<tr>
<td>4.999</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C11[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s36/F</td>
</tr>
<tr>
<td>5.215</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td>cpu_din_1_s4/I2</td>
</tr>
<tr>
<td>5.901</td>
<td>0.686</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C11[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s4/F</td>
</tr>
<tr>
<td>6.116</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[2][B]</td>
<td>cpu_din_1_s2/I1</td>
</tr>
<tr>
<td>6.810</td>
<td>0.694</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s2/F</td>
</tr>
<tr>
<td>8.818</td>
<td>2.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[0][A]</td>
<td>cpu_din_1_s0/I1</td>
</tr>
<tr>
<td>9.282</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s0/F</td>
</tr>
<tr>
<td>9.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.290</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[0][A]</td>
<td>cpu1/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>88.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td>88.211</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C13[0][A]</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.556, 36.981%; route: 4.066, 58.823%; tC2Q: 0.290, 4.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C31[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/Q</td>
</tr>
<tr>
<td>4.494</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>cpu_din_6_s18/I0</td>
</tr>
<tr>
<td>5.180</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s18/F</td>
</tr>
<tr>
<td>5.182</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>cpu_din_6_s9/I2</td>
</tr>
<tr>
<td>5.868</td>
<td>0.686</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s9/F</td>
</tr>
<tr>
<td>5.870</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[3][B]</td>
<td>cpu_din_6_s2/I3</td>
</tr>
<tr>
<td>6.436</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C12[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s2/F</td>
</tr>
<tr>
<td>7.974</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][B]</td>
<td>cpu_din_6_s0/I2</td>
</tr>
<tr>
<td>8.660</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C13[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s0/F</td>
</tr>
<tr>
<td>8.660</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[2][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.290</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][B]</td>
<td>cpu1/DI_Reg_6_s0/CLK</td>
</tr>
<tr>
<td>88.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td>88.211</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C13[2][B]</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.625, 41.730%; route: 3.375, 53.660%; tC2Q: 0.290, 4.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/Q</td>
</tr>
<tr>
<td>4.433</td>
<td>1.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>cpu_din_4_s5/I0</td>
</tr>
<tr>
<td>5.120</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s5/F</td>
</tr>
<tr>
<td>5.121</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>cpu_din_4_s1/I1</td>
</tr>
<tr>
<td>5.585</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>7.523</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td>cpu_din_4_s0/I0</td>
</tr>
<tr>
<td>8.209</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s0/F</td>
</tr>
<tr>
<td>8.209</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.290</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td>cpu1/DI_Reg_4_s0/CLK</td>
</tr>
<tr>
<td>88.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td>88.211</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C12[2][A]</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.836, 31.447%; route: 3.713, 63.587%; tC2Q: 0.290, 4.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/Q</td>
</tr>
<tr>
<td>4.494</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>cpu_din_7_s8/I1</td>
</tr>
<tr>
<td>4.958</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s8/F</td>
</tr>
<tr>
<td>5.267</td>
<td>0.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[2][B]</td>
<td>cpu_din_7_s2/I2</td>
</tr>
<tr>
<td>5.913</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s2/F</td>
</tr>
<tr>
<td>7.321</td>
<td>1.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td>cpu_din_7_s0/I1</td>
</tr>
<tr>
<td>8.034</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s0/F</td>
</tr>
<tr>
<td>8.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.290</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[0][A]</td>
<td>cpu1/DI_Reg_7_s0/CLK</td>
</tr>
<tr>
<td>88.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td>88.211</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C13[0][A]</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.822, 32.176%; route: 3.552, 62.704%; tC2Q: 0.290, 5.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.853</td>
<td>0.853</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>2.370</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/CLK</td>
</tr>
<tr>
<td>2.660</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/Q</td>
</tr>
<tr>
<td>4.529</td>
<td>1.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>cpu_din_5_s6/I0</td>
</tr>
<tr>
<td>5.216</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s6/F</td>
</tr>
<tr>
<td>5.217</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>cpu_din_5_s1/I1</td>
</tr>
<tr>
<td>5.681</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s1/F</td>
</tr>
<tr>
<td>7.220</td>
<td>1.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td>cpu_din_5_s0/I0</td>
</tr>
<tr>
<td>7.684</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s0/F</td>
</tr>
<tr>
<td>7.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.290</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td>cpu1/DI_Reg_5_s0/CLK</td>
</tr>
<tr>
<td>88.255</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td>88.211</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C13[1][A]</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.853, 36.001%; route: 1.517, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.614, 30.366%; route: 3.411, 64.177%; tC2Q: 0.290, 5.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[13]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>12.985</td>
<td>2.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>bios1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>bios1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.648, 20.877%; route: 7.209, 56.846%; tC2Q: 2.825, 22.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>12.860</td>
<td>2.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_2_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>bios1/mem_r_mem_r_1_2_s/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>bios1/mem_r_mem_r_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.648, 21.087%; route: 7.083, 56.413%; tC2Q: 2.825, 22.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.999</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>12.854</td>
<td>2.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_6_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>bios1/mem_r_mem_r_1_6_s/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[10]</td>
<td>bios1/mem_r_mem_r_1_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.648, 21.095%; route: 7.078, 56.395%; tC2Q: 2.825, 22.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.149</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td>cpu1/u0/n1097_s1/I3</td>
</tr>
<tr>
<td>6.613</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>7.130</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[2][A]</td>
<td>cpu1/u0/n1097_s0/I0</td>
</tr>
<tr>
<td>7.696</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s0/F</td>
</tr>
<tr>
<td>9.234</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>cpu1/u0/A_i_12_s7/I1</td>
</tr>
<tr>
<td>9.927</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_12_s7/F</td>
</tr>
<tr>
<td>12.802</td>
<td>2.874</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_2_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>bios1/mem_r_mem_r_1_2_s/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>bios1/mem_r_mem_r_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.418, 19.344%; route: 7.255, 58.052%; tC2Q: 2.825, 22.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C6[1][B]</td>
<td>cpu1/u0/n1100_s2/I3</td>
</tr>
<tr>
<td>6.615</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C6[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1100_s2/F</td>
</tr>
<tr>
<td>7.375</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>cpu1/u0/n1100_s0/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C6[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1100_s0/F</td>
</tr>
<tr>
<td>9.383</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td>cpu1/u0/A_i_9_s7/I1</td>
</tr>
<tr>
<td>9.949</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>12.773</td>
<td>2.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_2_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>bios1/mem_r_mem_r_1_2_s/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>bios1/mem_r_mem_r_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.370, 19.007%; route: 7.274, 58.337%; tC2Q: 2.825, 22.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>13.882</td>
<td>3.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_7_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>subrom1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.648, 19.498%; route: 8.106, 59.696%; tC2Q: 2.825, 20.805%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.969</td>
<td>0.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C6[1][B]</td>
<td>cpu1/u0/n1100_s2/I3</td>
</tr>
<tr>
<td>6.615</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C6[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1100_s2/F</td>
</tr>
<tr>
<td>7.375</td>
<td>0.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C6[1][B]</td>
<td>cpu1/u0/n1100_s0/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C6[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1100_s0/F</td>
</tr>
<tr>
<td>9.383</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[1][B]</td>
<td>cpu1/u0/A_i_9_s7/I1</td>
</tr>
<tr>
<td>9.949</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R13C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>13.588</td>
<td>3.638</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_7_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>subrom1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.370, 17.842%; route: 8.088, 60.891%; tC2Q: 2.825, 21.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.149</td>
<td>1.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td>cpu1/u0/n1097_s1/I3</td>
</tr>
<tr>
<td>6.613</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C6[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s1/F</td>
</tr>
<tr>
<td>7.130</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[2][A]</td>
<td>cpu1/u0/n1097_s0/I0</td>
</tr>
<tr>
<td>7.696</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s0/F</td>
</tr>
<tr>
<td>9.234</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>cpu1/u0/A_i_12_s7/I1</td>
</tr>
<tr>
<td>9.927</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R15C6[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_12_s7/F</td>
</tr>
<tr>
<td>13.571</td>
<td>3.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_7_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>subrom1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.418, 18.223%; route: 8.024, 60.483%; tC2Q: 2.825, 21.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.071</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.329</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][B]</td>
<td>cpu1/u0/n1098_s3/I3</td>
</tr>
<tr>
<td>4.895</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C6[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s3/F</td>
</tr>
<tr>
<td>5.412</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C6[0][B]</td>
<td>cpu1/u0/n1098_s1/I1</td>
</tr>
<tr>
<td>6.106</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R40C6[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1098_s1/F</td>
</tr>
<tr>
<td>7.514</td>
<td>1.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C9[1][A]</td>
<td>cpu1/u0/A_i_11_s8/I0</td>
</tr>
<tr>
<td>7.978</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C9[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_11_s8/F</td>
</tr>
<tr>
<td>8.760</td>
<td>0.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[1][B]</td>
<td>cpu1/u0/A_i_11_s10/I0</td>
</tr>
<tr>
<td>9.406</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R17C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_11_s10/F</td>
</tr>
<tr>
<td>13.071</td>
<td>3.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_7_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>subrom1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.370, 18.563%; route: 7.572, 59.310%; tC2Q: 2.825, 22.127%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>5.952</td>
<td>0.900</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[3][B]</td>
<td>cpu1/u0/n1105_s2/I3</td>
</tr>
<tr>
<td>6.530</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s2/F</td>
</tr>
<tr>
<td>6.532</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[3][A]</td>
<td>cpu1/u0/n1105_s0/I1</td>
</tr>
<tr>
<td>7.178</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R34C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1105_s0/F</td>
</tr>
<tr>
<td>8.723</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>cpu1/u0/A_i_4_s7/I1</td>
</tr>
<tr>
<td>9.289</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s7/F</td>
</tr>
<tr>
<td>12.938</td>
<td>3.649</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_7_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>subrom1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.484, 19.660%; route: 7.325, 57.979%; tC2Q: 2.825, 22.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[15]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>13.543</td>
<td>2.948</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_6_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>logo1/mem_r_mem_r_0_6_s/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[14]</td>
<td>logo1/mem_r_mem_r_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.648, 19.998%; route: 7.766, 58.663%; tC2Q: 2.825, 21.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>13.324</td>
<td>2.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_7_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>logo1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[15]</td>
<td>logo1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.648, 20.334%; route: 7.547, 57.968%; tC2Q: 2.825, 21.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>13.216</td>
<td>2.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_5_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>logo1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>logo1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.648, 20.504%; route: 7.440, 57.618%; tC2Q: 2.825, 21.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>13.216</td>
<td>2.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>logo1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>logo1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.648, 20.504%; route: 7.440, 57.618%; tC2Q: 2.825, 21.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.358</td>
<td>1.229</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C5[3][B]</td>
<td>cpu1/u0/n1097_s3/I2</td>
</tr>
<tr>
<td>5.052</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R36C5[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1097_s3/F</td>
</tr>
<tr>
<td>6.277</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td>cpu1/u0/n1099_s1/I3</td>
</tr>
<tr>
<td>6.970</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s1/F</td>
</tr>
<tr>
<td>7.790</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[3][B]</td>
<td>cpu1/u0/n1099_s0/I0</td>
</tr>
<tr>
<td>8.484</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>10.029</td>
<td>1.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[0][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>10.595</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R23C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>13.108</td>
<td>2.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_4_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>logo1/mem_r_mem_r_0_4_s/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>logo1/mem_r_mem_r_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.648, 20.677%; route: 7.332, 57.260%; tC2Q: 2.825, 22.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[16]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.033</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C11[2][B]</td>
<td>cpu1/u0/n1107_s3/I3</td>
</tr>
<tr>
<td>4.745</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C11[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s3/F</td>
</tr>
<tr>
<td>4.747</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[3][A]</td>
<td>cpu1/u0/n1107_s1/I1</td>
</tr>
<tr>
<td>5.393</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s1/F</td>
</tr>
<tr>
<td>6.594</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][B]</td>
<td>cpu1/u0/A_i_2_s9/I0</td>
</tr>
<tr>
<td>7.058</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s9/F</td>
</tr>
<tr>
<td>8.112</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>cpu1/u0/A_i_2_s10/I2</td>
</tr>
<tr>
<td>8.758</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R14C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s10/F</td>
</tr>
<tr>
<td>9.673</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>scc1/SccCh/n179_s3/I3</td>
</tr>
<tr>
<td>10.239</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R20C11[1][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s3/F</td>
</tr>
<tr>
<td>11.395</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>n834_s3/I2</td>
</tr>
<tr>
<td>12.089</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C11[2][A]</td>
<td style=" background: #97FFFF;">n834_s3/F</td>
</tr>
<tr>
<td>12.962</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>n834_s1/I2</td>
</tr>
<tr>
<td>13.675</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">n834_s1/F</td>
</tr>
<tr>
<td>14.361</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td style=" font-weight:bold;">mapper_reg3_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>mapper_reg3_3_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>mapper_reg3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.441, 31.596%; route: 6.790, 48.307%; tC2Q: 2.825, 20.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.033</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C11[2][B]</td>
<td>cpu1/u0/n1107_s3/I3</td>
</tr>
<tr>
<td>4.745</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C11[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s3/F</td>
</tr>
<tr>
<td>4.747</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[3][A]</td>
<td>cpu1/u0/n1107_s1/I1</td>
</tr>
<tr>
<td>5.393</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s1/F</td>
</tr>
<tr>
<td>6.594</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][B]</td>
<td>cpu1/u0/A_i_2_s9/I0</td>
</tr>
<tr>
<td>7.058</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s9/F</td>
</tr>
<tr>
<td>8.112</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>cpu1/u0/A_i_2_s10/I2</td>
</tr>
<tr>
<td>8.758</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R14C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s10/F</td>
</tr>
<tr>
<td>9.673</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>scc1/SccCh/n179_s3/I3</td>
</tr>
<tr>
<td>10.239</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R20C11[1][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s3/F</td>
</tr>
<tr>
<td>11.395</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>n834_s3/I2</td>
</tr>
<tr>
<td>12.089</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C11[2][A]</td>
<td style=" background: #97FFFF;">n834_s3/F</td>
</tr>
<tr>
<td>12.962</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>n842_s2/I2</td>
</tr>
<tr>
<td>13.675</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">n842_s2/F</td>
</tr>
<tr>
<td>14.360</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td style=" font-weight:bold;">mapper_reg2_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>mapper_reg2_2_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>mapper_reg2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.441, 31.597%; route: 6.790, 48.304%; tC2Q: 2.825, 20.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.033</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C11[2][B]</td>
<td>cpu1/u0/n1107_s3/I3</td>
</tr>
<tr>
<td>4.745</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C11[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s3/F</td>
</tr>
<tr>
<td>4.747</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[3][A]</td>
<td>cpu1/u0/n1107_s1/I1</td>
</tr>
<tr>
<td>5.393</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s1/F</td>
</tr>
<tr>
<td>6.594</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][B]</td>
<td>cpu1/u0/A_i_2_s9/I0</td>
</tr>
<tr>
<td>7.058</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s9/F</td>
</tr>
<tr>
<td>8.112</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>cpu1/u0/A_i_2_s10/I2</td>
</tr>
<tr>
<td>8.758</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R14C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s10/F</td>
</tr>
<tr>
<td>9.673</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>scc1/SccCh/n179_s3/I3</td>
</tr>
<tr>
<td>10.239</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R20C11[1][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s3/F</td>
</tr>
<tr>
<td>11.395</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>n834_s3/I2</td>
</tr>
<tr>
<td>12.089</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C11[2][A]</td>
<td style=" background: #97FFFF;">n834_s3/F</td>
</tr>
<tr>
<td>12.962</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>n834_s1/I2</td>
</tr>
<tr>
<td>13.675</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">n834_s1/F</td>
</tr>
<tr>
<td>14.321</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" font-weight:bold;">mapper_reg3_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>mapper_reg3_2_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>mapper_reg3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.441, 31.686%; route: 6.750, 48.159%; tC2Q: 2.825, 20.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.033</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C11[2][B]</td>
<td>cpu1/u0/n1107_s3/I3</td>
</tr>
<tr>
<td>4.745</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C11[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s3/F</td>
</tr>
<tr>
<td>4.747</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[3][A]</td>
<td>cpu1/u0/n1107_s1/I1</td>
</tr>
<tr>
<td>5.393</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s1/F</td>
</tr>
<tr>
<td>6.594</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][B]</td>
<td>cpu1/u0/A_i_2_s9/I0</td>
</tr>
<tr>
<td>7.058</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s9/F</td>
</tr>
<tr>
<td>8.112</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>cpu1/u0/A_i_2_s10/I2</td>
</tr>
<tr>
<td>8.758</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R14C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s10/F</td>
</tr>
<tr>
<td>9.673</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>scc1/SccCh/n179_s3/I3</td>
</tr>
<tr>
<td>10.239</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R20C11[1][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s3/F</td>
</tr>
<tr>
<td>11.395</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>n834_s3/I2</td>
</tr>
<tr>
<td>12.089</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C11[2][A]</td>
<td style=" background: #97FFFF;">n834_s3/F</td>
</tr>
<tr>
<td>12.962</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>n842_s2/I2</td>
</tr>
<tr>
<td>13.675</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">n842_s2/F</td>
</tr>
<tr>
<td>14.182</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">mapper_reg2_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>mapper_reg2_3_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>mapper_reg2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.441, 32.002%; route: 6.612, 47.642%; tC2Q: 2.825, 20.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.723</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.033</td>
<td>0.904</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C11[2][B]</td>
<td>cpu1/u0/n1107_s3/I3</td>
</tr>
<tr>
<td>4.745</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C11[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s3/F</td>
</tr>
<tr>
<td>4.747</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C11[3][A]</td>
<td>cpu1/u0/n1107_s1/I1</td>
</tr>
<tr>
<td>5.393</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R36C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1107_s1/F</td>
</tr>
<tr>
<td>6.594</td>
<td>1.201</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C10[1][B]</td>
<td>cpu1/u0/A_i_2_s9/I0</td>
</tr>
<tr>
<td>7.058</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s9/F</td>
</tr>
<tr>
<td>8.112</td>
<td>1.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td>cpu1/u0/A_i_2_s10/I2</td>
</tr>
<tr>
<td>8.758</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>48</td>
<td>R14C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s10/F</td>
</tr>
<tr>
<td>9.673</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][A]</td>
<td>scc1/SccCh/n179_s3/I3</td>
</tr>
<tr>
<td>10.239</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R20C11[1][A]</td>
<td style=" background: #97FFFF;">scc1/SccCh/n179_s3/F</td>
</tr>
<tr>
<td>11.395</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[2][A]</td>
<td>n834_s3/I2</td>
</tr>
<tr>
<td>12.089</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C11[2][A]</td>
<td style=" background: #97FFFF;">n834_s3/F</td>
</tr>
<tr>
<td>12.962</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>n842_s2/I2</td>
</tr>
<tr>
<td>13.675</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">n842_s2/F</td>
</tr>
<tr>
<td>14.130</td>
<td>0.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" font-weight:bold;">mapper_reg2_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>mapper_reg2_1_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>mapper_reg2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.441, 32.122%; route: 6.560, 47.446%; tC2Q: 2.825, 20.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[17]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.377</td>
<td>1.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td>cpu1/u0/n1109_s3/I3</td>
</tr>
<tr>
<td>4.841</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s3/F</td>
</tr>
<tr>
<td>4.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][A]</td>
<td>cpu1/u0/n1109_s1/I1</td>
</tr>
<tr>
<td>5.492</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s1/F</td>
</tr>
<tr>
<td>6.353</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.047</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td>cpu1/u0/A_i_0_s10/I0</td>
</tr>
<tr>
<td>8.491</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>10.130</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>memory_ctrl/n89_s0/I2</td>
</tr>
<tr>
<td>10.842</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n89_s0/F</td>
</tr>
<tr>
<td>10.842</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>memory_ctrl/mapper_dout_ff_3_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>memory_ctrl/mapper_dout_ff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.082, 29.251%; route: 4.631, 43.942%; tC2Q: 2.825, 26.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.377</td>
<td>1.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td>cpu1/u0/n1109_s3/I3</td>
</tr>
<tr>
<td>4.841</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s3/F</td>
</tr>
<tr>
<td>4.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][A]</td>
<td>cpu1/u0/n1109_s1/I1</td>
</tr>
<tr>
<td>5.492</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s1/F</td>
</tr>
<tr>
<td>6.353</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.047</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td>cpu1/u0/A_i_0_s10/I0</td>
</tr>
<tr>
<td>8.491</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>10.137</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>memory_ctrl/n88_s0/I2</td>
</tr>
<tr>
<td>10.823</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n88_s0/F</td>
</tr>
<tr>
<td>10.823</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>memory_ctrl/mapper_dout_ff_4_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C21[2][A]</td>
<td>memory_ctrl/mapper_dout_ff_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.056, 29.056%; route: 4.637, 44.087%; tC2Q: 2.825, 26.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.377</td>
<td>1.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td>cpu1/u0/n1109_s3/I3</td>
</tr>
<tr>
<td>4.841</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s3/F</td>
</tr>
<tr>
<td>4.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][A]</td>
<td>cpu1/u0/n1109_s1/I1</td>
</tr>
<tr>
<td>5.492</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s1/F</td>
</tr>
<tr>
<td>6.353</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.047</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td>cpu1/u0/A_i_0_s10/I0</td>
</tr>
<tr>
<td>8.491</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>10.130</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>memory_ctrl/n86_s0/I2</td>
</tr>
<tr>
<td>10.816</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n86_s0/F</td>
</tr>
<tr>
<td>10.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>memory_ctrl/mapper_dout_ff_6_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>memory_ctrl/mapper_dout_ff_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.056, 29.074%; route: 4.631, 44.051%; tC2Q: 2.825, 26.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.377</td>
<td>1.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td>cpu1/u0/n1109_s3/I3</td>
</tr>
<tr>
<td>4.841</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s3/F</td>
</tr>
<tr>
<td>4.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][A]</td>
<td>cpu1/u0/n1109_s1/I1</td>
</tr>
<tr>
<td>5.492</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s1/F</td>
</tr>
<tr>
<td>6.353</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.047</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td>cpu1/u0/A_i_0_s10/I0</td>
</tr>
<tr>
<td>8.491</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>10.130</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>memory_ctrl/n85_s0/I2</td>
</tr>
<tr>
<td>10.816</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n85_s0/F</td>
</tr>
<tr>
<td>10.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>memory_ctrl/mapper_dout_ff_7_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C21[0][B]</td>
<td>memory_ctrl/mapper_dout_ff_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.056, 29.074%; route: 4.631, 44.051%; tC2Q: 2.825, 26.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.853</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R46[2]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>2.825</td>
<td>tC2Q</td>
<td>RF</td>
<td>23</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.377</td>
<td>1.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td>cpu1/u0/n1109_s3/I3</td>
</tr>
<tr>
<td>4.841</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s3/F</td>
</tr>
<tr>
<td>4.846</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C8[2][A]</td>
<td>cpu1/u0/n1109_s1/I1</td>
</tr>
<tr>
<td>5.492</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C8[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s1/F</td>
</tr>
<tr>
<td>6.353</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[3][B]</td>
<td>cpu1/u0/A_i_0_s8/I0</td>
</tr>
<tr>
<td>7.047</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R24C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s8/F</td>
</tr>
<tr>
<td>7.925</td>
<td>0.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td>cpu1/u0/A_i_0_s10/I0</td>
</tr>
<tr>
<td>8.491</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>89</td>
<td>R14C7[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s10/F</td>
</tr>
<tr>
<td>10.010</td>
<td>1.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[2][B]</td>
<td>memory_ctrl/n90_s0/I2</td>
</tr>
<tr>
<td>10.723</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C20[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n90_s0/F</td>
</tr>
<tr>
<td>10.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.897</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_2_s0/CLK</td>
</tr>
<tr>
<td>92.853</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C20[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.082, 29.587%; route: 4.511, 43.298%; tC2Q: 2.825, 27.115%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>


<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.132</td>
<td>0.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[0][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>14.383</td>
<td>0.251</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R41C8[0][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>14.546</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[3][A]</td>
<td>cpu1/WR_n_i_s3/I0</td>
</tr>
<tr>
<td>14.840</td>
<td>0.294</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R41C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s3/F</td>
</tr>
<tr>
<td>15.482</td>
<td>0.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C5[2][A]</td>
<td>cpu1/n226_s3/I1</td>
</tr>
<tr>
<td>15.772</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C5[2][A]</td>
<td style=" background: #97FFFF;">cpu1/n226_s3/F</td>
</tr>
<tr>
<td>15.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C5[2][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.873</td>
<td>0.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C5[2][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>4.887</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C5[2][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.584, 35.605%; route: 0.805, 49.070%; tC2Q: 0.251, 15.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[1][B]</td>
<td>cpu1/u0/TState_1_s0/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R45C5[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_1_s0/Q</td>
</tr>
<tr>
<td>10.251</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C9[2][B]</td>
<td>cpu1/n246_s1/I3</td>
</tr>
<tr>
<td>10.545</td>
<td>0.294</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R42C9[2][B]</td>
<td style=" background: #97FFFF;">cpu1/n246_s1/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[0][A]</td>
<td>cpu1/n248_s0/I1</td>
</tr>
<tr>
<td>11.517</td>
<td>0.455</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R31C9[0][A]</td>
<td style=" background: #97FFFF;">cpu1/n248_s0/F</td>
</tr>
<tr>
<td>11.820</td>
<td>0.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C9[2][B]</td>
<td style=" font-weight:bold;">cpu1/Req_Inhibit_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[2][B]</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C9[2][B]</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.749, 32.134%; route: 1.329, 57.030%; tC2Q: 0.252, 10.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[2][A]</td>
<td>cpu1/u0/IR_2_s0/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>109</td>
<td>R29C13[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_2_s0/Q</td>
</tr>
<tr>
<td>10.694</td>
<td>0.952</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C9[3][A]</td>
<td>cpu1/n215_s2/I2</td>
</tr>
<tr>
<td>10.988</td>
<td>0.294</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C9[3][A]</td>
<td style=" background: #97FFFF;">cpu1/n215_s2/F</td>
</tr>
<tr>
<td>11.317</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C7[1][A]</td>
<td>cpu1/n215_s1/I0</td>
</tr>
<tr>
<td>11.611</td>
<td>0.294</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R42C7[1][A]</td>
<td style=" background: #97FFFF;">cpu1/n215_s1/F</td>
</tr>
<tr>
<td>12.946</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/IReq_Inhibit_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>cpu1/IReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.587, 16.999%; route: 2.616, 75.694%; tC2Q: 0.252, 7.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.132</td>
<td>0.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>14.385</td>
<td>0.252</td>
<td>tC2Q</td>
<td>FR</td>
<td>10</td>
<td>R41C8[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>15.669</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td>cpu_din_0_s47/I3</td>
</tr>
<tr>
<td>15.959</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C12[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s47/F</td>
</tr>
<tr>
<td>15.964</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>cpu_din_0_s5/I3</td>
</tr>
<tr>
<td>16.419</td>
<td>0.455</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C12[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s5/F</td>
</tr>
<tr>
<td>16.571</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>cpu_din_0_s1/I3</td>
</tr>
<tr>
<td>17.051</td>
<td>0.480</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s1/F</td>
</tr>
<tr>
<td>17.929</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[2][A]</td>
<td>cpu_din_0_s0/I0</td>
</tr>
<tr>
<td>18.359</td>
<td>0.430</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s0/F</td>
</tr>
<tr>
<td>18.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.873</td>
<td>0.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][A]</td>
<td>cpu1/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>4.887</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C13[2][A]</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.655, 39.156%; route: 2.319, 54.870%; tC2Q: 0.252, 5.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.132</td>
<td>0.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[0][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>14.385</td>
<td>0.252</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R41C8[0][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>15.477</td>
<td>1.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>cpu_din_7_s28/I2</td>
</tr>
<tr>
<td>15.932</td>
<td>0.455</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s28/F</td>
</tr>
<tr>
<td>16.283</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>cpu_din_3_s11/I2</td>
</tr>
<tr>
<td>16.713</td>
<td>0.430</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s11/F</td>
</tr>
<tr>
<td>16.912</td>
<td>0.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>cpu_din_3_s4/I3</td>
</tr>
<tr>
<td>17.202</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s4/F</td>
</tr>
<tr>
<td>17.206</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>cpu_din_3_s1/I0</td>
</tr>
<tr>
<td>17.500</td>
<td>0.294</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>18.183</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[1][A]</td>
<td>cpu_din_3_s0/I0</td>
</tr>
<tr>
<td>18.473</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s0/F</td>
</tr>
<tr>
<td>18.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.873</td>
<td>0.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[1][A]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>4.887</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C13[1][A]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.759, 40.511%; route: 2.330, 53.673%; tC2Q: 0.252, 5.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C15[0][A]</td>
<td>cpu1/u0/RegBusA_r_7_s0/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C15[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_7_s0/Q</td>
</tr>
<tr>
<td>9.893</td>
<td>0.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C15[1][A]</td>
<td>cpu1/u0/RegDIL_7_s1/I2</td>
</tr>
<tr>
<td>10.183</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_7_s1/F</td>
</tr>
<tr>
<td>10.188</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C15[3][A]</td>
<td>cpu1/u0/RegDIL_7_s0/I0</td>
</tr>
<tr>
<td>10.481</td>
<td>0.294</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R34C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>10.808</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C16</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>0.245</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C16</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.584, 44.261%; route: 0.484, 36.689%; tC2Q: 0.251, 19.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C15[1][A]</td>
<td>cpu1/u0/RegBusA_r_2_s0/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R32C15[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_2_s0/Q</td>
</tr>
<tr>
<td>9.887</td>
<td>0.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[3][A]</td>
<td>cpu1/u0/RegDIL_2_s1/I0</td>
</tr>
<tr>
<td>10.317</td>
<td>0.430</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_2_s1/F</td>
</tr>
<tr>
<td>10.321</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[3][B]</td>
<td>cpu1/u0/RegDIL_2_s0/I0</td>
</tr>
<tr>
<td>10.684</td>
<td>0.362</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C15[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_2_s0/F</td>
</tr>
<tr>
<td>10.839</td>
<td>0.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_0_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C15</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s1/CLK</td>
</tr>
<tr>
<td>0.245</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C15</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.793, 58.720%; route: 0.306, 22.663%; tC2Q: 0.251, 18.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C15[0][A]</td>
<td>cpu1/u0/RegBusA_r_7_s0/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C15[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_7_s0/Q</td>
</tr>
<tr>
<td>9.893</td>
<td>0.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C15[1][A]</td>
<td>cpu1/u0/RegDIL_7_s1/I2</td>
</tr>
<tr>
<td>10.183</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_7_s1/F</td>
</tr>
<tr>
<td>10.188</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C15[3][A]</td>
<td>cpu1/u0/RegDIL_7_s0/I0</td>
</tr>
<tr>
<td>10.481</td>
<td>0.294</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R34C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>10.962</td>
<td>0.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>0.245</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C18</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.584, 39.634%; route: 0.638, 43.307%; tC2Q: 0.251, 17.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C15[0][A]</td>
<td>cpu1/u0/RegBusA_r_7_s0/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C15[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_7_s0/Q</td>
</tr>
<tr>
<td>9.893</td>
<td>0.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C15[1][A]</td>
<td>cpu1/u0/RegDIL_7_s1/I2</td>
</tr>
<tr>
<td>10.183</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_7_s1/F</td>
</tr>
<tr>
<td>10.188</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C15[3][A]</td>
<td>cpu1/u0/RegDIL_7_s0/I0</td>
</tr>
<tr>
<td>10.478</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C15[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>10.963</td>
<td>0.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C15</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C15</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>0.245</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C15</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.580, 39.366%; route: 0.642, 43.581%; tC2Q: 0.251, 17.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[0][B]</td>
<td>cpu1/u0/RegBusA_r_6_s0/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C18[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_6_s0/Q</td>
</tr>
<tr>
<td>9.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[0][B]</td>
<td>cpu1/u0/RegDIL_6_s1/I0</td>
</tr>
<tr>
<td>10.199</td>
<td>0.455</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C18[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_6_s1/F</td>
</tr>
<tr>
<td>10.351</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C18[2][A]</td>
<td>cpu1/u0/RegDIL_6_s0/I0</td>
</tr>
<tr>
<td>10.806</td>
<td>0.455</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>10.968</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>0.245</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C18</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.910, 61.565%; route: 0.316, 21.352%; tC2Q: 0.252, 17.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/R_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][A]</td>
<td>cpu1/u0/R_0_s0/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R29C9[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_0_s0/Q</td>
</tr>
<tr>
<td>9.748</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][A]</td>
<td>cpu1/u0/n1116_s0/I1</td>
</tr>
<tr>
<td>10.038</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1116_s0/F</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C9[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][A]</td>
<td>cpu1/u0/R_0_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C9[1][A]</td>
<td>cpu1/u0/R_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 52.861%; route: 0.006, 1.114%; tC2Q: 0.252, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/R_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C10[1][A]</td>
<td>cpu1/u0/R_4_s0/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R32C10[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_4_s0/Q</td>
</tr>
<tr>
<td>9.748</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C10[1][A]</td>
<td>cpu1/u0/n1112_s0/I1</td>
</tr>
<tr>
<td>10.038</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C10[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s0/F</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C10[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C10[1][A]</td>
<td>cpu1/u0/R_4_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C10[1][A]</td>
<td>cpu1/u0/R_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 52.861%; route: 0.006, 1.114%; tC2Q: 0.252, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/R_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C10[0][A]</td>
<td>cpu1/u0/R_5_s0/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R32C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_5_s0/Q</td>
</tr>
<tr>
<td>9.748</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C10[0][A]</td>
<td>cpu1/u0/n1111_s0/I2</td>
</tr>
<tr>
<td>10.038</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C10[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1111_s0/F</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C10[0][A]</td>
<td>cpu1/u0/R_5_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C10[0][A]</td>
<td>cpu1/u0/R_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 52.861%; route: 0.006, 1.114%; tC2Q: 0.252, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/TState_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[1][A]</td>
<td>cpu1/u0/TState_2_s0/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R45C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_2_s0/Q</td>
</tr>
<tr>
<td>9.754</td>
<td>0.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[1][A]</td>
<td>cpu1/u0/n2488_s2/I2</td>
</tr>
<tr>
<td>10.044</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C5[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2488_s2/F</td>
</tr>
<tr>
<td>10.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C5[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[1][A]</td>
<td>cpu1/u0/TState_2_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C5[1][A]</td>
<td>cpu1/u0/TState_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 52.278%; route: 0.012, 2.203%; tC2Q: 0.252, 45.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s442</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/A_i_14_s469</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C12[1][A]</td>
<td>cpu1/u0/A_i_14_s442/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>68</td>
<td>R31C12[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s442/Q</td>
</tr>
<tr>
<td>10.067</td>
<td>0.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s469/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[2][A]</td>
<td>cpu1/u0/A_i_14_s469/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C12[2][A]</td>
<td>cpu1/u0/A_i_14_s469</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.325, 56.295%; tC2Q: 0.252, 43.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.132</td>
<td>0.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[0][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>14.383</td>
<td>0.251</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R41C8[0][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>14.546</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[0][A]</td>
<td>cpu1/RD_s3/I2</td>
</tr>
<tr>
<td>15.026</td>
<td>0.480</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C8[0][A]</td>
<td style=" background: #97FFFF;">cpu1/RD_s3/F</td>
</tr>
<tr>
<td>15.185</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C8[1][A]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.873</td>
<td>0.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[1][A]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>4.887</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C8[1][A]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.480, 45.580%; route: 0.322, 30.561%; tC2Q: 0.251, 23.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.132</td>
<td>0.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[0][B]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>14.383</td>
<td>0.251</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R41C8[0][B]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>14.546</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C8[3][A]</td>
<td>cpu1/WR_n_i_s3/I0</td>
</tr>
<tr>
<td>14.840</td>
<td>0.294</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R41C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s3/F</td>
</tr>
<tr>
<td>15.482</td>
<td>0.642</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C5[0][A]</td>
<td>cpu1/WR_n_i_s5/I0</td>
</tr>
<tr>
<td>15.970</td>
<td>0.489</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C5[0][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s5/F</td>
</tr>
<tr>
<td>16.129</td>
<td>0.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C5[2][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.873</td>
<td>0.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C5[2][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>4.887</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C5[2][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.783, 39.178%; route: 0.964, 48.243%; tC2Q: 0.251, 12.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R20C5[2][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_s0/Q</td>
</tr>
<tr>
<td>10.285</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C4[0][B]</td>
<td>clk_enable_3m6_s3/I0</td>
</tr>
<tr>
<td>10.774</td>
<td>0.489</td>
<td>tINS</td>
<td>RR</td>
<td>195</td>
<td>R27C4[0][B]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s3/F</td>
</tr>
<tr>
<td>11.569</td>
<td>0.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[2][B]</td>
<td style=" font-weight:bold;">cpu1/Req_Inhibit_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[2][B]</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C9[2][B]</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.489, 23.507%; route: 1.338, 64.349%; tC2Q: 0.252, 12.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R20C5[2][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_s0/Q</td>
</tr>
<tr>
<td>10.285</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C4[0][B]</td>
<td>clk_enable_3m6_s3/I0</td>
</tr>
<tr>
<td>10.774</td>
<td>0.489</td>
<td>tINS</td>
<td>RR</td>
<td>195</td>
<td>R27C4[0][B]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s3/F</td>
</tr>
<tr>
<td>11.726</td>
<td>0.952</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/IReq_Inhibit_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>cpu1/IReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.489, 21.852%; route: 1.495, 66.859%; tC2Q: 0.252, 11.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[2][A]</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R20C5[2][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_s0/Q</td>
</tr>
<tr>
<td>10.285</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C4[0][B]</td>
<td>clk_enable_3m6_s3/I0</td>
</tr>
<tr>
<td>10.774</td>
<td>0.489</td>
<td>tINS</td>
<td>RR</td>
<td>195</td>
<td>R27C4[0][B]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s3/F</td>
</tr>
<tr>
<td>12.068</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C3[0][B]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C3[0][B]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C3[0][B]</td>
<td>cpu1/Reset_s_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.489, 18.955%; route: 1.837, 71.253%; tC2Q: 0.252, 9.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_3_s0/Q</td>
</tr>
<tr>
<td>9.745</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n570_s/I1</td>
</tr>
<tr>
<td>10.035</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n570_s/SUM</td>
</tr>
<tr>
<td>10.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 53.157%; route: 0.003, 0.560%; tC2Q: 0.252, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_7_s0/Q</td>
</tr>
<tr>
<td>9.745</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n566_s/I1</td>
</tr>
<tr>
<td>10.035</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n566_s/SUM</td>
</tr>
<tr>
<td>10.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 53.157%; route: 0.003, 0.560%; tC2Q: 0.252, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_9_s0/Q</td>
</tr>
<tr>
<td>9.745</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n564_s/I1</td>
</tr>
<tr>
<td>10.035</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n564_s/SUM</td>
</tr>
<tr>
<td>10.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 53.157%; route: 0.003, 0.560%; tC2Q: 0.252, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_13_s0/Q</td>
</tr>
<tr>
<td>9.745</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n560_s/I1</td>
</tr>
<tr>
<td>10.035</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n560_s/SUM</td>
</tr>
<tr>
<td>10.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 53.157%; route: 0.003, 0.560%; tC2Q: 0.252, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/cycle_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/cycle_2_s0/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_2_s0/Q</td>
</tr>
<tr>
<td>9.751</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n332_s4/I1</td>
</tr>
<tr>
<td>10.114</td>
<td>0.362</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n332_s4/F</td>
</tr>
<tr>
<td>10.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/cycle_2_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>memory_ctrl/vram/u_sdram/cycle_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.362, 58.077%; route: 0.009, 1.469%; tC2Q: 0.252, 40.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bus_addr_demux*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_addr_demux_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td>bus_addr_demux_13_s0/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_13_s0/Q</td>
</tr>
<tr>
<td>9.887</td>
<td>0.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>bus_addr_demux_13_s8/I1</td>
</tr>
<tr>
<td>10.181</td>
<td>0.294</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">bus_addr_demux_13_s8/F</td>
</tr>
<tr>
<td>10.184</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>n149_s0/I0</td>
</tr>
<tr>
<td>10.546</td>
<td>0.362</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">n149_s0/F</td>
</tr>
<tr>
<td>10.845</td>
<td>0.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td>bus_addr_demux_13_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[1][B]</td>
<td>bus_addr_demux_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.656, 48.408%; route: 0.448, 33.058%; tC2Q: 0.251, 18.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_addr_demux_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td>bus_addr_demux_13_s0/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_13_s0/Q</td>
</tr>
<tr>
<td>9.887</td>
<td>0.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][A]</td>
<td>bus_addr_demux_13_s8/I1</td>
</tr>
<tr>
<td>10.181</td>
<td>0.294</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C9[3][A]</td>
<td style=" background: #97FFFF;">bus_addr_demux_13_s8/F</td>
</tr>
<tr>
<td>10.184</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>n149_s0/I0</td>
</tr>
<tr>
<td>10.546</td>
<td>0.362</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">n149_s0/F</td>
</tr>
<tr>
<td>10.845</td>
<td>0.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td>bus_addr_demux_13_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[2][B]</td>
<td>bus_addr_demux_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.656, 48.408%; route: 0.448, 33.058%; tC2Q: 0.251, 18.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_addr_demux_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td>bus_addr_demux_7_s0/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_7_s0/Q</td>
</tr>
<tr>
<td>9.887</td>
<td>0.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>bus_addr_demux_7_s8/I1</td>
</tr>
<tr>
<td>10.181</td>
<td>0.294</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C11[0][A]</td>
<td style=" background: #97FFFF;">bus_addr_demux_7_s8/F</td>
</tr>
<tr>
<td>10.184</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td>n155_s0/I0</td>
</tr>
<tr>
<td>10.474</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">n155_s0/F</td>
</tr>
<tr>
<td>10.921</td>
<td>0.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td>bus_addr_demux_7_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C11[2][A]</td>
<td>bus_addr_demux_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.584, 40.781%; route: 0.596, 41.667%; tC2Q: 0.251, 17.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_addr_demux_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td>bus_addr_demux_7_s0/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_7_s0/Q</td>
</tr>
<tr>
<td>9.887</td>
<td>0.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>bus_addr_demux_7_s8/I1</td>
</tr>
<tr>
<td>10.181</td>
<td>0.294</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C11[0][A]</td>
<td style=" background: #97FFFF;">bus_addr_demux_7_s8/F</td>
</tr>
<tr>
<td>10.184</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td>n155_s0/I0</td>
</tr>
<tr>
<td>10.474</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">n155_s0/F</td>
</tr>
<tr>
<td>10.921</td>
<td>0.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td>bus_addr_demux_7_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C11[0][B]</td>
<td>bus_addr_demux_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.584, 40.781%; route: 0.596, 41.667%; tC2Q: 0.251, 17.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_addr_demux_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>bus_addr_demux_1_s1/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_1_s1/Q</td>
</tr>
<tr>
<td>9.887</td>
<td>0.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>bus_addr_demux_1_s8/I0</td>
</tr>
<tr>
<td>10.181</td>
<td>0.294</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">bus_addr_demux_1_s8/F</td>
</tr>
<tr>
<td>10.184</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>n161_s0/I0</td>
</tr>
<tr>
<td>10.639</td>
<td>0.455</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">n161_s0/F</td>
</tr>
<tr>
<td>10.938</td>
<td>0.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>bus_addr_demux_1_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>bus_addr_demux_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.749, 51.704%; route: 0.448, 30.947%; tC2Q: 0.251, 17.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_read_seq_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_read_seq_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[0][A]</td>
<td>memory_ctrl/enable_read_seq_1_s4/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C20[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_1_s4/Q</td>
</tr>
<tr>
<td>9.745</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[0][A]</td>
<td>memory_ctrl/n180_s13/I0</td>
</tr>
<tr>
<td>10.035</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C20[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n180_s13/F</td>
</tr>
<tr>
<td>10.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[0][A]</td>
<td>memory_ctrl/enable_read_seq_1_s4/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C20[0][A]</td>
<td>memory_ctrl/enable_read_seq_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 53.157%; route: 0.003, 0.560%; tC2Q: 0.252, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C21[1][A]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_1_s4/Q</td>
</tr>
<tr>
<td>9.747</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C21[1][A]</td>
<td>memory_ctrl/n222_s13/I1</td>
</tr>
<tr>
<td>10.037</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C21[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n222_s13/F</td>
</tr>
<tr>
<td>10.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C21[1][A]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C21[1][A]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 53.008%; route: 0.005, 0.838%; tC2Q: 0.252, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_write_seq_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_seq_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C21[2][A]</td>
<td>memory_ctrl/enable_write_seq_1_s4/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_1_s4/Q</td>
</tr>
<tr>
<td>9.745</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C21[2][A]</td>
<td>memory_ctrl/n201_s13/I1</td>
</tr>
<tr>
<td>10.108</td>
<td>0.362</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C21[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n201_s13/F</td>
</tr>
<tr>
<td>10.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C21[2][A]</td>
<td>memory_ctrl/enable_write_seq_1_s4/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C21[2][A]</td>
<td>memory_ctrl/enable_write_seq_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.362, 58.652%; route: 0.003, 0.494%; tC2Q: 0.252, 40.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C21[2][B]</td>
<td>memory_ctrl/enable_write_seq_0_s3/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C21[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_0_s3/Q</td>
</tr>
<tr>
<td>9.747</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C21[2][B]</td>
<td>memory_ctrl/n202_s12/I2</td>
</tr>
<tr>
<td>10.177</td>
<td>0.430</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C21[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n202_s12/F</td>
</tr>
<tr>
<td>10.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C21[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C21[2][B]</td>
<td>memory_ctrl/enable_write_seq_0_s3/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C21[2][B]</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.430, 62.583%; route: 0.005, 0.667%; tC2Q: 0.252, 36.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_read_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[0][B]</td>
<td>memory_ctrl/enable_read_seq_0_s3/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R4C20[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_0_s3/Q</td>
</tr>
<tr>
<td>9.900</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[2][A]</td>
<td>memory_ctrl/n180_s14/I1</td>
</tr>
<tr>
<td>10.190</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C20[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n180_s14/F</td>
</tr>
<tr>
<td>10.190</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C20[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C20[2][A]</td>
<td>memory_ctrl/enable_read_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C20[2][A]</td>
<td>memory_ctrl/enable_read_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 41.432%; route: 0.159, 22.672%; tC2Q: 0.251, 35.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/cycles_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/cycles_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>memory_ctrl/vram/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_2_s0/Q</td>
</tr>
<tr>
<td>9.748</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>memory_ctrl/vram/n118_s1/I2</td>
</tr>
<tr>
<td>10.038</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n118_s1/F</td>
</tr>
<tr>
<td>10.038</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>memory_ctrl/vram/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>memory_ctrl/vram/cycles_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 52.861%; route: 0.006, 1.114%; tC2Q: 0.252, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/busy_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/busy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>memory_ctrl/vram/busy_s1/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R8C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/busy_s1/Q</td>
</tr>
<tr>
<td>9.759</td>
<td>0.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>memory_ctrl/vram/n338_s3/I0</td>
</tr>
<tr>
<td>10.049</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n338_s3/F</td>
</tr>
<tr>
<td>10.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/busy_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>memory_ctrl/vram/busy_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>memory_ctrl/vram/busy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 51.850%; route: 0.017, 3.005%; tC2Q: 0.252, 45.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/cycles_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/cycles_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>memory_ctrl/vram/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C20[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_0_s0/Q</td>
</tr>
<tr>
<td>9.747</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>memory_ctrl/vram/n117_s5/I0</td>
</tr>
<tr>
<td>10.109</td>
<td>0.362</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n117_s5/F</td>
</tr>
<tr>
<td>10.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>memory_ctrl/vram/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>memory_ctrl/vram/cycles_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.362, 58.507%; route: 0.005, 0.740%; tC2Q: 0.252, 40.753%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.951</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/cycles_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/cycles_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][A]</td>
<td>memory_ctrl/vram/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C19[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_2_s0/Q</td>
</tr>
<tr>
<td>9.905</td>
<td>0.165</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td>memory_ctrl/vram/n119_s1/I0</td>
</tr>
<tr>
<td>10.195</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n119_s1/F</td>
</tr>
<tr>
<td>10.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td>memory_ctrl/vram/cycles_1_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C19[1][B]</td>
<td>memory_ctrl/vram/cycles_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 41.082%; route: 0.165, 23.326%; tC2Q: 0.251, 35.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/sdram_read_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/r_read_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[0][A]</td>
<td>memory_ctrl/sdram_read_s0/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C21[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/sdram_read_s0/Q</td>
</tr>
<tr>
<td>9.907</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][A]</td>
<td>memory_ctrl/vram/n358_s2/I1</td>
</tr>
<tr>
<td>10.197</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C21[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n358_s2/F</td>
</tr>
<tr>
<td>10.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/r_read_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][A]</td>
<td>memory_ctrl/vram/r_read_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C21[1][A]</td>
<td>memory_ctrl/vram/r_read_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 40.973%; route: 0.165, 23.352%; tC2Q: 0.252, 35.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s478</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C11[0][A]</td>
<td>cpu1/u0/A_i_14_s478/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C11[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s478/Q</td>
</tr>
<tr>
<td>9.899</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>10.287</td>
<td>0.387</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R25C11[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>11.032</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>n424_s7/I1</td>
</tr>
<tr>
<td>11.521</td>
<td>0.489</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">n424_s7/F</td>
</tr>
<tr>
<td>12.004</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td style=" font-weight:bold;">ppi_port_a_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>ppi_port_a_0_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[1][A]</td>
<td>ppi_port_a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.876, 34.855%; route: 1.385, 55.101%; tC2Q: 0.252, 10.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s478</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C11[0][A]</td>
<td>cpu1/u0/A_i_14_s478/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C11[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s478/Q</td>
</tr>
<tr>
<td>9.899</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>10.287</td>
<td>0.387</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R25C11[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>11.032</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>n424_s7/I1</td>
</tr>
<tr>
<td>11.521</td>
<td>0.489</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">n424_s7/F</td>
</tr>
<tr>
<td>12.004</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td style=" font-weight:bold;">ppi_port_a_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>ppi_port_a_1_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[1][B]</td>
<td>ppi_port_a_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.876, 34.855%; route: 1.385, 55.101%; tC2Q: 0.252, 10.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s478</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C11[0][A]</td>
<td>cpu1/u0/A_i_14_s478/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C11[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s478/Q</td>
</tr>
<tr>
<td>9.899</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>10.287</td>
<td>0.387</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R25C11[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>11.032</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>n424_s7/I1</td>
</tr>
<tr>
<td>11.521</td>
<td>0.489</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">n424_s7/F</td>
</tr>
<tr>
<td>12.004</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" font-weight:bold;">ppi_port_a_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>ppi_port_a_2_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>ppi_port_a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.876, 34.855%; route: 1.385, 55.101%; tC2Q: 0.252, 10.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s478</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C11[0][A]</td>
<td>cpu1/u0/A_i_14_s478/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C11[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s478/Q</td>
</tr>
<tr>
<td>9.899</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>10.287</td>
<td>0.387</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R25C11[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>11.032</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>n424_s7/I1</td>
</tr>
<tr>
<td>11.521</td>
<td>0.489</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">n424_s7/F</td>
</tr>
<tr>
<td>12.004</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" font-weight:bold;">ppi_port_a_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td>ppi_port_a_3_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[2][B]</td>
<td>ppi_port_a_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.876, 34.855%; route: 1.385, 55.101%; tC2Q: 0.252, 10.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s478</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C11[0][A]</td>
<td>cpu1/u0/A_i_14_s478/CLK</td>
</tr>
<tr>
<td>9.742</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C11[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s478/Q</td>
</tr>
<tr>
<td>9.899</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[3][B]</td>
<td>cpu1/u0/A_i_3_s10/I2</td>
</tr>
<tr>
<td>10.287</td>
<td>0.387</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R25C11[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>11.032</td>
<td>0.745</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[2][A]</td>
<td>n424_s7/I1</td>
</tr>
<tr>
<td>11.521</td>
<td>0.489</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C15[2][A]</td>
<td style=" background: #97FFFF;">n424_s7/F</td>
</tr>
<tr>
<td>12.038</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td style=" font-weight:bold;">ppi_port_a_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>ppi_port_a_4_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C13[0][A]</td>
<td>ppi_port_a_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.876, 34.389%; route: 1.419, 55.701%; tC2Q: 0.252, 9.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.924</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/CLK</td>
</tr>
<tr>
<td>2.177</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/Q</td>
</tr>
<tr>
<td>3.077</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>cpu_din_3_s4/I1</td>
</tr>
<tr>
<td>3.440</td>
<td>0.362</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s4/F</td>
</tr>
<tr>
<td>3.444</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td>cpu_din_3_s1/I0</td>
</tr>
<tr>
<td>3.738</td>
<td>0.294</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>4.421</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[1][A]</td>
<td>cpu_din_3_s0/I0</td>
</tr>
<tr>
<td>4.711</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s0/F</td>
</tr>
<tr>
<td>4.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.646</td>
<td>0.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[1][A]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>-13.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td>-13.597</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C13[1][A]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.681</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.946, 33.953%; route: 1.588, 56.986%; tC2Q: 0.252, 9.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.924</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/CLK</td>
</tr>
<tr>
<td>2.177</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/Q</td>
</tr>
<tr>
<td>3.096</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td>cpu_din_2_s5/I1</td>
</tr>
<tr>
<td>3.459</td>
<td>0.362</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s5/F</td>
</tr>
<tr>
<td>3.463</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[3][B]</td>
<td>cpu_din_2_s1/I2</td>
</tr>
<tr>
<td>3.850</td>
<td>0.387</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C10[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s1/F</td>
</tr>
<tr>
<td>4.739</td>
<td>0.888</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C13[1][B]</td>
<td>cpu_din_2_s0/I0</td>
</tr>
<tr>
<td>5.029</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C13[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s0/F</td>
</tr>
<tr>
<td>5.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[1][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.646</td>
<td>0.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C13[1][B]</td>
<td>cpu1/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>-13.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td>-13.597</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C13[1][B]</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.681</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.040, 33.503%; route: 1.812, 58.363%; tC2Q: 0.252, 8.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.924</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/CLK</td>
</tr>
<tr>
<td>2.177</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/Q</td>
</tr>
<tr>
<td>3.077</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>cpu_din_0_s7/I0</td>
</tr>
<tr>
<td>3.367</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s7/F</td>
</tr>
<tr>
<td>3.371</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>cpu_din_0_s2/I1</td>
</tr>
<tr>
<td>3.665</td>
<td>0.294</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s2/F</td>
</tr>
<tr>
<td>4.724</td>
<td>1.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C13[2][A]</td>
<td>cpu_din_0_s0/I3</td>
</tr>
<tr>
<td>5.086</td>
<td>0.362</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C13[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s0/F</td>
</tr>
<tr>
<td>5.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.646</td>
<td>0.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C13[2][A]</td>
<td>cpu1/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>-13.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td>-13.597</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C13[2][A]</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.681</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.946, 29.928%; route: 1.963, 62.086%; tC2Q: 0.252, 7.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.924</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/CLK</td>
</tr>
<tr>
<td>2.177</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/Q</td>
</tr>
<tr>
<td>3.249</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>cpu_din_5_s6/I0</td>
</tr>
<tr>
<td>3.679</td>
<td>0.430</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s6/F</td>
</tr>
<tr>
<td>3.683</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>cpu_din_5_s1/I1</td>
</tr>
<tr>
<td>3.977</td>
<td>0.294</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s1/F</td>
</tr>
<tr>
<td>4.866</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td>cpu_din_5_s0/I0</td>
</tr>
<tr>
<td>5.156</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s0/F</td>
</tr>
<tr>
<td>5.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.646</td>
<td>0.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[1][A]</td>
<td>cpu1/DI_Reg_5_s0/CLK</td>
</tr>
<tr>
<td>-13.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td>-13.597</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C13[1][A]</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.681</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.014, 31.372%; route: 1.965, 60.814%; tC2Q: 0.252, 7.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>19.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2522</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.924</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/CLK</td>
</tr>
<tr>
<td>2.177</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/Q</td>
</tr>
<tr>
<td>3.268</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>cpu_din_4_s5/I0</td>
</tr>
<tr>
<td>3.698</td>
<td>0.430</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s5/F</td>
</tr>
<tr>
<td>3.702</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>cpu_din_4_s1/I1</td>
</tr>
<tr>
<td>3.996</td>
<td>0.294</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>5.017</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td>cpu_din_4_s0/I0</td>
</tr>
<tr>
<td>5.447</td>
<td>0.430</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s0/F</td>
</tr>
<tr>
<td>5.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.646</td>
<td>0.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td>cpu1/DI_Reg_4_s0/CLK</td>
</tr>
<tr>
<td>-13.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td>-13.597</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C12[2][A]</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.681</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 43.879%; route: 1.080, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.154, 32.750%; route: 2.117, 60.083%; tC2Q: 0.252, 7.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[13]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s472</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td>cpu1/u0/A_i_14_s472/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C9[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s472/Q</td>
</tr>
<tr>
<td>9.900</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][B]</td>
<td>cpu1/u0/A_i_5_s7/I0</td>
</tr>
<tr>
<td>10.288</td>
<td>0.387</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R14C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s7/F</td>
</tr>
<tr>
<td>10.607</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_1_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>bios1/mem_r_mem_r_1_1_s/CLK</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>bios1/mem_r_mem_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.387, 34.678%; route: 0.479, 42.837%; tC2Q: 0.251, 22.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s475</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>cpu1/u0/A_i_14_s475/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C9[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s475/Q</td>
</tr>
<tr>
<td>9.895</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>cpu1/u0/A_i_4_s7/I0</td>
</tr>
<tr>
<td>10.325</td>
<td>0.430</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s7/F</td>
</tr>
<tr>
<td>10.693</td>
<td>0.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_1_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>bios1/mem_r_mem_r_1_1_s/CLK</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[1]</td>
<td>bios1/mem_r_mem_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.430, 35.732%; route: 0.522, 43.390%; tC2Q: 0.251, 20.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s469</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[2][A]</td>
<td>cpu1/u0/A_i_14_s469/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C12[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s469/Q</td>
</tr>
<tr>
<td>9.900</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[3][B]</td>
<td>cpu1/u0/A_i_6_s7/I0</td>
</tr>
<tr>
<td>10.380</td>
<td>0.480</td>
<td>tINS</td>
<td>FR</td>
<td>43</td>
<td>R30C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_6_s7/F</td>
</tr>
<tr>
<td>10.701</td>
<td>0.321</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_7_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.480, 39.624%; route: 0.480, 39.635%; tC2Q: 0.251, 20.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s469</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[2][A]</td>
<td>cpu1/u0/A_i_14_s469/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C12[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s469/Q</td>
</tr>
<tr>
<td>9.900</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[3][B]</td>
<td>cpu1/u0/A_i_6_s7/I0</td>
</tr>
<tr>
<td>10.330</td>
<td>0.430</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R30C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_6_s7/F</td>
</tr>
<tr>
<td>10.703</td>
<td>0.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_5_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>bios1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.430, 35.445%; route: 0.532, 43.845%; tC2Q: 0.251, 20.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s469</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[2][A]</td>
<td>cpu1/u0/A_i_14_s469/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C12[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s469/Q</td>
</tr>
<tr>
<td>9.900</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[3][B]</td>
<td>cpu1/u0/A_i_6_s7/I0</td>
</tr>
<tr>
<td>10.380</td>
<td>0.480</td>
<td>tINS</td>
<td>FR</td>
<td>43</td>
<td>R30C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_6_s7/F</td>
</tr>
<tr>
<td>10.740</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_3_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_1_3_s/CLK</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.480, 38.396%; route: 0.519, 41.507%; tC2Q: 0.251, 20.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.701</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s469</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[2][A]</td>
<td>cpu1/u0/A_i_14_s469/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C12[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s469/Q</td>
</tr>
<tr>
<td>9.900</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[3][B]</td>
<td>cpu1/u0/A_i_6_s7/I0</td>
</tr>
<tr>
<td>10.380</td>
<td>0.480</td>
<td>tINS</td>
<td>FR</td>
<td>43</td>
<td>R30C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_6_s7/F</td>
</tr>
<tr>
<td>11.079</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_1_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>subrom1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>subrom1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.480, 30.204%; route: 0.858, 53.987%; tC2Q: 0.251, 15.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s475</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>cpu1/u0/A_i_14_s475/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C9[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s475/Q</td>
</tr>
<tr>
<td>9.895</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>cpu1/u0/A_i_4_s7/I0</td>
</tr>
<tr>
<td>10.375</td>
<td>0.480</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s7/F</td>
</tr>
<tr>
<td>11.105</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_6_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>subrom1/mem_r_mem_r_0_6_s/CLK</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>subrom1/mem_r_mem_r_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.480, 29.722%; route: 0.884, 54.720%; tC2Q: 0.251, 15.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s469</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[2][A]</td>
<td>cpu1/u0/A_i_14_s469/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C12[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s469/Q</td>
</tr>
<tr>
<td>9.900</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[3][B]</td>
<td>cpu1/u0/A_i_6_s7/I0</td>
</tr>
<tr>
<td>10.380</td>
<td>0.480</td>
<td>tINS</td>
<td>FR</td>
<td>43</td>
<td>R30C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_6_s7/F</td>
</tr>
<tr>
<td>11.107</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_2_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>subrom1/mem_r_mem_r_0_2_s/CLK</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>subrom1/mem_r_mem_r_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.480, 29.673%; route: 0.886, 54.795%; tC2Q: 0.251, 15.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s469</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[2][A]</td>
<td>cpu1/u0/A_i_14_s469/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C12[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s469/Q</td>
</tr>
<tr>
<td>9.900</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[3][B]</td>
<td>cpu1/u0/A_i_6_s7/I0</td>
</tr>
<tr>
<td>10.380</td>
<td>0.480</td>
<td>tINS</td>
<td>FR</td>
<td>43</td>
<td>R30C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_6_s7/F</td>
</tr>
<tr>
<td>11.113</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>subrom1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.480, 29.570%; route: 0.892, 54.952%; tC2Q: 0.251, 15.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s466</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C10[2][A]</td>
<td>cpu1/u0/A_i_14_s466/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R31C10[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s466/Q</td>
</tr>
<tr>
<td>9.893</td>
<td>0.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][A]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>10.281</td>
<td>0.387</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R31C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>11.145</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_1_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>subrom1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>subrom1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.387, 23.405%; route: 1.017, 61.419%; tC2Q: 0.251, 15.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[15]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s469</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[2][A]</td>
<td>cpu1/u0/A_i_14_s469/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C12[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s469/Q</td>
</tr>
<tr>
<td>9.900</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C12[3][B]</td>
<td>cpu1/u0/A_i_6_s7/I0</td>
</tr>
<tr>
<td>10.380</td>
<td>0.480</td>
<td>tINS</td>
<td>FR</td>
<td>43</td>
<td>R30C12[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_6_s7/F</td>
</tr>
<tr>
<td>10.926</td>
<td>0.547</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_1_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>logo1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>logo1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.480, 33.410%; route: 0.705, 49.103%; tC2Q: 0.251, 17.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s472</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[2][B]</td>
<td>cpu1/u0/A_i_14_s472/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C9[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s472/Q</td>
</tr>
<tr>
<td>9.900</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[3][B]</td>
<td>cpu1/u0/A_i_5_s7/I0</td>
</tr>
<tr>
<td>10.288</td>
<td>0.387</td>
<td>tINS</td>
<td>FR</td>
<td>49</td>
<td>R14C9[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_5_s7/F</td>
</tr>
<tr>
<td>10.986</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_3_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>logo1/mem_r_mem_r_0_3_s/CLK</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>logo1/mem_r_mem_r_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.387, 25.899%; route: 0.857, 57.308%; tC2Q: 0.251, 16.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s475</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>cpu1/u0/A_i_14_s475/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C9[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s475/Q</td>
</tr>
<tr>
<td>9.895</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][B]</td>
<td>cpu1/u0/A_i_4_s7/I0</td>
</tr>
<tr>
<td>10.375</td>
<td>0.480</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R12C9[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_4_s7/F</td>
</tr>
<tr>
<td>11.075</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_3_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>logo1/mem_r_mem_r_0_3_s/CLK</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>logo1/mem_r_mem_r_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.480, 30.268%; route: 0.855, 53.889%; tC2Q: 0.251, 15.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s484</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C10[0][A]</td>
<td>cpu1/u0/A_i_14_s484/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s484/Q</td>
</tr>
<tr>
<td>9.897</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[2][B]</td>
<td>cpu1/u0/A_i_1_s10/I2</td>
</tr>
<tr>
<td>10.386</td>
<td>0.489</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R30C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s10/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_1_s/AD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>logo1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>logo1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.489, 29.914%; route: 0.894, 54.708%; tC2Q: 0.251, 15.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s466</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C10[2][A]</td>
<td>cpu1/u0/A_i_14_s466/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R31C10[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s466/Q</td>
</tr>
<tr>
<td>9.893</td>
<td>0.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][A]</td>
<td>cpu1/u0/A_i_7_s10/I2</td>
</tr>
<tr>
<td>10.281</td>
<td>0.387</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R31C10[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>11.162</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_1_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>logo1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>logo1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.387, 23.165%; route: 1.034, 61.815%; tC2Q: 0.251, 15.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[16]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s484</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C10[0][A]</td>
<td>cpu1/u0/A_i_14_s484/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s484/Q</td>
</tr>
<tr>
<td>9.897</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[2][B]</td>
<td>cpu1/u0/A_i_1_s10/I2</td>
</tr>
<tr>
<td>10.386</td>
<td>0.489</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R30C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s10/F</td>
</tr>
<tr>
<td>11.316</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>n850_s1/I0</td>
</tr>
<tr>
<td>11.609</td>
<td>0.294</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">n850_s1/F</td>
</tr>
<tr>
<td>11.773</td>
<td>0.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td style=" font-weight:bold;">mapper_reg1_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>mapper_reg1_6_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[2][A]</td>
<td>mapper_reg1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.783, 34.266%; route: 1.250, 54.732%; tC2Q: 0.251, 11.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s484</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C10[0][A]</td>
<td>cpu1/u0/A_i_14_s484/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s484/Q</td>
</tr>
<tr>
<td>9.897</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[2][B]</td>
<td>cpu1/u0/A_i_1_s10/I2</td>
</tr>
<tr>
<td>10.386</td>
<td>0.489</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R30C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s10/F</td>
</tr>
<tr>
<td>11.316</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>n850_s1/I0</td>
</tr>
<tr>
<td>11.609</td>
<td>0.294</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">n850_s1/F</td>
</tr>
<tr>
<td>11.929</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>mapper_reg1_4_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>mapper_reg1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.783, 32.071%; route: 1.406, 57.631%; tC2Q: 0.251, 10.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s484</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C10[0][A]</td>
<td>cpu1/u0/A_i_14_s484/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s484/Q</td>
</tr>
<tr>
<td>9.897</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[2][B]</td>
<td>cpu1/u0/A_i_1_s10/I2</td>
</tr>
<tr>
<td>10.386</td>
<td>0.489</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R30C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s10/F</td>
</tr>
<tr>
<td>11.316</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>n850_s1/I0</td>
</tr>
<tr>
<td>11.609</td>
<td>0.294</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">n850_s1/F</td>
</tr>
<tr>
<td>11.940</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>mapper_reg1_0_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>mapper_reg1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.783, 31.937%; route: 1.416, 57.808%; tC2Q: 0.251, 10.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s484</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C10[0][A]</td>
<td>cpu1/u0/A_i_14_s484/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s484/Q</td>
</tr>
<tr>
<td>9.897</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[2][B]</td>
<td>cpu1/u0/A_i_1_s10/I2</td>
</tr>
<tr>
<td>10.386</td>
<td>0.489</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R30C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s10/F</td>
</tr>
<tr>
<td>11.316</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>n850_s1/I0</td>
</tr>
<tr>
<td>11.609</td>
<td>0.294</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">n850_s1/F</td>
</tr>
<tr>
<td>11.940</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td style=" font-weight:bold;">mapper_reg1_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td>mapper_reg1_5_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C19[0][B]</td>
<td>mapper_reg1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.783, 31.937%; route: 1.416, 57.808%; tC2Q: 0.251, 10.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s484</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C10[0][A]</td>
<td>cpu1/u0/A_i_14_s484/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C10[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s484/Q</td>
</tr>
<tr>
<td>9.897</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[2][B]</td>
<td>cpu1/u0/A_i_1_s10/I2</td>
</tr>
<tr>
<td>10.386</td>
<td>0.489</td>
<td>tINS</td>
<td>FR</td>
<td>68</td>
<td>R30C10[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s10/F</td>
</tr>
<tr>
<td>11.316</td>
<td>0.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>n850_s1/I0</td>
</tr>
<tr>
<td>11.609</td>
<td>0.294</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">n850_s1/F</td>
</tr>
<tr>
<td>11.940</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>mapper_reg1_7_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>mapper_reg1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.783, 31.937%; route: 1.416, 57.808%; tC2Q: 0.251, 10.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[17]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][B]</td>
<td>memory_ctrl/vram/data_2_s0/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C20[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_2_s0/Q</td>
</tr>
<tr>
<td>9.887</td>
<td>0.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[2][A]</td>
<td>memory_ctrl/vram/sdram_dout16_2_s/I1</td>
</tr>
<tr>
<td>10.181</td>
<td>0.294</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C20[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_2_s/F</td>
</tr>
<tr>
<td>10.184</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[2][B]</td>
<td>memory_ctrl/n90_s0/I0</td>
</tr>
<tr>
<td>10.546</td>
<td>0.362</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C20[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n90_s0/F</td>
</tr>
<tr>
<td>10.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_2_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C20[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.656, 62.093%; route: 0.149, 14.135%; tC2Q: 0.251, 23.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[2][A]</td>
<td>memory_ctrl/vram/data_1_s0/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C20[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_1_s0/Q</td>
</tr>
<tr>
<td>9.887</td>
<td>0.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[1][A]</td>
<td>memory_ctrl/vram/sdram_dout16_1_s/I1</td>
</tr>
<tr>
<td>10.317</td>
<td>0.430</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C20[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_1_s/F</td>
</tr>
<tr>
<td>10.326</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td>memory_ctrl/n91_s0/I0</td>
</tr>
<tr>
<td>10.616</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n91_s0/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][B]</td>
<td>memory_ctrl/mapper_dout_ff_1_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C20[0][B]</td>
<td>memory_ctrl/mapper_dout_ff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.720, 63.930%; route: 0.155, 13.761%; tC2Q: 0.251, 22.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[2][B]</td>
<td>memory_ctrl/vram/data_0_s0/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C20[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_0_s0/Q</td>
</tr>
<tr>
<td>9.887</td>
<td>0.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[3][A]</td>
<td>memory_ctrl/vram/sdram_dout16_0_s/I1</td>
</tr>
<tr>
<td>10.250</td>
<td>0.362</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C20[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_0_s/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>memory_ctrl/n92_s0/I0</td>
</tr>
<tr>
<td>10.621</td>
<td>0.362</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n92_s0/F</td>
</tr>
<tr>
<td>10.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>memory_ctrl/mapper_dout_ff_0_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>memory_ctrl/mapper_dout_ff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.725, 64.089%; route: 0.155, 13.700%; tC2Q: 0.251, 22.210%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>memory_ctrl/vram/data_3_s0/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_3_s0/Q</td>
</tr>
<tr>
<td>9.893</td>
<td>0.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[3][A]</td>
<td>memory_ctrl/vram/sdram_dout16_3_s/I1</td>
</tr>
<tr>
<td>10.323</td>
<td>0.430</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C21[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_3_s/F</td>
</tr>
<tr>
<td>10.480</td>
<td>0.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>memory_ctrl/n89_s0/I0</td>
</tr>
<tr>
<td>10.770</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n89_s0/F</td>
</tr>
<tr>
<td>10.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>memory_ctrl/mapper_dout_ff_3_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>memory_ctrl/mapper_dout_ff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.720, 56.221%; route: 0.309, 24.160%; tC2Q: 0.251, 19.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.490</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22[1][B]</td>
<td>memory_ctrl/vram/data_6_s0/CLK</td>
</tr>
<tr>
<td>9.741</td>
<td>0.251</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C22[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_6_s0/Q</td>
</tr>
<tr>
<td>9.887</td>
<td>0.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22[2][B]</td>
<td>memory_ctrl/vram/sdram_dout16_6_s/I1</td>
</tr>
<tr>
<td>10.177</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C22[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_6_s/F</td>
</tr>
<tr>
<td>10.334</td>
<td>0.157</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>memory_ctrl/n86_s0/I0</td>
</tr>
<tr>
<td>10.789</td>
<td>0.455</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n86_s0/F</td>
</tr>
<tr>
<td>10.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1432</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>memory_ctrl/mapper_dout_ff_6_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>memory_ctrl/mapper_dout_ff_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.745, 57.329%; route: 0.303, 23.336%; tC2Q: 0.251, 19.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>


<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bus_addr_demux*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[13]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[15]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[16]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[17]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>


<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bus_addr_demux*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[13]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[15]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[16]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[17]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>


<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_reset -period 277.778 -waveform {0 138.889} [get_nets {bus_reset_n}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_audio -period 277.778 -waveform {0 138.889} [get_nets {vdp4/clk_audio}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_VideoDLClk -period 37.037 -waveform {0 18.518} [get_nets {VideoDLClk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_3m6 -period 277.778 -waveform {0 138.889} [get_nets {bus_clk_3m6}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_27m -period 37.037 -waveform {0 18.518} [get_ports {ex_clk_27m}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>    create_clock -name clock_env_reset -period 277.778 -waveform {0 138.889} [get_nets {psg1/env_reset}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clock_108m -source [get_ports {ex_clk_27m}] -master_clock clock_27m -multiply_by 4 [get_nets {clk_108m}] -add</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bus_addr_demux*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bus_addr_demux*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {psg1/?*?/?*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/?*?/?*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/SccCh/wavemem/?*?/?*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {scc1/?*?/?*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_108m}] -to [get_pins {rtc1/?*?/?*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_108m}] -to [get_pins {rtc1/u_mem/?*?/?*}]</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -setup -max_paths 200 -max_common_paths 1</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
