// Seed: 823273972
module module_0 ();
  wire id_1, id_2;
  wire id_3[(  -1 'b0 ) : 1 'b0];
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    output wand id_2,
    output wand id_3,
    input wor id_4,
    input supply0 id_5,
    output uwire id_6
    , id_14,
    output tri0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    output tri1 id_10,
    input wand id_11,
    input tri0 id_12
);
  genvar id_15;
  module_0 modCall_1 ();
endmodule
