
**** 06/09/16 01:13:39 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "SCHEMATIC1-mrl_nand"  [ C:\Users\Vijay\Google Drive\PSpice\FYP\MRL\xor_nand\mrl_nand_xor-pspicefiles\schematic1\mrl_nan


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "mrl_nand.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
.LIB "../../../mrl_nand_xor-pspicefiles/vteam.lib" 
.LIB "../../../mrl_nand_xor-pspicefiles/mrl_nand_xor.lib" 
* From [PSPICE NETLIST] section of C:\Users\Vijay\Documents\PSpice\cdssetup\OrCAD_PSpice/16.6.0/PSpice.ini file:
.lib "nomd.lib" 

*Analysis directives: 
.TRAN  0 240 0 10m 
.OPTIONS ADVCONV
.PROBE64 V(*) I(*) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\SCHEMATIC1.net" 



**** INCLUDING SCHEMATIC1.net ****
* source MRL_NAND_XOR
V_V_in2         VIN2 0   PWL   
+ FILE "C:\Users\Vijay\Google Drive\PSpice\FYP\MRL\xor_nand\v2.txt" 
V_Vdd         VDD 0 5Vdc
V_V_in1         VIN1 0   PWL   
+ FILE "C:\Users\Vijay\Google Drive\PSpice\FYP\MRL\xor_nand\v1.txt" 
M_T8         INT1 N32194 0 0 Mbreakn           
M_T6         VOUT N32120 0 0 Mbreakn           
M_T2         INT2 N31968 VDD VDD Mbreakp           
M_T7         INT1 N32194 VDD VDD Mbreakp           
M_T1         INT2 N31968 0 0 Mbreakn           
M_T3         INT3 N32032 VDD VDD Mbreakp           
M_T5         VOUT N32120 VDD VDD Mbreakp           
M_T4         INT3 N32032 0 0 Mbreakn           
X_M1         VIN1 N32194 VTEAM PARAMS:  INITIAL_X=0.75 X_OFF=1 X_ON=0 V_ON=-0.8
+  V_OFF=0.8 K_ON=-0.036363636 K_OFF=0.036363636 ALPHA_ON=0.1 ALPHA_OFF=0.1
+  R_OFF=50000 R_ON=500 LAMDA=4.60517 OMEGA=25E-3 A_ON=0.05 A_OFF=0.95
X_M2         VIN2 N32194 VTEAM PARAMS:  INITIAL_X=0.75 X_OFF=1 X_ON=0 V_ON=-0.8
+  V_OFF=0.8 K_ON=-0.036363636 K_OFF=0.036363636 ALPHA_ON=0.1 ALPHA_OFF=0.1
+  R_OFF=50000 R_ON=500 LAMDA=4.60517 OMEGA=25E-3 A_ON=0.05 A_OFF=0.95
X_M3         VIN1 N31968 VTEAM PARAMS:  INITIAL_X=0.75 X_OFF=1 X_ON=0 V_ON=-0.8
+  V_OFF=0.8 K_ON=-0.036363636 K_OFF=0.036363636 ALPHA_ON=0.1 ALPHA_OFF=0.1
+  R_OFF=50000 R_ON=500 LAMDA=4.60517 OMEGA=25E-3 A_ON=0.05 A_OFF=0.95
X_M4         INT1 N31968 VTEAM PARAMS:  INITIAL_X=0.75 X_OFF=1 X_ON=0 V_ON=-0.8
+  V_OFF=0.8 K_ON=-0.036363636 K_OFF=0.036363636 ALPHA_ON=0.1 ALPHA_OFF=0.1
+  R_OFF=50000 R_ON=500 LAMDA=4.60517 OMEGA=25E-3 A_ON=0.05 A_OFF=0.95
X_M5         INT1 N32032 VTEAM PARAMS:  INITIAL_X=0.75 X_OFF=1 X_ON=0 V_ON=-0.8
+  V_OFF=0.8 K_ON=-0.036363636 K_OFF=0.036363636 ALPHA_ON=0.1 ALPHA_OFF=0.1
+  R_OFF=50000 R_ON=500 LAMDA=4.60517 OMEGA=25E-3 A_ON=0.05 A_OFF=0.95
X_M6         VIN2 N32032 VTEAM PARAMS:  INITIAL_X=0.75 X_OFF=1 X_ON=0 V_ON=-0.8
+  V_OFF=0.8 K_ON=-0.036363636 K_OFF=0.036363636 ALPHA_ON=0.1 ALPHA_OFF=0.1
+  R_OFF=50000 R_ON=500 LAMDA=4.60517 OMEGA=25E-3 A_ON=0.05 A_OFF=0.95
X_M7         INT3 N32120 VTEAM PARAMS:  INITIAL_X=0.75 X_OFF=1 X_ON=0 V_ON=-0.8
+  V_OFF=0.8 K_ON=-0.036363636 K_OFF=0.036363636 ALPHA_ON=0.1 ALPHA_OFF=0.1
+  R_OFF=50000 R_ON=500 LAMDA=4.60517 OMEGA=25E-3 A_ON=0.05 A_OFF=0.95
X_M8         INT2 N32120 VTEAM PARAMS:  INITIAL_X=0.75 X_OFF=1 X_ON=0 V_ON=-0.8
+  V_OFF=0.8 K_ON=-0.036363636 K_OFF=0.036363636 ALPHA_ON=0.1 ALPHA_OFF=0.1
+  R_OFF=50000 R_ON=500 LAMDA=4.60517 OMEGA=25E-3 A_ON=0.05 A_OFF=0.95
X_XOR         N41186 N41196 N41206 $G_DPWR $G_DGND XOR
X_Vin1         VIN1 0 N41186 $G_DPWR $G_DGND XOR
X_Vin2         VIN2 0 N41196 $G_DPWR $G_DGND XOR

**** RESUMING mrl_nand.cir ****
.END


**** Generated AtoD and DtoA Interfaces ****

*
* Analog/Digital interface for node 0
*
* Moving X_Vin2.U1:IN2 from analog node 0 to new digital node 0$AtoD
X$0_AtoD1
+ 0
+ 0$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoDdefault
+       PARAMS: CAPACITANCE=   0     
* Moving X_Vin1.U1:IN2 from analog node 0 to new digital node 0$AtoD2
X$0_AtoD2
+ 0
+ 0$AtoD2
+ $G_DPWR
+ $G_DGND
+ AtoDdefault
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node VIN2
*
* Moving X_Vin2.U1:IN1 from analog node VIN2 to new digital node VIN2$AtoD
X$VIN2_AtoD1
+ VIN2
+ VIN2$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoDdefault
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node VIN1
*
* Moving X_Vin1.U1:IN1 from analog node VIN1 to new digital node VIN1$AtoD
X$VIN1_AtoD1
+ VIN1
+ VIN1$AtoD
+ $G_DPWR
+ $G_DGND
+ AtoDdefault
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface power supply subcircuits
*
X$DIGIFPWR 0 DIGIFPWR


**** 06/09/16 01:13:39 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "SCHEMATIC1-mrl_nand"  [ C:\Users\Vijay\Google Drive\PSpice\FYP\MRL\xor_nand\mrl_nand_xor-pspicefiles\schematic1\mrl_nan


 ****     Diode MODEL PARAMETERS


******************************************************************************




               Dbreak          
          IS   10.000000E-15 
           N  100.000000E-06 
          RS  100.000000E-06 
         CJO  100.000000E-15 


**** 06/09/16 01:13:39 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "SCHEMATIC1-mrl_nand"  [ C:\Users\Vijay\Google Drive\PSpice\FYP\MRL\xor_nand\mrl_nand_xor-pspicefiles\schematic1\mrl_nan


 ****     MOSFET MODEL PARAMETERS


******************************************************************************




               Mbreakn         Mbreakp         
               NMOS            PMOS            
       LEVEL    1               1            
           L  250.000000E-09  250.000000E-09 
           W    2.500000E-06    6.300000E-06 
         VTO    1.5            -1.5          
          KP   50.000000E-06   20.000000E-06 
       GAMMA    0               0            
         PHI     .6              .6          
      LAMBDA    0               0            
          IS   10.000000E-15   10.000000E-15 
          JS    0               0            
          PB     .8              .8          
        PBSW     .8              .8          
          CJ    0               0            
        CJSW    0               0            
        CGSO    0               0            
        CGDO    0               0            
        CGBO    0               0            
         TOX    0               0            
          XJ    0               0            
       UCRIT   10.000000E+03   10.000000E+03 
      DIOMOD    1               1            
         VFB    0               0            
        LETA    0               0            
        WETA    0               0            
          U0    0               0            
        TEMP    0               0            
         VDD    5               5            
       XPART    0               0            


**** 06/09/16 01:13:39 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "SCHEMATIC1-mrl_nand"  [ C:\Users\Vijay\Google Drive\PSpice\FYP\MRL\xor_nand\mrl_nand_xor-pspicefiles\schematic1\mrl_nan


 ****     Digital Output MODEL PARAMETERS


******************************************************************************




               DO74            
    TIMESTEP  100.000000E-12 
      S0NAME X               
       S0VHI    2            
       S0VLO     .8          
      S1NAME 0               
       S1VHI     .8          
       S1VLO   -1.5          
      S2NAME R               
       S2VHI    1.4          
       S2VLO     .8          
      S3NAME R               
       S3VHI    2            
       S3VLO    1.3          
      S4NAME X               
       S4VHI    2            
       S4VLO     .8          
      S5NAME 1               
       S5VHI    7            
       S5VLO    2            
      S6NAME F               
       S6VHI    2            
       S6VLO    1.3          
      S7NAME F               
       S7VHI    1.4          
       S7VLO     .8          


**** 06/09/16 01:13:39 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "SCHEMATIC1-mrl_nand"  [ C:\Users\Vijay\Google Drive\PSpice\FYP\MRL\xor_nand\mrl_nand_xor-pspicefiles\schematic1\mrl_nan


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D_PLD_GATE      
      TPLHMN    0            
      TPLHTY    0            
      TPLHMX    0            
      TPHLMN    0            
      TPHLTY    0            
      TPHLMX    0            


**** 06/09/16 01:13:39 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "SCHEMATIC1-mrl_nand"  [ C:\Users\Vijay\Google Drive\PSpice\FYP\MRL\xor_nand\mrl_nand_xor-pspicefiles\schematic1\mrl_nan


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_PLD          IO_DFT          
       AtoD1                 AtoD_STD        
       AtoD2                 AtoD_STD_NX     
       AtoD3                 AtoD_STD        
       AtoD4                 AtoD_STD_NX     
       DtoA1                 DtoA_STD        
       DtoA2                 DtoA_STD        
       DtoA3                 DtoA_STD        
       DtoA4                 DtoA_STD        
       TPWRT  100.000000E+03  100.000000E+03 


**** 06/09/16 01:13:39 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "SCHEMATIC1-mrl_nand"  [ C:\Users\Vijay\Google Drive\PSpice\FYP\MRL\xor_nand\mrl_nand_xor-pspicefiles\schematic1\mrl_nan


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(  VDD)    5.0000  ( INT1)    4.6720  ( INT2)    4.6498  ( INT3)    4.6498      

( VIN1)    0.0000  ( VIN2)    0.0000  ( VOUT) 3.181E-09  (N31968)    2.3357     

(N32032)    2.3357 (N32120)    4.6498 (N32194)    0.0000 ($G_DGND)    0.0000    

($G_DPWR)    5.0000                   (X_M1.p1)    0.0000                       

(X_M1.p2)    1.0000                   (X_M2.p1)    0.0000                       

(X_M2.p2)    1.0000                   (X_M3.p1)    0.0000                       

(X_M3.p2)    1.0000                   (X_M4.p1)    0.0000                       

(X_M4.p2)    1.0000                   (X_M5.p1)    0.0000                       

(X_M5.p2)    1.0000                   (X_M6.p1)    0.0000                       

(X_M6.p2)    1.0000                   (X_M7.p1)    0.0000                       

(X_M7.p2)    1.0000                   (X_M8.p1)    0.0000                       

(X_M8.p2)    1.0000                   (X_M1.state)     .3000                    

(X_M2.state)     .3000                (X_M3.state)     .2999                    

(X_M4.state)     .3001                (X_M5.state)     .3001                    

(X_M6.state)     .2999                (X_M7.state)     .3000                    

(X_M8.state)     .3000                



 DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE  DGTL NODE : STATE


(VIN2$AtoD) : 0    (  N41196) : 0     (  0$AtoD) : 0     (  N41186) : 0         

(  N41206) : 0     ( 0$AtoD2) : 0     (VIN1$AtoD) : 0    




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_V_in2      2.758E-04
    V_Vdd       -9.008E-04
    V_V_in1      2.758E-04
    X_M1.Vxon    3.100E-13
    X_M1.Vxoff  -7.100E-13
    X_M2.Vxon    3.100E-13
    X_M2.Vxoff  -7.100E-13
    X_M3.Vxon    3.099E-13
    X_M3.Vxoff  -7.101E-13
    X_M4.Vxon    3.101E-13
    X_M4.Vxoff  -7.099E-13
    X_M5.Vxon    3.101E-13
    X_M5.Vxoff  -7.099E-13
    X_M6.Vxon    3.099E-13
    X_M6.Vxoff  -7.101E-13
    X_M7.Vxon    3.100E-13
    X_M7.Vxoff  -7.100E-13
    X_M8.Vxon    3.100E-13
    X_M8.Vxoff  -7.100E-13
    X$DIGIFPWR.VDPWR  -5.000E-06
    X$DIGIFPWR.VDGND  -5.000E-06

    TOTAL POWER DISSIPATION   4.53E-03  WATTS

Reducing minimum delta to make the circuit converge.

**** 06/09/16 01:13:39 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "SCHEMATIC1-mrl_nand"  [ C:\Users\Vijay\Google Drive\PSpice\FYP\MRL\xor_nand\mrl_nand_xor-pspicefiles\schematic1\mrl_nan


 ****     SIMULATION ERRORS


******************************************************************************




DIGITAL Message ID#1 (WARNING):
AMBIGUITY CONVERGENCE Hazard at time 79.9999999961s
  Device: X_XOR.U1
  NODEs: N41186 (IN1),
         N41196 (IN2) => N41206 (OUT1)  

DIGITAL Message ID#2 (WARNING):
AMBIGUITY CONVERGENCE Hazard at time 139.9999999917s
  Device: X_XOR.U1
  NODEs: N41186 (IN1),
         N41196 (IN2) => N41206 (OUT1)  
Reducing minimum delta to make the circuit converge.


          JOB CONCLUDED

**** 06/09/16 01:13:39 ****** PSpice Lite (October 2012) ****** ID# 10813 ****

 ** Profile: "SCHEMATIC1-mrl_nand"  [ C:\Users\Vijay\Google Drive\PSpice\FYP\MRL\xor_nand\mrl_nand_xor-pspicefiles\schematic1\mrl_nan


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  License check-out time            =       10.12
  Total job time (using Solver 1)   =       16.93
