$VERSION 1

$INFO_BLOCK fulladd

$NMOS n12 
$PMOS p12 
$NPN  
$PNP  

$POWER 
$GROUND 

$INOUT_PORT
$CELL n12
$TYPE MOS
$INPUT GATE 
$OUTPUT DRN SRC 
$PINCLASS DRN 1 SRC 1 GATE 4 BULK 42 
$BULKPINS BULK 

$CELL p12
$TYPE MOS
$INPUT GATE 
$OUTPUT DRN SRC 
$PINCLASS DRN 1 SRC 1 GATE 4 BULK 42 
$BULKPINS BULK 

$CELL fulladd
$TYPE CELL
$INPUT Ai Ci Bi 
$OUTPUT Ai Ci Si gnd! vdd! Bi Ci1 
$PINCLASS Ai 4 Ci 3 Si 5 gnd! 1 vdd! 2 Bi 7 Ci1 6 

$TRIMMED_NET
