{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639379577110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639379577120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 13 15:12:56 2021 " "Processing started: Mon Dec 13 15:12:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639379577120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379577120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ov5640_sdram_vga -c ov5640_sdram_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_sdram_vga -c ov5640_sdram_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379577120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639379578239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639379578239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/vga/adv7123_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/vga/adv7123_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 adv7123_driver " "Found entity 1: adv7123_driver" {  } { { "../rtl/vga/adv7123_driver.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/vga/adv7123_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379591867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379591867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/tb/top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/tb/top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "../tb/top_tb.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/tb/top_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379591872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379591872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/ip/sobel_shift/sobel_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/sobel_shift/sobel_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_shift " "Found entity 1: sobel_shift" {  } { { "../ip/sobel_shift/sobel_shift.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/sobel_shift/sobel_shift.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379591876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379591876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/ip/vga_fifo/vga_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/vga_fifo/vga_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_fifo " "Found entity 1: vga_fifo" {  } { { "../ip/vga_fifo/vga_fifo.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/vga_fifo/vga_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379591880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379591880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/ip/data_buf/data_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/data_buf/data_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_buf " "Found entity 1: data_buf" {  } { { "../ip/data_buf/data_buf.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/data_buf/data_buf.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379591886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379591886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/ip/cmd_buf/cmd_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/cmd_buf/cmd_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_buf " "Found entity 1: cmd_buf" {  } { { "../ip/cmd_buf/cmd_buf.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/cmd_buf/cmd_buf.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379591891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379591891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/ip/wrfifo/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/wrfifo/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "../ip/wrfifo/wrfifo.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/wrfifo/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379591895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379591895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/ip/rdfifo/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/rdfifo/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "../ip/rdfifo/rdfifo.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/rdfifo/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379591899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379591899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/ip/gs_shift/gs_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/gs_shift/gs_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 gs_shift " "Found entity 1: gs_shift" {  } { { "../ip/gs_shift/gs_shift.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/gs_shift/gs_shift.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379591904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379591904 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/iobuf/iobuf.v E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/iobuf.v " "Clear box output file E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/iobuf/iobuf.v is not compatible with the current compile. Used regenerated output file E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/iobuf.v for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Analysis & Synthesis" 0 -1 1639379591976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/iobuf.v 2 2 " "Found 2 design units, including 2 entities, in source file db/iobuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 iobuf_iobuf_in_d8i " "Found entity 1: iobuf_iobuf_in_d8i" {  } { { "db/iobuf.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/iobuf.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379591980 ""} { "Info" "ISGN_ENTITY_NAME" "2 iobuf " "Found entity 2: iobuf" {  } { { "db/iobuf.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/iobuf.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379591980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379591980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_intf.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_intf " "Found entity 1: sdram_intf" {  } { { "../rtl/sdram/sdram_intf.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_intf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379591988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379591988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379591995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379591995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_controler.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_controler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controler " "Found entity 1: sdram_controler" {  } { { "../rtl/sdram/sdram_controler.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_controler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379591999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379591999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_config " "Found entity 1: ov5640_config" {  } { { "../rtl/ov5640/ov5640_config.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_config.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379592003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379592003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_cfg " "Found entity 1: ov5640_cfg" {  } { { "../rtl/ov5640/ov5640_cfg.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_cfg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379592007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379592007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_intf.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_intf " "Found entity 1: i2c_intf" {  } { { "../rtl/ov5640/i2c_intf.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_intf.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379592014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379592014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_interface " "Found entity 1: i2c_interface" {  } { { "../rtl/ov5640/i2c_interface.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379592022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379592022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_config " "Found entity 1: i2c_config" {  } { { "../rtl/ov5640/i2c_config.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_config.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379592030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379592030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_cfg " "Found entity 1: i2c_cfg" {  } { { "../rtl/ov5640/i2c_cfg.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_cfg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379592043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379592043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel " "Found entity 1: sobel" {  } { { "../rtl/img_process/sobel.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/img_process/sobel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379592049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379592049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/rgb565_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/rgb565_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb565_gray " "Found entity 1: rgb565_gray" {  } { { "../rtl/img_process/rgb565_gray.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/img_process/rgb565_gray.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379592053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379592053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/img_process.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/img_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_process " "Found entity 1: img_process" {  } { { "../rtl/img_process/img_process.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/img_process/img_process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379592058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379592058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/gs_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/gs_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 gs_filter " "Found entity 1: gs_filter" {  } { { "../rtl/img_process/gs_filter.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/img_process/gs_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379592063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379592063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/gray2bin.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/img_process/gray2bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 gray2bin " "Found entity 1: gray2bin" {  } { { "../rtl/img_process/gray2bin.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/img_process/gray2bin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379592069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379592069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/param.v 0 0 " "Found 0 design units, including 0 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/param.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379592072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_sdram_vga " "Found entity 1: ov5640_sdram_vga" {  } { { "../rtl/ov5640_sdram_vga.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379592078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379592078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/rtl/capture.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/rtl/capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 capture " "Found entity 1: capture" {  } { { "../rtl/capture.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/capture.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379592086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379592086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/ip/pll0/pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/pll0/pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0 " "Found entity 1: pll0" {  } { { "../ip/pll0/pll0.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll0/pll0.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379592090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379592090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/ip/pll0/pll0/pll0_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/pll0/pll0/pll0_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0_0002 " "Found entity 1: pll0_0002" {  } { { "../ip/pll0/pll0/pll0_0002.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll0/pll0/pll0_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379592094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379592094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/ip/pll1/pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/pll1/pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "../ip/pll1/pll1.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll1/pll1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379592098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379592098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_demo/de10_demo/ov5640_sdram_vga/ip/pll1/pll1/pll1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_demo/de10_demo/ov5640_sdram_vga/ip/pll1/pll1/pll1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_0002 " "Found entity 1: pll1_0002" {  } { { "../ip/pll1/pll1/pll1_0002.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll1/pll1/pll1_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379592103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379592103 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov5640_sdram_vga " "Elaborating entity \"ov5640_sdram_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639379592322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0 pll0:u_pll0 " "Elaborating entity \"pll0\" for hierarchy \"pll0:u_pll0\"" {  } { { "../rtl/ov5640_sdram_vga.v" "u_pll0" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379592347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0_0002 pll0:u_pll0\|pll0_0002:pll0_inst " "Elaborating entity \"pll0_0002\" for hierarchy \"pll0:u_pll0\|pll0_0002:pll0_inst\"" {  } { { "../ip/pll0/pll0.v" "pll0_inst" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll0/pll0.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379592364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i\"" {  } { { "../ip/pll0/pll0/pll0_0002.v" "altera_pll_i" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll0/pll0/pll0_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379592476 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639379592485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i\"" {  } { { "../ip/pll0/pll0/pll0_0002.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll0/pll0/pll0_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379592485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 24.000000 MHz " "Parameter \"output_clock_frequency0\" = \"24.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 74.285714 MHz " "Parameter \"output_clock_frequency1\" = \"74.285714 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592486 ""}  } { { "../ip/pll0/pll0/pll0_0002.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll0/pll0/pll0_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639379592486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:u_pll1 " "Elaborating entity \"pll1\" for hierarchy \"pll1:u_pll1\"" {  } { { "../rtl/ov5640_sdram_vga.v" "u_pll1" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379592501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_0002 pll1:u_pll1\|pll1_0002:pll1_inst " "Elaborating entity \"pll1_0002\" for hierarchy \"pll1:u_pll1\|pll1_0002:pll1_inst\"" {  } { { "../ip/pll1/pll1.v" "pll1_inst" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll1/pll1.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379592519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\"" {  } { { "../ip/pll1/pll1/pll1_0002.v" "altera_pll_i" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll1/pll1/pll1_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379592539 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639379592547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\"" {  } { { "../ip/pll1/pll1/pll1_0002.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll1/pll1/pll1_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379592547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 150.000000 MHz " "Parameter \"output_clock_frequency0\" = \"150.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 150.000000 MHz " "Parameter \"output_clock_frequency1\" = \"150.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 2222 ps " "Parameter \"phase_shift1\" = \"2222 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379592547 ""}  } { { "../ip/pll1/pll1/pll1_0002.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/pll1/pll1/pll1_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639379592547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iobuf iobuf:u_iobuf " "Elaborating entity \"iobuf\" for hierarchy \"iobuf:u_iobuf\"" {  } { { "../rtl/ov5640_sdram_vga.v" "u_iobuf" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379592585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iobuf_iobuf_in_d8i iobuf:u_iobuf\|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component " "Elaborating entity \"iobuf_iobuf_in_d8i\" for hierarchy \"iobuf:u_iobuf\|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component\"" {  } { { "db/iobuf.v" "iobuf_iobuf_in_d8i_component" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/iobuf.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379592610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_config ov5640_config:u_cfg " "Elaborating entity \"ov5640_config\" for hierarchy \"ov5640_config:u_cfg\"" {  } { { "../rtl/ov5640_sdram_vga.v" "u_cfg" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379592615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_config ov5640_config:u_cfg\|i2c_config:u_i2c_cfg " "Elaborating entity \"i2c_config\" for hierarchy \"ov5640_config:u_cfg\|i2c_config:u_i2c_cfg\"" {  } { { "../rtl/ov5640/ov5640_config.v" "u_i2c_cfg" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_config.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379592620 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 i2c_config.v(129) " "Verilog HDL assignment warning at i2c_config.v(129): truncated value with size 32 to match size of target (20)" {  } { { "../rtl/ov5640/i2c_config.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_config.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639379592627 "|ov5640_sdram_vga|ov5640_config:u_cfg|i2c_config:u_i2c_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_config.v(146) " "Verilog HDL assignment warning at i2c_config.v(146): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/ov5640/i2c_config.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_config.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639379592628 "|ov5640_sdram_vga|ov5640_config:u_cfg|i2c_config:u_i2c_cfg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 i2c_config.v(163) " "Verilog HDL assignment warning at i2c_config.v(163): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/ov5640/i2c_config.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_config.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639379592630 "|ov5640_sdram_vga|ov5640_config:u_cfg|i2c_config:u_i2c_cfg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_interface ov5640_config:u_cfg\|i2c_interface:u_i2c_interface " "Elaborating entity \"i2c_interface\" for hierarchy \"ov5640_config:u_cfg\|i2c_interface:u_i2c_interface\"" {  } { { "../rtl/ov5640/ov5640_config.v" "u_i2c_interface" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/ov5640_config.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379592889 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_interface.v(148) " "Verilog HDL assignment warning at i2c_interface.v(148): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/ov5640/i2c_interface.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_interface.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639379592892 "|ov5640_sdram_vga|ov5640_config:u_cfg|i2c_interface:u_i2c_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_interface.v(165) " "Verilog HDL assignment warning at i2c_interface.v(165): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/ov5640/i2c_interface.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640/i2c_interface.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639379592893 "|ov5640_sdram_vga|ov5640_config:u_cfg|i2c_interface:u_i2c_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "capture capture:u_capture " "Elaborating entity \"capture\" for hierarchy \"capture:u_capture\"" {  } { { "../rtl/ov5640_sdram_vga.v" "u_capture" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379592913 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 capture.v(45) " "Verilog HDL assignment warning at capture.v(45): truncated value with size 32 to match size of target (12)" {  } { { "../rtl/capture.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/capture.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639379592914 "|ov5640_sdram_vga|capture:u_capture"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 capture.v(61) " "Verilog HDL assignment warning at capture.v(61): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/capture.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/capture.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639379592915 "|ov5640_sdram_vga|capture:u_capture"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controler sdram_controler:u_sdram_ctrl " "Elaborating entity \"sdram_controler\" for hierarchy \"sdram_controler:u_sdram_ctrl\"" {  } { { "../rtl/ov5640_sdram_vga.v" "u_sdram_ctrl" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379592931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\"" {  } { { "../rtl/sdram/sdram_controler.v" "u_rw_ctrl" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_controler.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379592934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdram_ctrl.v(207) " "Verilog HDL assignment warning at sdram_ctrl.v(207): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639379592937 "|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdram_ctrl.v(223) " "Verilog HDL assignment warning at sdram_ctrl.v(223): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639379592937 "|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_ctrl.v(290) " "Verilog HDL assignment warning at sdram_ctrl.v(290): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639379592941 "|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst " "Elaborating entity \"wrfifo\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "wrfifo_inst" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379592992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\"" {  } { { "../ip/wrfifo/wrfifo.v" "dcfifo_component" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/wrfifo/wrfifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379593764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\"" {  } { { "../ip/wrfifo/wrfifo.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/wrfifo/wrfifo.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379593766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379593766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379593766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379593766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379593766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379593766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379593766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379593766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379593766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379593766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379593766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379593766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379593766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379593766 ""}  } { { "../ip/wrfifo/wrfifo.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/wrfifo/wrfifo.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639379593766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_n8r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_n8r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_n8r1 " "Found entity 1: dcfifo_n8r1" {  } { { "db/dcfifo_n8r1.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379593870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379593870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_n8r1 sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated " "Elaborating entity \"dcfifo_n8r1\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379593871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_rab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_rab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_rab " "Found entity 1: a_gray2bin_rab" {  } { { "db/a_gray2bin_rab.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_gray2bin_rab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379593898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379593898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_rab sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|a_gray2bin_rab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_rab\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|a_gray2bin_rab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_n8r1.tdf" "rdptr_g_gray2bin" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379593900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qv6 " "Found entity 1: a_graycounter_qv6" {  } { { "db/a_graycounter_qv6.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_graycounter_qv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379594001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379594001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qv6 sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|a_graycounter_qv6:rdptr_g1p " "Elaborating entity \"a_graycounter_qv6\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|a_graycounter_qv6:rdptr_g1p\"" {  } { { "db/dcfifo_n8r1.tdf" "rdptr_g1p" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379594004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mdc " "Found entity 1: a_graycounter_mdc" {  } { { "db/a_graycounter_mdc.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_graycounter_mdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379594082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379594082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mdc sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|a_graycounter_mdc:wrptr_g1p " "Elaborating entity \"a_graycounter_mdc\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|a_graycounter_mdc:wrptr_g1p\"" {  } { { "db/dcfifo_n8r1.tdf" "wrptr_g1p" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379594086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j1b1 " "Found entity 1: altsyncram_j1b1" {  } { { "db/altsyncram_j1b1.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/altsyncram_j1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379594174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379594174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j1b1 sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|altsyncram_j1b1:fifo_ram " "Elaborating entity \"altsyncram_j1b1\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|altsyncram_j1b1:fifo_ram\"" {  } { { "db/dcfifo_n8r1.tdf" "fifo_ram" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379594177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379594203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379594203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|dffpipe_re9:rs_brp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|dffpipe_re9:rs_brp\"" {  } { { "db/dcfifo_n8r1.tdf" "rs_brp" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379594205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379594232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379594232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_n8r1.tdf" "rs_dgwp" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379594235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379594262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379594262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe13 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe13\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe13" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379594265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379594291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379594291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_n8r1.tdf" "ws_dgrp" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379594293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379594321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379594321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe16 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe16\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe16" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379594324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c06 " "Found entity 1: cmpr_c06" {  } { { "db/cmpr_c06.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/cmpr_c06.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379594411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379594411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c06 sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|cmpr_c06:rdempty_eq_comp " "Elaborating entity \"cmpr_c06\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|wrfifo:wrfifo_inst\|dcfifo:dcfifo_component\|dcfifo_n8r1:auto_generated\|cmpr_c06:rdempty_eq_comp\"" {  } { { "db/dcfifo_n8r1.tdf" "rdempty_eq_comp" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_n8r1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379594414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst " "Elaborating entity \"rdfifo\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "rdfifo_inst" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379594445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\"" {  } { { "../ip/rdfifo/rdfifo.v" "dcfifo_component" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/rdfifo/rdfifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379594931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\"" {  } { { "../ip/rdfifo/rdfifo.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/rdfifo/rdfifo.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379594932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379594933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379594933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379594933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379594933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379594933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379594933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379594933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379594933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379594933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379594933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379594933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379594933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379594933 ""}  } { { "../ip/rdfifo/rdfifo.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/rdfifo/rdfifo.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639379594933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_a9r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_a9r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_a9r1 " "Found entity 1: dcfifo_a9r1" {  } { { "db/dcfifo_a9r1.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_a9r1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379595081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379595081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_a9r1 sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated " "Elaborating entity \"dcfifo_a9r1\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379595084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_dpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379595150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379595150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\"" {  } { { "db/dcfifo_a9r1.tdf" "rs_dgwp" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_a9r1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379595154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379595180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379595180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\|dffpipe_ue9:dffpipe5 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\|dffpipe_ue9:dffpipe5\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe5" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_dpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379595184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_epl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_epl " "Found entity 1: alt_synch_pipe_epl" {  } { { "db/alt_synch_pipe_epl.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_epl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379595220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379595220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_epl sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated\|alt_synch_pipe_epl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_epl\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\"" {  } { { "db/dcfifo_a9r1.tdf" "ws_dgrp" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_a9r1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379595223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dffpipe_ve9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379595251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379595251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\|dffpipe_ve9:dffpipe8 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\|dffpipe_ve9:dffpipe8\"" {  } { { "db/alt_synch_pipe_epl.tdf" "dffpipe8" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/alt_synch_pipe_epl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379595257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_intf sdram_controler:u_sdram_ctrl\|sdram_intf:u_intf " "Elaborating entity \"sdram_intf\" for hierarchy \"sdram_controler:u_sdram_ctrl\|sdram_intf:u_intf\"" {  } { { "../rtl/sdram/sdram_controler.v" "u_intf" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_controler.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379595295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdram_intf.v(177) " "Verilog HDL assignment warning at sdram_intf.v(177): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/sdram/sdram_intf.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_intf.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639379595299 "|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_intf:u_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdram_intf.v(194) " "Verilog HDL assignment warning at sdram_intf.v(194): truncated value with size 32 to match size of target (15)" {  } { { "../rtl/sdram/sdram_intf.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_intf.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639379595299 "|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_intf:u_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdram_intf.v(217) " "Verilog HDL assignment warning at sdram_intf.v(217): truncated value with size 32 to match size of target (15)" {  } { { "../rtl/sdram/sdram_intf.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_intf.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639379595300 "|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_intf:u_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_intf.v(237) " "Verilog HDL assignment warning at sdram_intf.v(237): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/sdram/sdram_intf.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_intf.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639379595300 "|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_intf:u_intf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adv7123_driver adv7123_driver:u_vga_intf " "Elaborating entity \"adv7123_driver\" for hierarchy \"adv7123_driver:u_vga_intf\"" {  } { { "../rtl/ov5640_sdram_vga.v" "u_vga_intf" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379595340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 adv7123_driver.v(50) " "Verilog HDL assignment warning at adv7123_driver.v(50): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/vga/adv7123_driver.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/vga/adv7123_driver.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639379595341 "|ov5640_sdram_vga|adv7123_driver:u_vga_intf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 adv7123_driver.v(66) " "Verilog HDL assignment warning at adv7123_driver.v(66): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga/adv7123_driver.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/vga/adv7123_driver.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639379595341 "|ov5640_sdram_vga|adv7123_driver:u_vga_intf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_fifo adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst " "Elaborating entity \"vga_fifo\" for hierarchy \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\"" {  } { { "../rtl/vga/adv7123_driver.v" "vga_fifo_inst" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/vga/adv7123_driver.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379595372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\"" {  } { { "../ip/vga_fifo/vga_fifo.v" "scfifo_component" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/vga_fifo/vga_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379595855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\"" {  } { { "../ip/vga_fifo/vga_fifo.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/vga_fifo/vga_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379595857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component " "Instantiated megafunction \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379595857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379595857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379595857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379595857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379595857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379595857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379595857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379595857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379595857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639379595857 ""}  } { { "../ip/vga_fifo/vga_fifo.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/vga_fifo/vga_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639379595857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_m7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_m7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_m7a1 " "Found entity 1: scfifo_m7a1" {  } { { "db/scfifo_m7a1.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/scfifo_m7a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379596010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379596010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_m7a1 adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated " "Elaborating entity \"scfifo_m7a1\" for hierarchy \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379596013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tda1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tda1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tda1 " "Found entity 1: a_dpfifo_tda1" {  } { { "db/a_dpfifo_tda1.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379596059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379596059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tda1 adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo " "Elaborating entity \"a_dpfifo_tda1\" for hierarchy \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\"" {  } { { "db/scfifo_m7a1.tdf" "dpfifo" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/scfifo_m7a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379596064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d0i1 " "Found entity 1: altsyncram_d0i1" {  } { { "db/altsyncram_d0i1.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/altsyncram_d0i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379596215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379596215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d0i1 adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|altsyncram_d0i1:FIFOram " "Elaborating entity \"altsyncram_d0i1\" for hierarchy \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|altsyncram_d0i1:FIFOram\"" {  } { { "db/a_dpfifo_tda1.tdf" "FIFOram" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379596221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3l8 " "Found entity 1: cmpr_3l8" {  } { { "db/cmpr_3l8.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/cmpr_3l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379596325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379596325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|cmpr_3l8:almost_full_comparer " "Elaborating entity \"cmpr_3l8\" for hierarchy \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|cmpr_3l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tda1.tdf" "almost_full_comparer" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379596329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3l8 adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|cmpr_3l8:three_comparison " "Elaborating entity \"cmpr_3l8\" for hierarchy \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|cmpr_3l8:three_comparison\"" {  } { { "db/a_dpfifo_tda1.tdf" "three_comparison" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379596339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/cntr_ggb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379596438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379596438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|cntr_ggb:rd_ptr_msb " "Elaborating entity \"cntr_ggb\" for hierarchy \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|cntr_ggb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tda1.tdf" "rd_ptr_msb" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379596443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/cntr_tg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379596552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379596552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|cntr_tg7:usedw_counter " "Elaborating entity \"cntr_tg7\" for hierarchy \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|cntr_tg7:usedw_counter\"" {  } { { "db/a_dpfifo_tda1.tdf" "usedw_counter" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379596558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/cntr_hgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639379596672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379596672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|cntr_hgb:wr_ptr " "Elaborating entity \"cntr_hgb\" for hierarchy \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|cntr_hgb:wr_ptr\"" {  } { { "db/a_dpfifo_tda1.tdf" "wr_ptr" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379596679 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|altsyncram_d0i1:FIFOram\|q_b\[5\] " "Synthesized away node \"adv7123_driver:u_vga_intf\|vga_fifo:vga_fifo_inst\|scfifo:scfifo_component\|scfifo_m7a1:auto_generated\|a_dpfifo_tda1:dpfifo\|altsyncram_d0i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_d0i1.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/altsyncram_d0i1.tdf" 177 2 0 } } { "db/a_dpfifo_tda1.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/a_dpfifo_tda1.tdf" 46 2 0 } } { "db/scfifo_m7a1.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/scfifo_m7a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../ip/vga_fifo/vga_fifo.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/vga_fifo/vga_fifo.v" 82 0 0 } } { "../rtl/vga/adv7123_driver.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/vga/adv7123_driver.v" 122 0 0 } } { "../rtl/ov5640_sdram_vga.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 224 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639379597294 "|ov5640_sdram_vga|adv7123_driver:u_vga_intf|vga_fifo:vga_fifo_inst|scfifo:scfifo_component|scfifo_m7a1:auto_generated|a_dpfifo_tda1:dpfifo|altsyncram_d0i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated\|altsyncram_j1b1:fifo_ram\|q_b\[5\] " "Synthesized away node \"sdram_controler:u_sdram_ctrl\|sdram_ctrl:u_rw_ctrl\|rdfifo:rdfifo_inst\|dcfifo:dcfifo_component\|dcfifo_a9r1:auto_generated\|altsyncram_j1b1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_j1b1.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/altsyncram_j1b1.tdf" 190 2 0 } } { "db/dcfifo_a9r1.tdf" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/db/dcfifo_a9r1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "e:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "../ip/rdfifo/rdfifo.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/ip/rdfifo/rdfifo.v" 92 0 0 } } { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_ctrl.v" 390 0 0 } } { "../rtl/sdram/sdram_controler.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/sdram/sdram_controler.v" 67 0 0 } } { "../rtl/ov5640_sdram_vga.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 203 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639379597294 "|ov5640_sdram_vga|sdram_controler:u_sdram_ctrl|sdram_ctrl:u_rw_ctrl|rdfifo:rdfifo_inst|dcfifo:dcfifo_component|dcfifo_a9r1:auto_generated|altsyncram_j1b1:fifo_ram|ram_block11a5"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1639379597294 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1639379597294 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639379600504 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_pwdn GND " "Pin \"cmos_pwdn\" is stuck at GND" {  } { { "../rtl/ov5640_sdram_vga.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639379608609 "|ov5640_sdram_vga|cmos_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_reset VCC " "Pin \"cmos_reset\" is stuck at VCC" {  } { { "../rtl/ov5640_sdram_vga.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639379608609 "|ov5640_sdram_vga|cmos_reset"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "../rtl/ov5640_sdram_vga.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639379608609 "|ov5640_sdram_vga|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_csn GND " "Pin \"sdram_csn\" is stuck at GND" {  } { { "../rtl/ov5640_sdram_vga.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639379608609 "|ov5640_sdram_vga|sdram_csn"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[7\] GND " "Pin \"vga_g\[7\]\" is stuck at GND" {  } { { "../rtl/ov5640_sdram_vga.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639379608609 "|ov5640_sdram_vga|vga_g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "../rtl/ov5640_sdram_vga.v" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/rtl/ov5640_sdram_vga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639379608609 "|ov5640_sdram_vga|vga_sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639379608609 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639379608755 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639379610916 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 4 0 0 " "Adding 14 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639379611310 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639379611310 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1560 " "Implemented 1560 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639379611525 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639379611525 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1639379611525 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1424 " "Implemented 1424 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639379611525 ""} { "Info" "ICUT_CUT_TM_RAMS" "46 " "Implemented 46 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639379611525 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1639379611525 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639379611525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639379611552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 13 15:13:31 2021 " "Processing ended: Mon Dec 13 15:13:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639379611552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639379611552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639379611552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639379611552 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1639379612827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639379612831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 13 15:13:32 2021 " "Processing started: Mon Dec 13 15:13:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639379612831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1639379612831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ov5640_sdram_vga -c ov5640_sdram_vga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ov5640_sdram_vga -c ov5640_sdram_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1639379612831 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1639379612917 ""}
{ "Info" "0" "" "Project  = ov5640_sdram_vga" {  } {  } 0 0 "Project  = ov5640_sdram_vga" 0 0 "Fitter" 0 0 1639379612918 ""}
{ "Info" "0" "" "Revision = ov5640_sdram_vga" {  } {  } 0 0 "Revision = ov5640_sdram_vga" 0 0 "Fitter" 0 0 1639379612918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1639379613058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639379613058 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ov5640_sdram_vga 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"ov5640_sdram_vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639379613093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639379613138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639379613138 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1639379613249 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1639379613290 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639379613708 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639379613968 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1639379614005 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1639379627041 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G7 " "pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1639379627625 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 151 global CLKCTRL_G5 " "pll0:u_pll0\|pll0_0002:pll0_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 151 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1639379627625 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 338 global CLKCTRL_G6 " "pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 338 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1639379627625 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G3 " "pll1:u_pll1\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1639379627625 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1639379627625 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "iobuf:u_iobuf\|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component\|wire_ibufa_o\[0\]~CLKENA0 142 global CLKCTRL_G4 " "iobuf:u_iobuf\|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component\|wire_ibufa_o\[0\]~CLKENA0 with 142 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1639379627626 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1639379627626 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst_n~inputCLKENA0 607 global CLKCTRL_G9 " "rst_n~inputCLKENA0 with 607 fanout uses global clock CLKCTRL_G9" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1639379627626 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1639379627626 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 70 global CLKCTRL_G0 " "clk~inputCLKENA0 with 70 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1639379627626 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1639379627626 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver iobuf:u_iobuf\|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component\|wire_ibufa_o\[0\]~CLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver iobuf:u_iobuf\|iobuf_iobuf_in_d8i:iobuf_iobuf_in_d8i_component\|wire_ibufa_o\[0\]~CLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad cmos_pclk PIN_AG3 " "Refclk input I/O pad cmos_pclk is placed onto PIN_AG3" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1639379627626 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1639379627626 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rst_n~inputCLKENA0 CLKCTRL_G9 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rst_n~inputCLKENA0, placed at CLKCTRL_G9" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst_n PIN_AJ4 " "Refclk input I/O pad rst_n is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1639379627626 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1639379627626 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1639379627626 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639379627627 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_a9r1 " "Entity dcfifo_a9r1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639379629788 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639379629788 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1639379629788 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_n8r1 " "Entity dcfifo_n8r1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639379629788 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639379629788 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1639379629788 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1639379629788 ""}
{ "Info" "ISTA_SDC_FOUND" "ov5640_sdram_vga.sdc " "Reading SDC File: 'ov5640_sdram_vga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1639379629800 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 49 u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin pin " "Ignored filter at ov5640_sdram_vga.sdc(49): u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639379629801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 49 u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] pin " "Ignored filter at ov5640_sdram_vga.sdc(49): u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639379629801 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 24 -divide_by 2 -master_clock \{clk\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}\]  " "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 24 -divide_by 2 -master_clock \{clk\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}\] " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629802 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(49): Argument -source is an empty collection" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 50 u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at ov5640_sdram_vga.sdc(50): u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639379629802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 50 u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at ov5640_sdram_vga.sdc(50): u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639379629802 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 25 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 25 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629803 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629803 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(50): Argument -source is an empty collection" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629803 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 51 u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at ov5640_sdram_vga.sdc(51): u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639379629803 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 51 u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at ov5640_sdram_vga.sdc(51): u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639379629803 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629804 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(51): Argument -source is an empty collection" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629804 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 52 u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at ov5640_sdram_vga.sdc(52): u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639379629804 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 52 u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at ov5640_sdram_vga.sdc(52): u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639379629804 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 52 Argument <targets> is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(52): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 8 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 8 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629805 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 52 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 52 Argument -source is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(52): Argument -source is an empty collection" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629805 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 69 u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at ov5640_sdram_vga.sdc(69): u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639379629805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 69 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(69): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629806 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629806 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 70 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(70): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629806 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629806 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 75 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(75): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629806 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629806 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 76 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(76): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629807 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629807 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 77 u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at ov5640_sdram_vga.sdc(77): u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639379629807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 77 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(77): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629807 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 77 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(77): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 78 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(78): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629807 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629807 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 78 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(78): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 79 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(79): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629808 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 79 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(79): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 80 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(80): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629808 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 80 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(80): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629808 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 81 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(81): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629809 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 81 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(81): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 82 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(82): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629809 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 82 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(82): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 83 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(83): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629809 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 83 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(83): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 84 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(84): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629810 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 84 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(84): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 85 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(85): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629810 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 85 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(85): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629810 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 86 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(86): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629811 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 86 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(86): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 87 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(87): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629811 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 87 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(87): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 88 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(88): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629811 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 88 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(88): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 89 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(89): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629812 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 89 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(89): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 90 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(90): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629812 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 90 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(90): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 91 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(91): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629812 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629812 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 91 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(91): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 92 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(92): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629813 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 92 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(92): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 93 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(93): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{cmos_pclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{cmos_pclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629814 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 94 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(94): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{cmos_pclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{cmos_pclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629814 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629814 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 95 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(95): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629815 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 95 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(95): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 96 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(96): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629815 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629815 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 96 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(96): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 97 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(97): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629816 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 97 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(97): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 98 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(98): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629817 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 98 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(98): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 99 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(99): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629818 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 99 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(99): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 100 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(100): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629818 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 100 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(100): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 101 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(101): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629819 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 101 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(101): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 102 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(102): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629819 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629819 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 102 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(102): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 103 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(103): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{cmos_pclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{cmos_pclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629820 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 104 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(104): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{cmos_pclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{cmos_pclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629820 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629820 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 105 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(105): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629821 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 105 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(105): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629821 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 106 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(106): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629822 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 106 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(106): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 107 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(107): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629822 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 107 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(107): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 108 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(108): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629823 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 108 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(108): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 109 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(109): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629823 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629823 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 109 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(109): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 110 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(110): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629824 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 110 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(110): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629824 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 111 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(111): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629825 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 111 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(111): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 112 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(112): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629825 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629825 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 112 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(112): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 115 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(115): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629826 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 116 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(116): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629826 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629826 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 123 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(123): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629827 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 124 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(124): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629827 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629827 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 155 *ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a* keeper " "Ignored filter at ov5640_sdram_vga.sdc(155): *ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a* could not be matched with a keeper" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 155 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639379629829 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ov5640_sdram_vga.sdc 155 Argument <to> is an empty collection " "Ignored set_false_path at ov5640_sdram_vga.sdc(155): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a*\}\]" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629829 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629829 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 156 *rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a* keeper " "Ignored filter at ov5640_sdram_vga.sdc(156): *rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a* could not be matched with a keeper" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 156 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639379629830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ov5640_sdram_vga.sdc 156 Argument <to> is an empty collection " "Ignored set_false_path at ov5640_sdram_vga.sdc(156): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a*\}\]" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629830 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629830 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 157 *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* keeper " "Ignored filter at ov5640_sdram_vga.sdc(157): *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* could not be matched with a keeper" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 157 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639379629830 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ov5640_sdram_vga.sdc 157 Argument <to> is an empty collection " "Ignored set_false_path at ov5640_sdram_vga.sdc(157): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*\}\]" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629831 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629831 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 158 *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* keeper " "Ignored filter at ov5640_sdram_vga.sdc(158): *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* could not be matched with a keeper" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 158 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639379629832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ov5640_sdram_vga.sdc 158 Argument <to> is an empty collection " "Ignored set_false_path at ov5640_sdram_vga.sdc(158): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*\}\]" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379629832 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639379629832 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379629845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379629845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379629845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379629845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379629845 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379629845 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1639379629845 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[0\] rising clk fall max " "Port \"vga_b\[0\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629850 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[0\] rising clk fall min " "Port \"vga_b\[0\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629850 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[1\] rising clk fall max " "Port \"vga_b\[1\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629850 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[1\] rising clk fall min " "Port \"vga_b\[1\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629850 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[2\] rising clk fall max " "Port \"vga_b\[2\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629850 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[2\] rising clk fall min " "Port \"vga_b\[2\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629850 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[3\] rising clk fall max " "Port \"vga_b\[3\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629850 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[3\] rising clk fall min " "Port \"vga_b\[3\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629850 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[4\] rising clk fall max " "Port \"vga_b\[4\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629850 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[4\] rising clk fall min " "Port \"vga_b\[4\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629851 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[5\] rising clk fall max " "Port \"vga_b\[5\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629851 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[5\] rising clk fall min " "Port \"vga_b\[5\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629851 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[6\] rising clk fall max " "Port \"vga_b\[6\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629851 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[6\] rising clk fall min " "Port \"vga_b\[6\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629851 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[7\] rising clk fall max " "Port \"vga_b\[7\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629851 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[7\] rising clk fall min " "Port \"vga_b\[7\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629851 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_clk rising clk fall max " "Port \"vga_clk\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629851 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_clk rising clk fall min " "Port \"vga_clk\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629851 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[0\] rising clk fall max " "Port \"vga_g\[0\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629851 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[0\] rising clk fall min " "Port \"vga_g\[0\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629851 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[1\] rising clk fall max " "Port \"vga_g\[1\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629851 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[1\] rising clk fall min " "Port \"vga_g\[1\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629851 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[2\] rising clk fall max " "Port \"vga_g\[2\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629852 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[2\] rising clk fall min " "Port \"vga_g\[2\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629852 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[3\] rising clk fall max " "Port \"vga_g\[3\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629852 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[3\] rising clk fall min " "Port \"vga_g\[3\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629852 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[4\] rising clk fall max " "Port \"vga_g\[4\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629852 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[4\] rising clk fall min " "Port \"vga_g\[4\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629852 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[5\] rising clk fall max " "Port \"vga_g\[5\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629852 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[5\] rising clk fall min " "Port \"vga_g\[5\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629852 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[6\] rising clk fall max " "Port \"vga_g\[6\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629852 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[6\] rising clk fall min " "Port \"vga_g\[6\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629852 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[7\] rising clk fall max " "Port \"vga_g\[7\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629852 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[7\] rising clk fall min " "Port \"vga_g\[7\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629852 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[0\] rising clk fall max " "Port \"vga_r\[0\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629853 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[0\] rising clk fall min " "Port \"vga_r\[0\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629853 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[1\] rising clk fall max " "Port \"vga_r\[1\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629853 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[1\] rising clk fall min " "Port \"vga_r\[1\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629853 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[2\] rising clk fall max " "Port \"vga_r\[2\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629853 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[2\] rising clk fall min " "Port \"vga_r\[2\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629853 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[3\] rising clk fall max " "Port \"vga_r\[3\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629853 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[3\] rising clk fall min " "Port \"vga_r\[3\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629853 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[4\] rising clk fall max " "Port \"vga_r\[4\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629853 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[4\] rising clk fall min " "Port \"vga_r\[4\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629853 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[5\] rising clk fall max " "Port \"vga_r\[5\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629853 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[5\] rising clk fall min " "Port \"vga_r\[5\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629853 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[6\] rising clk fall max " "Port \"vga_r\[6\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629853 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[6\] rising clk fall min " "Port \"vga_r\[6\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629854 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[7\] rising clk fall max " "Port \"vga_r\[7\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629854 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[7\] rising clk fall min " "Port \"vga_r\[7\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1639379629854 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1639379629874 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639379629875 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639379629875 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1639379629875 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.170 0.240 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639379629875 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.060 0.240 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639379629875 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.170 0.240 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639379629875 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.060 0.240 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.240" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639379629875 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1639379629875 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1639379629876 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639379629876 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639379629876 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639379629876 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.000    cmos_pclk " "  12.000    cmos_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639379629876 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1639379629876 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639379629965 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639379629968 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639379629975 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1639379629979 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1639379629979 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639379629982 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639379630253 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "15 Block RAM " "Packed 15 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1639379630255 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639379630255 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639379630597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639379639590 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1639379640651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:27 " "Fitter placement preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639379667099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639379692975 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639379696287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639379696287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639379699003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1639379704386 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639379704386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1639379707842 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1639379707842 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639379707842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639379707846 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.64 " "Total time spent on timing analysis during the Fitter is 3.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1639379711032 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639379711079 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639379712010 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639379712011 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639379712937 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639379719585 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1639379719989 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/output_files/ov5640_sdram_vga.fit.smsg " "Generated suppressed messages file E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/output_files/ov5640_sdram_vga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639379720135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 163 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 163 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6872 " "Peak virtual memory: 6872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639379721035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 13 15:15:21 2021 " "Processing ended: Mon Dec 13 15:15:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639379721035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:49 " "Elapsed time: 00:01:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639379721035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:47 " "Total CPU time (on all processors): 00:05:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639379721035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639379721035 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1639379722357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639379722362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 13 15:15:22 2021 " "Processing started: Mon Dec 13 15:15:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639379722362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1639379722362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ov5640_sdram_vga -c ov5640_sdram_vga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ov5640_sdram_vga -c ov5640_sdram_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1639379722362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1639379723661 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1639379733240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639379733890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 13 15:15:33 2021 " "Processing ended: Mon Dec 13 15:15:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639379733890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639379733890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639379733890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1639379733890 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1639379734660 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1639379735557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639379735570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 13 15:15:35 2021 " "Processing started: Mon Dec 13 15:15:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639379735570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1639379735570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ov5640_sdram_vga -c ov5640_sdram_vga " "Command: quartus_sta ov5640_sdram_vga -c ov5640_sdram_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1639379735571 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1639379735914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1639379737280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1639379737280 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639379737336 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639379737336 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_a9r1 " "Entity dcfifo_a9r1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639379738151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639379738151 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1639379738151 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_n8r1 " "Entity dcfifo_n8r1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639379738151 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639379738151 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1639379738151 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1639379738151 ""}
{ "Info" "ISTA_SDC_FOUND" "ov5640_sdram_vga.sdc " "Reading SDC File: 'ov5640_sdram_vga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1639379738160 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 49 u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin pin " "Ignored filter at ov5640_sdram_vga.sdc(49): u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 49 u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] pin " "Ignored filter at ov5640_sdram_vga.sdc(49): u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738162 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 24 -divide_by 2 -master_clock \{clk\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}\]  " "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 24 -divide_by 2 -master_clock \{clk\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}\] " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738162 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(49): Argument -source is an empty collection" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738162 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 50 u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at ov5640_sdram_vga.sdc(50): u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738162 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 50 u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at ov5640_sdram_vga.sdc(50): u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738163 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 25 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 25 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738163 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(50): Argument -source is an empty collection" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738163 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 51 u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at ov5640_sdram_vga.sdc(51): u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738164 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 51 u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at ov5640_sdram_vga.sdc(51): u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738164 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738164 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738164 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(51): Argument -source is an empty collection" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738164 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 52 u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at ov5640_sdram_vga.sdc(52): u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738165 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 52 u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at ov5640_sdram_vga.sdc(52): u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738165 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 52 Argument <targets> is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(52): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 8 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 8 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738165 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 52 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738165 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 52 Argument -source is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(52): Argument -source is an empty collection" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738166 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 69 u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at ov5640_sdram_vga.sdc(69): u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 69 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(69): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738166 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 70 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(70): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738167 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 75 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(75): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738167 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 76 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(76): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738167 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738167 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 77 u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at ov5640_sdram_vga.sdc(77): u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 77 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(77): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738168 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 77 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(77): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 78 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(78): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738168 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738168 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 78 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(78): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 79 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(79): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738169 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 79 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(79): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 80 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(80): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738169 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 80 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(80): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738169 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 81 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(81): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738170 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 81 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(81): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 82 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(82): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738170 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 82 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(82): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738170 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 83 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(83): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738171 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 83 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(83): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 84 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(84): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738171 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 84 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(84): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 85 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(85): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738171 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 85 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(85): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 86 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(86): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738172 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 86 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(86): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 87 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(87): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738172 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 87 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(87): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 88 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(88): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738173 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 88 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(88): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 89 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(89): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738173 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 89 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(89): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 90 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(90): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738174 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 90 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(90): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 91 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(91): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738174 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 91 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(91): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 92 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(92): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738175 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 92 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(92): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 93 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(93): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{cmos_pclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{cmos_pclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738175 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 94 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(94): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{cmos_pclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{cmos_pclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738176 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 95 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(95): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738176 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 95 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(95): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 96 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(96): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738177 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 96 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(96): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 97 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(97): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738177 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 97 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(97): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 98 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(98): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738178 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 98 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(98): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 99 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(99): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738179 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 99 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(99): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 100 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(100): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738179 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 100 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(100): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 101 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(101): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738180 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 101 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(101): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 102 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(102): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738181 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 102 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(102): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 103 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(103): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{cmos_pclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{cmos_pclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738181 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 104 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(104): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{cmos_pclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{cmos_pclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738181 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 105 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(105): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738182 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 105 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(105): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 106 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(106): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738182 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 106 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(106): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 107 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(107): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738183 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 107 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(107): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 108 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(108): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738183 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 108 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(108): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 109 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(109): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738184 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 109 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(109): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 110 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(110): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738184 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 110 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(110): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 111 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(111): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738185 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 111 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(111): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 112 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(112): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738185 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 112 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(112): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 115 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(115): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738186 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 116 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(116): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738186 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 123 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(123): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738187 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738187 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 124 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(124): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738187 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738187 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 155 *ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a* keeper " "Ignored filter at ov5640_sdram_vga.sdc(155): *ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a* could not be matched with a keeper" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 155 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738188 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ov5640_sdram_vga.sdc 155 Argument <to> is an empty collection " "Ignored set_false_path at ov5640_sdram_vga.sdc(155): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a*\}\]" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738189 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 156 *rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a* keeper " "Ignored filter at ov5640_sdram_vga.sdc(156): *rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a* could not be matched with a keeper" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 156 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ov5640_sdram_vga.sdc 156 Argument <to> is an empty collection " "Ignored set_false_path at ov5640_sdram_vga.sdc(156): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a*\}\]" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738189 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 157 *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* keeper " "Ignored filter at ov5640_sdram_vga.sdc(157): *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* could not be matched with a keeper" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 157 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738190 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ov5640_sdram_vga.sdc 157 Argument <to> is an empty collection " "Ignored set_false_path at ov5640_sdram_vga.sdc(157): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*\}\]" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738190 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738190 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 158 *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* keeper " "Ignored filter at ov5640_sdram_vga.sdc(158): *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* could not be matched with a keeper" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 158 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738190 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ov5640_sdram_vga.sdc 158 Argument <to> is an empty collection " "Ignored set_false_path at ov5640_sdram_vga.sdc(158): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*\}\]" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639379738191 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639379738191 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379738210 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379738210 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379738210 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379738210 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379738210 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379738210 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1639379738210 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[0\] rising clk fall max " "Port \"vga_b\[0\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738213 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[0\] rising clk fall min " "Port \"vga_b\[0\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738213 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[1\] rising clk fall max " "Port \"vga_b\[1\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738213 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[1\] rising clk fall min " "Port \"vga_b\[1\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738213 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[2\] rising clk fall max " "Port \"vga_b\[2\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738213 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[2\] rising clk fall min " "Port \"vga_b\[2\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738213 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[3\] rising clk fall max " "Port \"vga_b\[3\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738213 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[3\] rising clk fall min " "Port \"vga_b\[3\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738213 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[4\] rising clk fall max " "Port \"vga_b\[4\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738213 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[4\] rising clk fall min " "Port \"vga_b\[4\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738213 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[5\] rising clk fall max " "Port \"vga_b\[5\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738213 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[5\] rising clk fall min " "Port \"vga_b\[5\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738213 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[6\] rising clk fall max " "Port \"vga_b\[6\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738213 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[6\] rising clk fall min " "Port \"vga_b\[6\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738213 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[7\] rising clk fall max " "Port \"vga_b\[7\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738213 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[7\] rising clk fall min " "Port \"vga_b\[7\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738213 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_clk rising clk fall max " "Port \"vga_clk\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_clk rising clk fall min " "Port \"vga_clk\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[0\] rising clk fall max " "Port \"vga_g\[0\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[0\] rising clk fall min " "Port \"vga_g\[0\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[1\] rising clk fall max " "Port \"vga_g\[1\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[1\] rising clk fall min " "Port \"vga_g\[1\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[2\] rising clk fall max " "Port \"vga_g\[2\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[2\] rising clk fall min " "Port \"vga_g\[2\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[3\] rising clk fall max " "Port \"vga_g\[3\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[3\] rising clk fall min " "Port \"vga_g\[3\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[4\] rising clk fall max " "Port \"vga_g\[4\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[4\] rising clk fall min " "Port \"vga_g\[4\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[5\] rising clk fall max " "Port \"vga_g\[5\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[5\] rising clk fall min " "Port \"vga_g\[5\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[6\] rising clk fall max " "Port \"vga_g\[6\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[6\] rising clk fall min " "Port \"vga_g\[6\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[7\] rising clk fall max " "Port \"vga_g\[7\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[7\] rising clk fall min " "Port \"vga_g\[7\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[0\] rising clk fall max " "Port \"vga_r\[0\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[0\] rising clk fall min " "Port \"vga_r\[0\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[1\] rising clk fall max " "Port \"vga_r\[1\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[1\] rising clk fall min " "Port \"vga_r\[1\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[2\] rising clk fall max " "Port \"vga_r\[2\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738214 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[2\] rising clk fall min " "Port \"vga_r\[2\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738215 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[3\] rising clk fall max " "Port \"vga_r\[3\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738215 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[3\] rising clk fall min " "Port \"vga_r\[3\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738215 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[4\] rising clk fall max " "Port \"vga_r\[4\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738215 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[4\] rising clk fall min " "Port \"vga_r\[4\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738215 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[5\] rising clk fall max " "Port \"vga_r\[5\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738215 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[5\] rising clk fall min " "Port \"vga_r\[5\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738215 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[6\] rising clk fall max " "Port \"vga_r\[6\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738215 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[6\] rising clk fall min " "Port \"vga_r\[6\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738215 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[7\] rising clk fall max " "Port \"vga_r\[7\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738215 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[7\] rising clk fall min " "Port \"vga_r\[7\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639379738215 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1639379738222 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639379738222 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639379738222 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639379738222 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.170 0.250 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639379738223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.060 0.250 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639379738223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.170 0.250 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639379738223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.060 0.250 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639379738223 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1639379738223 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1639379738224 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1639379738238 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639379738294 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639379738294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.830 " "Worst-case setup slack is -12.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379738297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379738297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.830             -31.494 clk  " "  -12.830             -31.494 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379738297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.736               0.000 cmos_pclk  " "    4.736               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379738297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639379738297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.373 " "Worst-case hold slack is 0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379738307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379738307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 clk  " "    0.373               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379738307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 cmos_pclk  " "    0.376               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379738307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639379738307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.844 " "Worst-case recovery slack is 14.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379738314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379738314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.844               0.000 clk  " "   14.844               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379738314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639379738314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.193 " "Worst-case removal slack is 1.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379738319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379738319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.193               0.000 clk  " "    1.193               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379738319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639379738319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.813 " "Worst-case minimum pulse width slack is 4.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379738323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379738323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.813               0.000 cmos_pclk  " "    4.813               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379738323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.890               0.000 clk  " "    8.890               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379738323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639379738323 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379738345 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379738345 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 60 " "Number of Synchronizer Chains Found: 60" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379738345 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379738345 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379738345 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.778 ns " "Worst Case Available Settling Time: 18.778 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379738345 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379738345 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379738345 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379738345 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379738345 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379738345 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639379738345 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639379738351 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1639379738414 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1639379740434 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379740564 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379740564 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379740564 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379740564 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379740564 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379740564 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1639379740564 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1639379740564 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639379740565 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639379740565 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639379740565 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.170 0.250 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639379740565 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.060 0.250 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639379740565 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.170 0.250 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639379740565 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.060 0.250 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639379740565 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1639379740565 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639379740582 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639379740582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.562 " "Worst-case setup slack is -12.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379740584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379740584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.562             -26.364 clk  " "  -12.562             -26.364 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379740584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.042               0.000 cmos_pclk  " "    5.042               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379740584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639379740584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.315 " "Worst-case hold slack is 0.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379740591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379740591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 cmos_pclk  " "    0.315               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379740591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 clk  " "    0.386               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379740591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639379740591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.115 " "Worst-case recovery slack is 15.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379740594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379740594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.115               0.000 clk  " "   15.115               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379740594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639379740594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.197 " "Worst-case removal slack is 1.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379740598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379740598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.197               0.000 clk  " "    1.197               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379740598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639379740598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.778 " "Worst-case minimum pulse width slack is 4.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379740601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379740601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.778               0.000 cmos_pclk  " "    4.778               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379740601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.915               0.000 clk  " "    8.915               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379740601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639379740601 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379740614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379740614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 60 " "Number of Synchronizer Chains Found: 60" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379740614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379740614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379740614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.922 ns " "Worst Case Available Settling Time: 18.922 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379740614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379740614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379740614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379740614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379740614 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379740614 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639379740614 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1639379740617 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1639379740788 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1639379742689 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379742869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379742869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379742869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379742869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379742869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379742869 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1639379742869 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1639379742869 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639379742870 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639379742870 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639379742870 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.170 0.250 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639379742870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.060 0.250 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639379742870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.170 0.250 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639379742870 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.060 0.250 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639379742870 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1639379742870 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639379742875 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639379742875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.028 " "Worst-case setup slack is -8.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379742877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379742877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.028              -8.028 clk  " "   -8.028              -8.028 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379742877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.038               0.000 cmos_pclk  " "    7.038               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379742877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639379742877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379742883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379742883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk  " "    0.181               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379742883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 cmos_pclk  " "    0.182               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379742883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639379742883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.616 " "Worst-case recovery slack is 16.616" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379742887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379742887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.616               0.000 clk  " "   16.616               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379742887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639379742887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.082 " "Worst-case removal slack is 1.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379742890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379742890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.082               0.000 clk  " "    1.082               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379742890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639379742890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.314 " "Worst-case minimum pulse width slack is 4.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379742893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379742893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.314               0.000 cmos_pclk  " "    4.314               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379742893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.499               0.000 clk  " "    8.499               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379742893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639379742893 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379742906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379742906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 60 " "Number of Synchronizer Chains Found: 60" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379742906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379742906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379742906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 20.751 ns " "Worst Case Available Settling Time: 20.751 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379742906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379742906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379742906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379742906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379742906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379742906 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639379742906 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639379742909 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379743134 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379743134 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379743134 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379743134 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379743134 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639379743134 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1639379743134 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1639379743134 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639379743134 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639379743134 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639379743134 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.170 0.250 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639379743135 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.060 0.250 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639379743135 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.170 0.250 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639379743135 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.060 0.250 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639379743135 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1639379743135 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639379743140 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639379743140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.780 " "Worst-case setup slack is -7.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379743142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379743142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.780              -7.780 clk  " "   -7.780              -7.780 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379743142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.651               0.000 cmos_pclk  " "    7.651               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379743142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639379743142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379743149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379743149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 clk  " "    0.171               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379743149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 cmos_pclk  " "    0.171               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379743149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639379743149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.090 " "Worst-case recovery slack is 17.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379743152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379743152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.090               0.000 clk  " "   17.090               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379743152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639379743152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.874 " "Worst-case removal slack is 0.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379743156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379743156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.874               0.000 clk  " "    0.874               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379743156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639379743156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.257 " "Worst-case minimum pulse width slack is 4.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379743159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379743159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.257               0.000 cmos_pclk  " "    4.257               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379743159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.455               0.000 clk  " "    8.455               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639379743159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639379743159 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379743172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379743172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 60 " "Number of Synchronizer Chains Found: 60" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379743172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379743172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379743172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 21.059 ns " "Worst Case Available Settling Time: 21.059 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379743172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379743172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379743172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379743172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379743172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639379743172 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639379743172 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639379745627 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639379745630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 169 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 169 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5235 " "Peak virtual memory: 5235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639379745737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 13 15:15:45 2021 " "Processing ended: Mon Dec 13 15:15:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639379745737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639379745737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639379745737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639379745737 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1639379747311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639379747327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 13 15:15:47 2021 " "Processing started: Mon Dec 13 15:15:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639379747327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1639379747327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ov5640_sdram_vga -c ov5640_sdram_vga " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ov5640_sdram_vga -c ov5640_sdram_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1639379747327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1639379749282 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1639379749390 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov5640_sdram_vga.vo E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/simulation/modelsim/ simulation " "Generated file ov5640_sdram_vga.vo in folder \"E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1639379750667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639379750849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 13 15:15:50 2021 " "Processing ended: Mon Dec 13 15:15:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639379750849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639379750849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639379750849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1639379750849 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 365 s " "Quartus Prime Full Compilation was successful. 0 errors, 365 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1639379751576 ""}
