Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Jan  7 17:20:44 2020
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file ./report/network_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.090        0.000                      0                10814        0.111        0.000                      0                10814        3.750        0.000                       0                  3945  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.090        0.000                      0                10814        0.111        0.000                      0                10814        3.750        0.000                       0                  3945  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 3.673ns (39.665%)  route 5.587ns (60.335%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ap_clk
    SLICE_X22Y10         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]/Q
                         net (fo=110, routed)         0.732     2.223    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/zext_ln40_1_cast14_reg_1180_reg[0]
    SLICE_X22Y9          LUT2 (Prop_lut2_I0_O)        0.124     2.347 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_4/O
                         net (fo=1, routed)           0.000     2.347    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[1]_i_4_n_5
    SLICE_X22Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.723 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.723    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[1]_i_1_n_5
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.942 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.606     3.548    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_10_n_12
    SLICE_X23Y11         LUT5 (Prop_lut5_I2_O)        0.295     3.843 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12/O
                         net (fo=2, routed)           0.329     4.172    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_12_n_5
    SLICE_X20Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5/O
                         net (fo=2, routed)           0.529     4.825    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320[9]_i_5_n_5
    SLICE_X21Y9          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.420     5.245 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_reg_1320_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.699     5.945    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/tmp10_0_0_mid2_fu_640_p2[7]
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704     6.649 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514/CO[3]
                         net (fo=1, routed)           0.000     6.649    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_514_n_5
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.871 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501/O[0]
                         net (fo=1, routed)           0.405     7.276    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_501_n_12
    SLICE_X25Y10         LUT6 (Prop_lut6_I1_O)        0.299     7.575 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_355/O
                         net (fo=1, routed)           0.575     8.150    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_355_n_5
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.274 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_449/ram_reg_0_i_195/O
                         net (fo=1, routed)           0.162     8.436    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_473/grp_depthwise_conv2d_fix_1_fu_449_input_r_address0[8]
    SLICE_X26Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.560 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_473/ram_reg_0_i_58__0/O
                         net (fo=1, routed)           0.413     8.972    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_28
    SLICE_X24Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_493/ram_reg_0_i_8/O
                         net (fo=8, routed)           1.137    10.233    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[8]
    RAMB36_X2Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X2Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                  0.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_auto_restart_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.410     0.410    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_clk
    SLICE_X3Y12          FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_auto_restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/int_auto_restart_reg/Q
                         net (fo=3, routed)           0.067     0.618    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/data0[7]
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.663 r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata[7]_i_2/O
                         net (fo=1, routed)           0.000     0.663    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata[7]
    SLICE_X2Y12          FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3956, unset)         0.432     0.432    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_clk
    SLICE_X2Y12          FDRE                                         r  bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y3   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_425/network_mul_mul_16s_16s_29_1_1_U39/network_mul_mul_16s_16s_29_1_1_DSP48_2_U/p/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X16Y4  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X16Y4  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK



