module part1(SW, HEX0, HEX1);
  input [3:0] SW;
  output [0:6] HEX1, HEX0;

  wire z;
  wire [3:0] A;
  
  
endmodule

module Comparator(V, z);
  input [3:1] V;
  output z;
  
  assign z = V[3]&(V[2]|V[1]);
endmodule

module CircuitA(V, A);
  input [2:0] V;
  output [2:0] A;
  
  assign A[0] = V[0];
  assign A[1] = ~V[1];
  assign A[2] = V[2]&V[1];
endmodule

module 