Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 24 15:52:37 2023
| Host         : LAPTOP-7GOEKSIJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 63 register/latch pins with no clock driven by root clock pin: fpga_clk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: iff/PC_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: st/pos_reg/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[10][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[11][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[12][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[13][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[14][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[15][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[16][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[17][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[18][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[19][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[1][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[20][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[21][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[22][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[23][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[24][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[25][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[26][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[27][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[28][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[29][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[2][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[30][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[31][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[3][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[4][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[5][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[6][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[7][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[8][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ude/register_reg[9][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 785 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.791        0.000                      0                 3136        0.085        0.000                      0                 3136        2.633        0.000                       0                  1343  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
cclk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk  {0.000 25.000}       50.000          20.000          
  clk_out2_cpuclk  {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cclk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk        0.791        0.000                      0                 2707        0.085        0.000                      0                 2707       24.500        0.000                       0                  1167  
  clk_out2_cpuclk       94.089        0.000                      0                  301        0.117        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       16.599        0.000                      0                  656        0.673        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cclk/inst/clk_in1
  To Clock:  cclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cclk/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.978ns  (logic 5.333ns (23.210%)  route 17.645ns (76.790%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 28.743 - 25.000 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.834     1.834    pgr/clk_out1
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.119     1.953 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          2.077     4.030    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.662     6.692 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.520     8.212    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X8Y14          LUT6 (Prop_lut6_I1_O)        0.124     8.336 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.498    10.834    ude/douta[10]
    SLICE_X50Y32         MUXF7 (Prop_muxf7_S_O)       0.292    11.126 r  ude/PC_reg[30]_i_3/O
                         net (fo=1, routed)           0.662    11.788    ude/PC_reg[30]_i_3_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.297    12.085 r  ude/PC[30]_i_2/O
                         net (fo=8, routed)           1.041    13.126    ude/Read_data_1[30]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.124    13.250 r  ude/write_data[14]_i_23/O
                         net (fo=33, routed)          1.329    14.579    ude/write_data[14]_i_23_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.703 r  ude/write_data[14]_i_8/O
                         net (fo=70, routed)          1.035    15.738    pgr/register_reg[27][8]
    SLICE_X51Y18         LUT6 (Prop_lut6_I3_O)        0.124    15.862 f  pgr/write_data[19]_i_22/O
                         net (fo=5, routed)           0.809    16.670    ude/register_reg[27][3]_5
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.794 f  ude/write_data[17]_i_14/O
                         net (fo=2, routed)           0.955    17.750    pgr/register_reg[27][1]_9
    SLICE_X53Y15         LUT6 (Prop_lut6_I2_O)        0.124    17.874 r  pgr/write_data[17]_i_5/O
                         net (fo=1, routed)           1.159    19.032    pgr/write_data[17]_i_5_n_0
    SLICE_X40Y18         LUT6 (Prop_lut6_I3_O)        0.124    19.156 f  pgr/write_data[17]_i_2/O
                         net (fo=2, routed)           0.798    19.954    pgr/ALU_Result[17]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124    20.078 r  pgr/ioread_data_reg[7]_i_15/O
                         net (fo=1, routed)           0.807    20.885    pgr/ioread_data_reg[7]_i_15_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I2_O)        0.124    21.009 r  pgr/ioread_data_reg[7]_i_10/O
                         net (fo=5, routed)           0.439    21.448    pgr/ioread_data_reg[7]_i_10_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.124    21.572 f  pgr/ioread_data_reg[7]_i_5/O
                         net (fo=41, routed)          0.962    22.535    ude/register_reg[27][0]_1
    SLICE_X45Y26         LUT2 (Prop_lut2_I1_O)        0.152    22.687 r  ude/segwrite[21]_i_2/O
                         net (fo=1, routed)           0.851    23.537    ude/segwrite[21]_i_2_n_0
    SLICE_X47Y28         LUT2 (Prop_lut2_I0_O)        0.358    23.895 r  ude/segwrite[21]_i_1/O
                         net (fo=2, routed)           0.772    24.667    ude/D[13]
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.332    24.999 r  ude/ram_i_27/O
                         net (fo=4, routed)           2.009    27.008    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[7]
    RAMB36_X0Y9          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.986    26.986    dm/CLK
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.100    27.086 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.657    28.743    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    28.738    
                         clock uncertainty           -0.202    28.536    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    27.799    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.799    
                         arrival time                         -27.008    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.682ns  (logic 5.095ns (22.463%)  route 17.587ns (77.537%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 28.569 - 25.000 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.834     1.834    pgr/clk_out1
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.119     1.953 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          2.077     4.030    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.662     6.692 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.520     8.212    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X8Y14          LUT6 (Prop_lut6_I1_O)        0.124     8.336 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.498    10.834    ude/douta[10]
    SLICE_X50Y32         MUXF7 (Prop_muxf7_S_O)       0.292    11.126 r  ude/PC_reg[30]_i_3/O
                         net (fo=1, routed)           0.662    11.788    ude/PC_reg[30]_i_3_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.297    12.085 r  ude/PC[30]_i_2/O
                         net (fo=8, routed)           1.041    13.126    ude/Read_data_1[30]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.124    13.250 r  ude/write_data[14]_i_23/O
                         net (fo=33, routed)          1.329    14.579    ude/write_data[14]_i_23_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.703 r  ude/write_data[14]_i_8/O
                         net (fo=70, routed)          1.035    15.738    pgr/register_reg[27][8]
    SLICE_X51Y18         LUT6 (Prop_lut6_I3_O)        0.124    15.862 f  pgr/write_data[19]_i_22/O
                         net (fo=5, routed)           0.809    16.670    ude/register_reg[27][3]_5
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.794 f  ude/write_data[17]_i_14/O
                         net (fo=2, routed)           0.955    17.750    pgr/register_reg[27][1]_9
    SLICE_X53Y15         LUT6 (Prop_lut6_I2_O)        0.124    17.874 r  pgr/write_data[17]_i_5/O
                         net (fo=1, routed)           1.159    19.032    pgr/write_data[17]_i_5_n_0
    SLICE_X40Y18         LUT6 (Prop_lut6_I3_O)        0.124    19.156 f  pgr/write_data[17]_i_2/O
                         net (fo=2, routed)           0.798    19.954    pgr/ALU_Result[17]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124    20.078 r  pgr/ioread_data_reg[7]_i_15/O
                         net (fo=1, routed)           0.807    20.885    pgr/ioread_data_reg[7]_i_15_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I2_O)        0.124    21.009 r  pgr/ioread_data_reg[7]_i_10/O
                         net (fo=5, routed)           0.439    21.448    pgr/ioread_data_reg[7]_i_10_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.124    21.572 f  pgr/ioread_data_reg[7]_i_5/O
                         net (fo=41, routed)          1.021    22.593    ude/register_reg[27][0]_1
    SLICE_X47Y28         LUT2 (Prop_lut2_I1_O)        0.124    22.717 r  ude/segwrite[17]_i_2/O
                         net (fo=1, routed)           0.996    23.713    ude/segwrite[17]_i_2_n_0
    SLICE_X47Y31         LUT2 (Prop_lut2_I0_O)        0.153    23.866 r  ude/segwrite[17]_i_1/O
                         net (fo=2, routed)           0.561    24.427    ude/D[9]
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.327    24.754 r  ude/ram_i_31/O
                         net (fo=4, routed)           1.959    26.712    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y8          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.986    26.986    dm/CLK
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.100    27.086 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.483    28.569    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    28.564    
                         clock uncertainty           -0.202    28.362    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    27.625    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.625    
                         arrival time                         -26.712    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.651ns  (logic 5.093ns (22.485%)  route 17.558ns (77.515%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 28.569 - 25.000 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.834     1.834    pgr/clk_out1
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.119     1.953 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          2.077     4.030    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.662     6.692 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.520     8.212    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X8Y14          LUT6 (Prop_lut6_I1_O)        0.124     8.336 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.498    10.834    ude/douta[10]
    SLICE_X50Y32         MUXF7 (Prop_muxf7_S_O)       0.292    11.126 r  ude/PC_reg[30]_i_3/O
                         net (fo=1, routed)           0.662    11.788    ude/PC_reg[30]_i_3_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.297    12.085 r  ude/PC[30]_i_2/O
                         net (fo=8, routed)           1.041    13.126    ude/Read_data_1[30]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.124    13.250 r  ude/write_data[14]_i_23/O
                         net (fo=33, routed)          1.329    14.579    ude/write_data[14]_i_23_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.703 r  ude/write_data[14]_i_8/O
                         net (fo=70, routed)          1.035    15.738    pgr/register_reg[27][8]
    SLICE_X51Y18         LUT6 (Prop_lut6_I3_O)        0.124    15.862 f  pgr/write_data[19]_i_22/O
                         net (fo=5, routed)           0.809    16.670    ude/register_reg[27][3]_5
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.794 f  ude/write_data[17]_i_14/O
                         net (fo=2, routed)           0.955    17.750    pgr/register_reg[27][1]_9
    SLICE_X53Y15         LUT6 (Prop_lut6_I2_O)        0.124    17.874 r  pgr/write_data[17]_i_5/O
                         net (fo=1, routed)           1.159    19.032    pgr/write_data[17]_i_5_n_0
    SLICE_X40Y18         LUT6 (Prop_lut6_I3_O)        0.124    19.156 f  pgr/write_data[17]_i_2/O
                         net (fo=2, routed)           0.798    19.954    pgr/ALU_Result[17]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124    20.078 r  pgr/ioread_data_reg[7]_i_15/O
                         net (fo=1, routed)           0.807    20.885    pgr/ioread_data_reg[7]_i_15_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I2_O)        0.124    21.009 r  pgr/ioread_data_reg[7]_i_10/O
                         net (fo=5, routed)           0.439    21.448    pgr/ioread_data_reg[7]_i_10_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.124    21.572 f  pgr/ioread_data_reg[7]_i_5/O
                         net (fo=41, routed)          1.276    22.848    ude/register_reg[27][0]_1
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.152    23.000 r  ude/segwrite[22]_i_2/O
                         net (fo=1, routed)           0.821    23.821    ude/segwrite[22]_i_2_n_0
    SLICE_X45Y32         LUT2 (Prop_lut2_I0_O)        0.326    24.147 r  ude/segwrite[22]_i_1/O
                         net (fo=2, routed)           0.571    24.718    ude/D[14]
    SLICE_X46Y35         LUT4 (Prop_lut4_I3_O)        0.124    24.842 r  ude/ram_i_26/O
                         net (fo=4, routed)           1.839    26.681    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[8]
    RAMB36_X0Y8          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.986    26.986    dm/CLK
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.100    27.086 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.483    28.569    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    28.564    
                         clock uncertainty           -0.202    28.362    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    27.625    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.625    
                         arrival time                         -26.681    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.645ns  (logic 5.333ns (23.550%)  route 17.312ns (76.450%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 28.569 - 25.000 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.834     1.834    pgr/clk_out1
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.119     1.953 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          2.077     4.030    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.662     6.692 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.520     8.212    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X8Y14          LUT6 (Prop_lut6_I1_O)        0.124     8.336 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.498    10.834    ude/douta[10]
    SLICE_X50Y32         MUXF7 (Prop_muxf7_S_O)       0.292    11.126 r  ude/PC_reg[30]_i_3/O
                         net (fo=1, routed)           0.662    11.788    ude/PC_reg[30]_i_3_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.297    12.085 r  ude/PC[30]_i_2/O
                         net (fo=8, routed)           1.041    13.126    ude/Read_data_1[30]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.124    13.250 r  ude/write_data[14]_i_23/O
                         net (fo=33, routed)          1.329    14.579    ude/write_data[14]_i_23_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.703 r  ude/write_data[14]_i_8/O
                         net (fo=70, routed)          1.035    15.738    pgr/register_reg[27][8]
    SLICE_X51Y18         LUT6 (Prop_lut6_I3_O)        0.124    15.862 f  pgr/write_data[19]_i_22/O
                         net (fo=5, routed)           0.809    16.670    ude/register_reg[27][3]_5
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.794 f  ude/write_data[17]_i_14/O
                         net (fo=2, routed)           0.955    17.750    pgr/register_reg[27][1]_9
    SLICE_X53Y15         LUT6 (Prop_lut6_I2_O)        0.124    17.874 r  pgr/write_data[17]_i_5/O
                         net (fo=1, routed)           1.159    19.032    pgr/write_data[17]_i_5_n_0
    SLICE_X40Y18         LUT6 (Prop_lut6_I3_O)        0.124    19.156 f  pgr/write_data[17]_i_2/O
                         net (fo=2, routed)           0.798    19.954    pgr/ALU_Result[17]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124    20.078 r  pgr/ioread_data_reg[7]_i_15/O
                         net (fo=1, routed)           0.807    20.885    pgr/ioread_data_reg[7]_i_15_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I2_O)        0.124    21.009 r  pgr/ioread_data_reg[7]_i_10/O
                         net (fo=5, routed)           0.439    21.448    pgr/ioread_data_reg[7]_i_10_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.124    21.572 f  pgr/ioread_data_reg[7]_i_5/O
                         net (fo=41, routed)          0.962    22.535    ude/register_reg[27][0]_1
    SLICE_X45Y26         LUT2 (Prop_lut2_I1_O)        0.152    22.687 r  ude/segwrite[21]_i_2/O
                         net (fo=1, routed)           0.851    23.537    ude/segwrite[21]_i_2_n_0
    SLICE_X47Y28         LUT2 (Prop_lut2_I0_O)        0.358    23.895 r  ude/segwrite[21]_i_1/O
                         net (fo=2, routed)           0.772    24.667    ude/D[13]
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.332    24.999 r  ude/ram_i_27/O
                         net (fo=4, routed)           1.677    26.676    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[7]
    RAMB36_X0Y8          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.986    26.986    dm/CLK
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.100    27.086 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.483    28.569    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    28.564    
                         clock uncertainty           -0.202    28.362    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    27.625    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.625    
                         arrival time                         -26.676    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.599ns  (logic 5.115ns (22.633%)  route 17.484ns (77.367%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 28.569 - 25.000 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.834     1.834    pgr/clk_out1
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.119     1.953 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          2.077     4.030    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.662     6.692 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.520     8.212    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X8Y14          LUT6 (Prop_lut6_I1_O)        0.124     8.336 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.498    10.834    ude/douta[10]
    SLICE_X50Y32         MUXF7 (Prop_muxf7_S_O)       0.292    11.126 r  ude/PC_reg[30]_i_3/O
                         net (fo=1, routed)           0.662    11.788    ude/PC_reg[30]_i_3_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.297    12.085 r  ude/PC[30]_i_2/O
                         net (fo=8, routed)           1.041    13.126    ude/Read_data_1[30]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.124    13.250 r  ude/write_data[14]_i_23/O
                         net (fo=33, routed)          1.329    14.579    ude/write_data[14]_i_23_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.703 r  ude/write_data[14]_i_8/O
                         net (fo=70, routed)          1.035    15.738    pgr/register_reg[27][8]
    SLICE_X51Y18         LUT6 (Prop_lut6_I3_O)        0.124    15.862 f  pgr/write_data[19]_i_22/O
                         net (fo=5, routed)           0.809    16.670    ude/register_reg[27][3]_5
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.794 f  ude/write_data[17]_i_14/O
                         net (fo=2, routed)           0.955    17.750    pgr/register_reg[27][1]_9
    SLICE_X53Y15         LUT6 (Prop_lut6_I2_O)        0.124    17.874 r  pgr/write_data[17]_i_5/O
                         net (fo=1, routed)           1.159    19.032    pgr/write_data[17]_i_5_n_0
    SLICE_X40Y18         LUT6 (Prop_lut6_I3_O)        0.124    19.156 f  pgr/write_data[17]_i_2/O
                         net (fo=2, routed)           0.798    19.954    pgr/ALU_Result[17]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124    20.078 r  pgr/ioread_data_reg[7]_i_15/O
                         net (fo=1, routed)           0.807    20.885    pgr/ioread_data_reg[7]_i_15_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I2_O)        0.124    21.009 r  pgr/ioread_data_reg[7]_i_10/O
                         net (fo=5, routed)           0.439    21.448    pgr/ioread_data_reg[7]_i_10_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.124    21.572 f  pgr/ioread_data_reg[7]_i_5/O
                         net (fo=41, routed)          1.414    22.986    ude/register_reg[27][0]_1
    SLICE_X46Y25         LUT2 (Prop_lut2_I1_O)        0.152    23.138 r  ude/segwrite[16]_i_2/O
                         net (fo=1, routed)           0.749    23.887    ude/segwrite[16]_i_2_n_0
    SLICE_X47Y31         LUT2 (Prop_lut2_I0_O)        0.348    24.235 r  ude/segwrite[16]_i_1/O
                         net (fo=2, routed)           0.699    24.934    ude/D[8]
    SLICE_X47Y35         LUT4 (Prop_lut4_I3_O)        0.124    25.058 r  ude/ram_i_32/O
                         net (fo=4, routed)           1.571    26.630    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y8          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.986    26.986    dm/CLK
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.100    27.086 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.483    28.569    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    28.564    
                         clock uncertainty           -0.202    28.362    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    27.625    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.625    
                         arrival time                         -26.630    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.189ns  (logic 5.319ns (23.972%)  route 16.870ns (76.028%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.235ns = ( 28.235 - 25.000 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.834     1.834    pgr/clk_out1
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.119     1.953 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          2.077     4.030    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.662     6.692 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.520     8.212    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X8Y14          LUT6 (Prop_lut6_I1_O)        0.124     8.336 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.498    10.834    ude/douta[10]
    SLICE_X50Y32         MUXF7 (Prop_muxf7_S_O)       0.292    11.126 r  ude/PC_reg[30]_i_3/O
                         net (fo=1, routed)           0.662    11.788    ude/PC_reg[30]_i_3_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.297    12.085 r  ude/PC[30]_i_2/O
                         net (fo=8, routed)           1.041    13.126    ude/Read_data_1[30]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.124    13.250 r  ude/write_data[14]_i_23/O
                         net (fo=33, routed)          1.329    14.579    ude/write_data[14]_i_23_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.703 r  ude/write_data[14]_i_8/O
                         net (fo=70, routed)          1.035    15.738    pgr/register_reg[27][8]
    SLICE_X51Y18         LUT6 (Prop_lut6_I3_O)        0.124    15.862 f  pgr/write_data[19]_i_22/O
                         net (fo=5, routed)           0.809    16.670    ude/register_reg[27][3]_5
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.794 f  ude/write_data[17]_i_14/O
                         net (fo=2, routed)           0.955    17.750    pgr/register_reg[27][1]_9
    SLICE_X53Y15         LUT6 (Prop_lut6_I2_O)        0.124    17.874 r  pgr/write_data[17]_i_5/O
                         net (fo=1, routed)           1.159    19.032    pgr/write_data[17]_i_5_n_0
    SLICE_X40Y18         LUT6 (Prop_lut6_I3_O)        0.124    19.156 f  pgr/write_data[17]_i_2/O
                         net (fo=2, routed)           0.798    19.954    pgr/ALU_Result[17]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124    20.078 r  pgr/ioread_data_reg[7]_i_15/O
                         net (fo=1, routed)           0.807    20.885    pgr/ioread_data_reg[7]_i_15_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I2_O)        0.124    21.009 r  pgr/ioread_data_reg[7]_i_10/O
                         net (fo=5, routed)           0.439    21.448    pgr/ioread_data_reg[7]_i_10_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.124    21.572 f  pgr/ioread_data_reg[7]_i_5/O
                         net (fo=41, routed)          1.328    22.900    ude/register_reg[27][0]_1
    SLICE_X49Y24         LUT2 (Prop_lut2_I1_O)        0.150    23.050 r  ude/segwrite[27]_i_2/O
                         net (fo=1, routed)           1.292    24.342    ude/segwrite[27]_i_2_n_0
    SLICE_X49Y31         LUT2 (Prop_lut2_I0_O)        0.352    24.694 r  ude/segwrite[27]_i_1/O
                         net (fo=2, routed)           0.173    24.867    ude/D[19]
    SLICE_X49Y31         LUT4 (Prop_lut4_I3_O)        0.326    25.193 r  ude/ram_i_21/O
                         net (fo=4, routed)           1.026    26.219    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[4]
    RAMB36_X2Y7          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.986    26.986    dm/CLK
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.100    27.086 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.149    28.235    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    28.230    
                         clock uncertainty           -0.202    28.028    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    27.291    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.291    
                         arrival time                         -26.219    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.697ns  (logic 5.115ns (22.536%)  route 17.582ns (77.464%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 28.743 - 25.000 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.834     1.834    pgr/clk_out1
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.119     1.953 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          2.077     4.030    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.662     6.692 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.520     8.212    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X8Y14          LUT6 (Prop_lut6_I1_O)        0.124     8.336 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.498    10.834    ude/douta[10]
    SLICE_X50Y32         MUXF7 (Prop_muxf7_S_O)       0.292    11.126 r  ude/PC_reg[30]_i_3/O
                         net (fo=1, routed)           0.662    11.788    ude/PC_reg[30]_i_3_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.297    12.085 r  ude/PC[30]_i_2/O
                         net (fo=8, routed)           1.041    13.126    ude/Read_data_1[30]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.124    13.250 r  ude/write_data[14]_i_23/O
                         net (fo=33, routed)          1.329    14.579    ude/write_data[14]_i_23_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.703 r  ude/write_data[14]_i_8/O
                         net (fo=70, routed)          1.035    15.738    pgr/register_reg[27][8]
    SLICE_X51Y18         LUT6 (Prop_lut6_I3_O)        0.124    15.862 f  pgr/write_data[19]_i_22/O
                         net (fo=5, routed)           0.809    16.670    ude/register_reg[27][3]_5
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.794 f  ude/write_data[17]_i_14/O
                         net (fo=2, routed)           0.955    17.750    pgr/register_reg[27][1]_9
    SLICE_X53Y15         LUT6 (Prop_lut6_I2_O)        0.124    17.874 r  pgr/write_data[17]_i_5/O
                         net (fo=1, routed)           1.159    19.032    pgr/write_data[17]_i_5_n_0
    SLICE_X40Y18         LUT6 (Prop_lut6_I3_O)        0.124    19.156 f  pgr/write_data[17]_i_2/O
                         net (fo=2, routed)           0.798    19.954    pgr/ALU_Result[17]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124    20.078 r  pgr/ioread_data_reg[7]_i_15/O
                         net (fo=1, routed)           0.807    20.885    pgr/ioread_data_reg[7]_i_15_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I2_O)        0.124    21.009 r  pgr/ioread_data_reg[7]_i_10/O
                         net (fo=5, routed)           0.439    21.448    pgr/ioread_data_reg[7]_i_10_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.124    21.572 f  pgr/ioread_data_reg[7]_i_5/O
                         net (fo=41, routed)          1.414    22.986    ude/register_reg[27][0]_1
    SLICE_X46Y25         LUT2 (Prop_lut2_I1_O)        0.152    23.138 r  ude/segwrite[16]_i_2/O
                         net (fo=1, routed)           0.749    23.887    ude/segwrite[16]_i_2_n_0
    SLICE_X47Y31         LUT2 (Prop_lut2_I0_O)        0.348    24.235 r  ude/segwrite[16]_i_1/O
                         net (fo=2, routed)           0.699    24.934    ude/D[8]
    SLICE_X47Y35         LUT4 (Prop_lut4_I3_O)        0.124    25.058 r  ude/ram_i_32/O
                         net (fo=4, routed)           1.669    26.727    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y9          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.986    26.986    dm/CLK
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.100    27.086 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.657    28.743    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    28.738    
                         clock uncertainty           -0.202    28.536    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    27.799    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.799    
                         arrival time                         -26.727    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.678ns  (logic 5.095ns (22.467%)  route 17.583ns (77.533%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 28.743 - 25.000 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.834     1.834    pgr/clk_out1
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.119     1.953 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          2.077     4.030    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.662     6.692 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.520     8.212    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X8Y14          LUT6 (Prop_lut6_I1_O)        0.124     8.336 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.498    10.834    ude/douta[10]
    SLICE_X50Y32         MUXF7 (Prop_muxf7_S_O)       0.292    11.126 r  ude/PC_reg[30]_i_3/O
                         net (fo=1, routed)           0.662    11.788    ude/PC_reg[30]_i_3_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.297    12.085 r  ude/PC[30]_i_2/O
                         net (fo=8, routed)           1.041    13.126    ude/Read_data_1[30]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.124    13.250 r  ude/write_data[14]_i_23/O
                         net (fo=33, routed)          1.329    14.579    ude/write_data[14]_i_23_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.703 r  ude/write_data[14]_i_8/O
                         net (fo=70, routed)          1.035    15.738    pgr/register_reg[27][8]
    SLICE_X51Y18         LUT6 (Prop_lut6_I3_O)        0.124    15.862 f  pgr/write_data[19]_i_22/O
                         net (fo=5, routed)           0.809    16.670    ude/register_reg[27][3]_5
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.794 f  ude/write_data[17]_i_14/O
                         net (fo=2, routed)           0.955    17.750    pgr/register_reg[27][1]_9
    SLICE_X53Y15         LUT6 (Prop_lut6_I2_O)        0.124    17.874 r  pgr/write_data[17]_i_5/O
                         net (fo=1, routed)           1.159    19.032    pgr/write_data[17]_i_5_n_0
    SLICE_X40Y18         LUT6 (Prop_lut6_I3_O)        0.124    19.156 f  pgr/write_data[17]_i_2/O
                         net (fo=2, routed)           0.798    19.954    pgr/ALU_Result[17]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124    20.078 r  pgr/ioread_data_reg[7]_i_15/O
                         net (fo=1, routed)           0.807    20.885    pgr/ioread_data_reg[7]_i_15_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I2_O)        0.124    21.009 r  pgr/ioread_data_reg[7]_i_10/O
                         net (fo=5, routed)           0.439    21.448    pgr/ioread_data_reg[7]_i_10_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.124    21.572 f  pgr/ioread_data_reg[7]_i_5/O
                         net (fo=41, routed)          1.021    22.593    ude/register_reg[27][0]_1
    SLICE_X47Y28         LUT2 (Prop_lut2_I1_O)        0.124    22.717 r  ude/segwrite[17]_i_2/O
                         net (fo=1, routed)           0.996    23.713    ude/segwrite[17]_i_2_n_0
    SLICE_X47Y31         LUT2 (Prop_lut2_I0_O)        0.153    23.866 r  ude/segwrite[17]_i_1/O
                         net (fo=2, routed)           0.561    24.427    ude/D[9]
    SLICE_X47Y33         LUT4 (Prop_lut4_I3_O)        0.327    24.754 r  ude/ram_i_31/O
                         net (fo=4, routed)           1.955    26.708    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y9          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.986    26.986    dm/CLK
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.100    27.086 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.657    28.743    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    28.738    
                         clock uncertainty           -0.202    28.536    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    27.799    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.799    
                         arrival time                         -26.708    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.540ns  (logic 5.115ns (22.693%)  route 17.425ns (77.307%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 28.655 - 25.000 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.834     1.834    pgr/clk_out1
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.119     1.953 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          2.077     4.030    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.662     6.692 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.520     8.212    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X8Y14          LUT6 (Prop_lut6_I1_O)        0.124     8.336 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.498    10.834    ude/douta[10]
    SLICE_X50Y32         MUXF7 (Prop_muxf7_S_O)       0.292    11.126 r  ude/PC_reg[30]_i_3/O
                         net (fo=1, routed)           0.662    11.788    ude/PC_reg[30]_i_3_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.297    12.085 r  ude/PC[30]_i_2/O
                         net (fo=8, routed)           1.041    13.126    ude/Read_data_1[30]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.124    13.250 r  ude/write_data[14]_i_23/O
                         net (fo=33, routed)          1.329    14.579    ude/write_data[14]_i_23_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.703 r  ude/write_data[14]_i_8/O
                         net (fo=70, routed)          1.035    15.738    pgr/register_reg[27][8]
    SLICE_X51Y18         LUT6 (Prop_lut6_I3_O)        0.124    15.862 f  pgr/write_data[19]_i_22/O
                         net (fo=5, routed)           0.809    16.670    ude/register_reg[27][3]_5
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.794 f  ude/write_data[17]_i_14/O
                         net (fo=2, routed)           0.955    17.750    pgr/register_reg[27][1]_9
    SLICE_X53Y15         LUT6 (Prop_lut6_I2_O)        0.124    17.874 r  pgr/write_data[17]_i_5/O
                         net (fo=1, routed)           1.159    19.032    pgr/write_data[17]_i_5_n_0
    SLICE_X40Y18         LUT6 (Prop_lut6_I3_O)        0.124    19.156 f  pgr/write_data[17]_i_2/O
                         net (fo=2, routed)           0.798    19.954    pgr/ALU_Result[17]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124    20.078 r  pgr/ioread_data_reg[7]_i_15/O
                         net (fo=1, routed)           0.807    20.885    pgr/ioread_data_reg[7]_i_15_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I2_O)        0.124    21.009 r  pgr/ioread_data_reg[7]_i_10/O
                         net (fo=5, routed)           0.439    21.448    pgr/ioread_data_reg[7]_i_10_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.124    21.572 f  pgr/ioread_data_reg[7]_i_5/O
                         net (fo=41, routed)          1.414    22.986    ude/register_reg[27][0]_1
    SLICE_X46Y25         LUT2 (Prop_lut2_I1_O)        0.152    23.138 r  ude/segwrite[16]_i_2/O
                         net (fo=1, routed)           0.749    23.887    ude/segwrite[16]_i_2_n_0
    SLICE_X47Y31         LUT2 (Prop_lut2_I0_O)        0.348    24.235 r  ude/segwrite[16]_i_1/O
                         net (fo=2, routed)           0.699    24.934    ude/D[8]
    SLICE_X47Y35         LUT4 (Prop_lut4_I3_O)        0.124    25.058 r  ude/ram_i_32/O
                         net (fo=4, routed)           1.512    26.571    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y7          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.986    26.986    dm/CLK
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.100    27.086 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.569    28.655    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    28.650    
                         clock uncertainty           -0.202    28.448    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    27.711    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.711    
                         arrival time                         -26.571    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        22.616ns  (logic 5.096ns (22.532%)  route 17.520ns (77.468%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT4=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 28.743 - 25.000 ) 
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.398ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -0.096    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.834     1.834    pgr/clk_out1
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.119     1.953 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          2.077     4.030    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.662     6.692 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.520     8.212    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X8Y14          LUT6 (Prop_lut6_I1_O)        0.124     8.336 r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.498    10.834    ude/douta[10]
    SLICE_X50Y32         MUXF7 (Prop_muxf7_S_O)       0.292    11.126 r  ude/PC_reg[30]_i_3/O
                         net (fo=1, routed)           0.662    11.788    ude/PC_reg[30]_i_3_n_0
    SLICE_X50Y30         LUT6 (Prop_lut6_I0_O)        0.297    12.085 r  ude/PC[30]_i_2/O
                         net (fo=8, routed)           1.041    13.126    ude/Read_data_1[30]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.124    13.250 r  ude/write_data[14]_i_23/O
                         net (fo=33, routed)          1.329    14.579    ude/write_data[14]_i_23_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.703 r  ude/write_data[14]_i_8/O
                         net (fo=70, routed)          1.035    15.738    pgr/register_reg[27][8]
    SLICE_X51Y18         LUT6 (Prop_lut6_I3_O)        0.124    15.862 f  pgr/write_data[19]_i_22/O
                         net (fo=5, routed)           0.809    16.670    ude/register_reg[27][3]_5
    SLICE_X53Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.794 f  ude/write_data[17]_i_14/O
                         net (fo=2, routed)           0.955    17.750    pgr/register_reg[27][1]_9
    SLICE_X53Y15         LUT6 (Prop_lut6_I2_O)        0.124    17.874 r  pgr/write_data[17]_i_5/O
                         net (fo=1, routed)           1.159    19.032    pgr/write_data[17]_i_5_n_0
    SLICE_X40Y18         LUT6 (Prop_lut6_I3_O)        0.124    19.156 f  pgr/write_data[17]_i_2/O
                         net (fo=2, routed)           0.798    19.954    pgr/ALU_Result[17]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124    20.078 r  pgr/ioread_data_reg[7]_i_15/O
                         net (fo=1, routed)           0.807    20.885    pgr/ioread_data_reg[7]_i_15_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I2_O)        0.124    21.009 r  pgr/ioread_data_reg[7]_i_10/O
                         net (fo=5, routed)           0.439    21.448    pgr/ioread_data_reg[7]_i_10_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.124    21.572 f  pgr/ioread_data_reg[7]_i_5/O
                         net (fo=41, routed)          0.962    22.535    ude/register_reg[27][0]_1
    SLICE_X45Y26         LUT2 (Prop_lut2_I1_O)        0.124    22.659 r  ude/segwrite[15]_i_2/O
                         net (fo=1, routed)           0.950    23.609    ude/segwrite[15]_i_2_n_0
    SLICE_X45Y30         LUT2 (Prop_lut2_I0_O)        0.154    23.763 r  ude/segwrite[15]_i_1/O
                         net (fo=2, routed)           0.700    24.462    ude/D[7]
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.327    24.789 r  ude/ram_i_33/O
                         net (fo=4, routed)           1.857    26.647    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y9          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.986    26.986    dm/CLK
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.100    27.086 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.657    28.743    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    28.738    
                         clock uncertainty           -0.202    28.536    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    27.799    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.799    
                         arrival time                         -26.647    
  -------------------------------------------------------------------
                         slack                                  1.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ude/write_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ude/register_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.121%)  route 0.245ns (59.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.553     0.553    ude/clk_out1
    SLICE_X42Y21         FDRE                                         r  ude/write_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  ude/write_data_reg[5]/Q
                         net (fo=31, routed)          0.245     0.961    ude/write_data[5]
    SLICE_X34Y21         FDRE                                         r  ude/register_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.819     0.819    ude/clk_out1
    SLICE_X34Y21         FDRE                                         r  ude/register_reg[7][5]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X34Y21         FDRE (Hold_fdre_C_D)         0.063     0.877    ude/register_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ude/write_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ude/register_reg[26][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.583%)  route 0.240ns (59.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.550     0.550    ude/clk_out1
    SLICE_X38Y24         FDRE                                         r  ude/write_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  ude/write_data_reg[16]/Q
                         net (fo=31, routed)          0.240     0.954    ude/write_data[16]
    SLICE_X34Y23         FDRE                                         r  ude/register_reg[26][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.816     0.816    ude/clk_out1
    SLICE_X34Y23         FDRE                                         r  ude/register_reg[26][16]/C
                         clock pessimism             -0.005     0.811    
    SLICE_X34Y23         FDRE (Hold_fdre_C_D)         0.052     0.863    ude/register_reg[26][16]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ude/write_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ude/register_reg[14][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.834%)  route 0.294ns (64.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.551     0.551    ude/clk_out1
    SLICE_X38Y26         FDRE                                         r  ude/write_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.164     0.715 r  ude/write_data_reg[21]/Q
                         net (fo=31, routed)          0.294     1.008    ude/write_data[21]
    SLICE_X34Y27         FDRE                                         r  ude/register_reg[14][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.818     0.818    ude/clk_out1
    SLICE_X34Y27         FDRE                                         r  ude/register_reg[14][21]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.063     0.876    ude/register_reg[14][21]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ude/write_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ude/register_reg[26][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.791%)  route 0.332ns (70.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.554     0.554    ude/clk_out1
    SLICE_X41Y20         FDRE                                         r  ude/write_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  ude/write_data_reg[9]/Q
                         net (fo=31, routed)          0.332     1.027    ude/write_data[9]
    SLICE_X34Y19         FDRE                                         r  ude/register_reg[26][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.821     0.821    ude/clk_out1
    SLICE_X34Y19         FDRE                                         r  ude/register_reg[26][9]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.063     0.879    ude/register_reg[26][9]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ude/write_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ude/register_reg[12][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.164ns (33.536%)  route 0.325ns (66.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.553     0.553    ude/clk_out1
    SLICE_X42Y21         FDRE                                         r  ude/write_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  ude/write_data_reg[5]/Q
                         net (fo=31, routed)          0.325     1.042    ude/write_data[5]
    SLICE_X32Y20         FDRE                                         r  ude/register_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.821     0.821    ude/clk_out1
    SLICE_X32Y20         FDRE                                         r  ude/register_reg[12][5]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.070     0.886    ude/register_reg[12][5]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ude/write_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ude/register_reg[20][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.509%)  route 0.337ns (70.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.553     0.553    ude/clk_out1
    SLICE_X41Y27         FDRE                                         r  ude/write_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ude/write_data_reg[17]/Q
                         net (fo=31, routed)          0.337     1.030    ude/write_data[17]
    SLICE_X34Y25         FDRE                                         r  ude/register_reg[20][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.815     0.815    ude/clk_out1
    SLICE_X34Y25         FDRE                                         r  ude/register_reg[20][17]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.052     0.862    ude/register_reg[20][17]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ude/write_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ude/register_reg[31][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.165%)  route 0.360ns (71.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.554     0.554    ude/clk_out1
    SLICE_X41Y20         FDRE                                         r  ude/write_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  ude/write_data_reg[11]/Q
                         net (fo=31, routed)          0.360     1.054    ude/write_data[11]
    SLICE_X34Y15         FDRE                                         r  ude/register_reg[31][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.825     0.825    ude/clk_out1
    SLICE_X34Y15         FDRE                                         r  ude/register_reg[31][11]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.059     0.879    ude/register_reg[31][11]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ude/write_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ude/register_reg[13][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.904%)  route 0.142ns (50.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.554     0.554    ude/clk_out1
    SLICE_X41Y20         FDRE                                         r  ude/write_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  ude/write_data_reg[15]/Q
                         net (fo=31, routed)          0.142     0.836    ude/write_data[15]
    SLICE_X38Y21         FDRE                                         r  ude/register_reg[13][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.820     0.820    ude/clk_out1
    SLICE_X38Y21         FDRE                                         r  ude/register_reg[13][15]/C
                         clock pessimism             -0.234     0.586    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.059     0.645    ude/register_reg[13][15]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ude/write_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ude/register_reg[12][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.306%)  route 0.360ns (68.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.550     0.550    ude/clk_out1
    SLICE_X38Y24         FDRE                                         r  ude/write_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  ude/write_data_reg[16]/Q
                         net (fo=31, routed)          0.360     1.073    ude/write_data[16]
    SLICE_X32Y20         FDRE                                         r  ude/register_reg[12][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.821     0.821    ude/clk_out1
    SLICE_X32Y20         FDRE                                         r  ude/register_reg[12][16]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.066     0.882    ude/register_reg[12][16]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ude/write_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ude/register_reg[5][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.164ns (31.069%)  route 0.364ns (68.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.551     0.551    ude/clk_out1
    SLICE_X38Y26         FDRE                                         r  ude/write_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.164     0.715 r  ude/write_data_reg[21]/Q
                         net (fo=31, routed)          0.364     1.078    ude/write_data[21]
    SLICE_X33Y28         FDRE                                         r  ude/register_reg[5][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.820     0.820    ude/clk_out1
    SLICE_X33Y28         FDRE                                         r  ude/register_reg[5][21]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X33Y28         FDRE (Hold_fdre_C_D)         0.070     0.885    ude/register_reg[5][21]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cclk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y6     dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y6     dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y5     dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y5     dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y7     dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y7     dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y8     dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y8     dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y4     pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y4     pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X55Y27    ude/register_reg[8][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y23    ude/register_reg[8][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y28    ude/register_reg[8][18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X55Y27    ude/register_reg[8][23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y28    ude/register_reg[8][29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y28    ude/register_reg[8][30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X49Y28    ude/register_reg[8][31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X40Y18    ude/register_reg[8][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y26    ude/register_reg[9][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X55Y22    ude/register_reg[9][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X44Y19    iff/link_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X39Y19    ude/register_reg[10][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X44Y19    iff/link_addr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X44Y19    iff/link_addr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y25    ude/register_reg[13][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y25    ude/register_reg[13][23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X38Y19    ude/register_reg[14][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X31Y15    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X31Y15    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X31Y19    ude/register_reg[17][15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       94.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.089ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 1.323ns (24.256%)  route 4.131ns (75.744%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 101.440 - 100.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561     1.561    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.419     1.980 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.077     3.058    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.329     3.387 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.501     3.888    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.327     4.215 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.960     5.175    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.299 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.964     6.263    uart/inst/upg_inst/uart_wen5_out
    SLICE_X36Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.387 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.628     7.016    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X39Y35         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479   101.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    98.333 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    99.909    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.440   101.440    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y35         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism              0.095   101.535    
                         clock uncertainty           -0.226   101.309    
    SLICE_X39Y35         FDCE (Setup_fdce_C_CE)      -0.205   101.104    uart/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                        101.104    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                 94.089    

Slack (MET) :             94.089ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 1.323ns (24.256%)  route 4.131ns (75.744%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 101.440 - 100.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561     1.561    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.419     1.980 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.077     3.058    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.329     3.387 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.501     3.888    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.327     4.215 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.960     5.175    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.299 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.964     6.263    uart/inst/upg_inst/uart_wen5_out
    SLICE_X36Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.387 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.628     7.016    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X39Y35         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479   101.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    98.333 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    99.909    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.440   101.440    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y35         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism              0.095   101.535    
                         clock uncertainty           -0.226   101.309    
    SLICE_X39Y35         FDCE (Setup_fdce_C_CE)      -0.205   101.104    uart/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                        101.104    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                 94.089    

Slack (MET) :             94.326ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 1.323ns (25.360%)  route 3.894ns (74.640%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 101.440 - 100.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561     1.561    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.419     1.980 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.077     3.058    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.329     3.387 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.501     3.888    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.327     4.215 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.960     5.175    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.299 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.964     6.263    uart/inst/upg_inst/uart_wen5_out
    SLICE_X36Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.387 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.391     6.778    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y36         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479   101.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    98.333 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    99.909    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.440   101.440    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y36         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism              0.095   101.535    
                         clock uncertainty           -0.226   101.309    
    SLICE_X36Y36         FDCE (Setup_fdce_C_CE)      -0.205   101.104    uart/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                        101.104    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                 94.326    

Slack (MET) :             94.326ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 1.323ns (25.360%)  route 3.894ns (74.640%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 101.440 - 100.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561     1.561    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.419     1.980 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.077     3.058    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.329     3.387 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.501     3.888    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.327     4.215 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.960     5.175    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.299 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.964     6.263    uart/inst/upg_inst/uart_wen5_out
    SLICE_X36Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.387 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.391     6.778    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y36         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479   101.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    98.333 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    99.909    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.440   101.440    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y36         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism              0.095   101.535    
                         clock uncertainty           -0.226   101.309    
    SLICE_X36Y36         FDCE (Setup_fdce_C_CE)      -0.205   101.104    uart/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                        101.104    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                 94.326    

Slack (MET) :             94.392ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 1.323ns (25.554%)  route 3.854ns (74.446%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 101.441 - 100.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561     1.561    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.419     1.980 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.077     3.058    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.329     3.387 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.501     3.888    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.327     4.215 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.960     5.175    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.299 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.964     6.263    uart/inst/upg_inst/uart_wen5_out
    SLICE_X36Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.387 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.351     6.739    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479   101.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    98.333 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    99.909    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.441   101.441    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism              0.120   101.561    
                         clock uncertainty           -0.226   101.335    
    SLICE_X36Y37         FDCE (Setup_fdce_C_CE)      -0.205   101.130    uart/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                        101.130    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                 94.392    

Slack (MET) :             94.392ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 1.323ns (25.554%)  route 3.854ns (74.446%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 101.441 - 100.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561     1.561    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.419     1.980 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.077     3.058    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.329     3.387 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.501     3.888    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.327     4.215 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.960     5.175    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.299 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.964     6.263    uart/inst/upg_inst/uart_wen5_out
    SLICE_X36Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.387 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.351     6.739    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479   101.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    98.333 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    99.909    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.441   101.441    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism              0.120   101.561    
                         clock uncertainty           -0.226   101.335    
    SLICE_X36Y37         FDCE (Setup_fdce_C_CE)      -0.205   101.130    uart/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                        101.130    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                 94.392    

Slack (MET) :             94.392ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 1.323ns (25.554%)  route 3.854ns (74.446%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 101.441 - 100.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561     1.561    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.419     1.980 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.077     3.058    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.329     3.387 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.501     3.888    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.327     4.215 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.960     5.175    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.299 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.964     6.263    uart/inst/upg_inst/uart_wen5_out
    SLICE_X36Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.387 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.351     6.739    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479   101.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    98.333 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    99.909    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.441   101.441    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism              0.120   101.561    
                         clock uncertainty           -0.226   101.335    
    SLICE_X36Y37         FDCE (Setup_fdce_C_CE)      -0.205   101.130    uart/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                        101.130    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                 94.392    

Slack (MET) :             94.392ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.177ns  (logic 1.323ns (25.554%)  route 3.854ns (74.446%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 101.441 - 100.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561     1.561    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.419     1.980 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.077     3.058    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.329     3.387 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.501     3.888    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.327     4.215 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.960     5.175    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.299 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.964     6.263    uart/inst/upg_inst/uart_wen5_out
    SLICE_X36Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.387 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.351     6.739    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479   101.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    98.333 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    99.909    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.441   101.441    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism              0.120   101.561    
                         clock uncertainty           -0.226   101.335    
    SLICE_X36Y37         FDCE (Setup_fdce_C_CE)      -0.205   101.130    uart/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                        101.130    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                 94.392    

Slack (MET) :             94.587ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.323ns (26.696%)  route 3.633ns (73.304%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 101.440 - 100.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561     1.561    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.419     1.980 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.077     3.058    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.329     3.387 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.501     3.888    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.327     4.215 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.960     5.175    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.299 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.297     5.596    uart/inst/upg_inst/uart_wen5_out
    SLICE_X35Y36         LUT6 (Prop_lut6_I3_O)        0.124     5.720 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.797     6.517    uart/inst/upg_inst/s_axi_wdata
    SLICE_X37Y36         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479   101.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    98.333 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    99.909    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.440   101.440    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism              0.095   101.535    
                         clock uncertainty           -0.226   101.309    
    SLICE_X37Y36         FDRE (Setup_fdre_C_CE)      -0.205   101.104    uart/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                        101.104    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                 94.587    

Slack (MET) :             94.587ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 1.323ns (26.701%)  route 3.632ns (73.299%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 101.439 - 100.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561     1.561    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.419     1.980 f  uart/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          1.077     3.058    uart/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X37Y36         LUT2 (Prop_lut2_I1_O)        0.329     3.387 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.501     3.888    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I5_O)        0.327     4.215 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.960     5.175    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.299 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.297     5.596    uart/inst/upg_inst/uart_wen5_out
    SLICE_X35Y36         LUT6 (Prop_lut6_I3_O)        0.124     5.720 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.796     6.516    uart/inst/upg_inst/s_axi_wdata
    SLICE_X37Y34         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479   101.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146    98.333 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    99.909    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.439   101.439    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism              0.095   101.534    
                         clock uncertainty           -0.226   101.308    
    SLICE_X37Y34         FDRE (Setup_fdre_C_CE)      -0.205   101.103    uart/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                        101.103    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 94.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.294%)  route 0.192ns (57.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554     0.554    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y29         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.192     0.887    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X30Y29         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -0.029    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821     0.821    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y29         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X30Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.770    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.252%)  route 0.376ns (72.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559     0.559    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  uart/inst/upg_inst/s_axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.376     1.076    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X30Y32         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -0.029    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824     0.824    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y32         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.005     0.819    
    SLICE_X30Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.936    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.676%)  route 0.368ns (72.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559     0.559    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  uart/inst/upg_inst/s_axi_wdata_reg[5]/Q
                         net (fo=1, routed)           0.368     1.068    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[5]
    SLICE_X30Y32         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -0.029    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824     0.824    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y32         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism             -0.005     0.819    
    SLICE_X30Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.928    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/upg_done_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.346%)  route 0.299ns (61.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560     0.560    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  uart/inst/upg_inst/msg_indx_reg[6]/Q
                         net (fo=4, routed)           0.134     0.835    uart/inst/upg_inst/msg_indx_reg__1[6]
    SLICE_X36Y36         LUT6 (Prop_lut6_I1_O)        0.045     0.880 r  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.165     1.045    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X35Y36         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -0.029    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.826     0.826    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
                         clock pessimism             -0.005     0.821    
    SLICE_X35Y36         FDCE (Hold_fdce_C_D)         0.070     0.891    uart/inst/upg_inst/upg_done_o_reg
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551     0.551    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y26         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164     0.715 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.770    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X30Y26         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -0.029    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.817     0.817    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y26         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.266     0.551    
    SLICE_X30Y26         FDRE (Hold_fdre_C_D)         0.060     0.611    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.611    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.588%)  route 0.389ns (73.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559     0.559    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  uart/inst/upg_inst/s_axi_wdata_reg[3]/Q
                         net (fo=1, routed)           0.389     1.089    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[3]
    SLICE_X30Y32         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -0.029    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824     0.824    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y32         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.005     0.819    
    SLICE_X30Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.927    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/clr_Status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.144%)  route 0.113ns (37.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556     0.556    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X33Y31         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/clr_Status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     0.697 f  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/clr_Status_reg/Q
                         net (fo=2, routed)           0.113     0.810    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/clr_Status
    SLICE_X30Y31         LUT5 (Prop_lut5_I4_O)        0.045     0.855 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/status_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.855    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg0
    SLICE_X30Y31         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -0.029    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823     0.823    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X30Y31         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]/C
                         clock pessimism             -0.253     0.570    
    SLICE_X30Y31         FDRE (Hold_fdre_C_D)         0.120     0.690    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.141ns (26.674%)  route 0.388ns (73.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559     0.559    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  uart/inst/upg_inst/s_axi_wdata_reg[6]/Q
                         net (fo=1, routed)           0.388     1.087    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[6]
    SLICE_X30Y32         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -0.029    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.824     0.824    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y32         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.005     0.819    
    SLICE_X30Y32         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.921    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.553%)  route 0.190ns (57.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554     0.554    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y29         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.190     0.885    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X30Y29         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -0.029    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821     0.821    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y29         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X30Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.704    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.478%)  route 0.191ns (57.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.554     0.554    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y29         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.191     0.886    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X30Y29         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -0.029    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.821     0.821    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y29         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X30Y29         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.702    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cclk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X34Y35    uart/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X39Y35    uart/inst/upg_inst/msg_indx_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X36Y36    uart/inst/upg_inst/msg_indx_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X39Y35    uart/inst/upg_inst/msg_indx_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X36Y37    uart/inst/upg_inst/msg_indx_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X36Y37    uart/inst/upg_inst/msg_indx_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X36Y37    uart/inst/upg_inst/msg_indx_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X36Y37    uart/inst/upg_inst/msg_indx_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y29    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y29    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y29    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y29    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y29    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y29    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y29    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y29    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y32    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y32    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y30    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y29    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y29    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y29    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y29    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y29    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y29    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y29    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y29    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y30    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { cclk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   cclk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  cclk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       16.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.673ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.599ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 0.580ns (6.275%)  route 8.664ns (93.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 28.569 - 25.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.456     2.015 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          6.705     8.721    ude/upg_done_o
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.124     8.845 r  ude/ram_i_31/O
                         net (fo=4, routed)           1.959    10.803    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y8          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.986    26.986    dm/CLK
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.100    27.086 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.483    28.569    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.084    28.485    
                         clock uncertainty           -0.346    28.139    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    27.402    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.402    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                 16.599    

Slack (MET) :             16.671ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.346ns  (logic 0.580ns (6.206%)  route 8.766ns (93.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 28.743 - 25.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.456     2.015 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          6.700     8.716    ude/upg_done_o
    SLICE_X46Y33         LUT4 (Prop_lut4_I1_O)        0.124     8.840 r  ude/ram_i_30/O
                         net (fo=4, routed)           2.065    10.905    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y9          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.986    26.986    dm/CLK
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.100    27.086 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.657    28.743    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.084    28.659    
                         clock uncertainty           -0.346    28.313    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    27.576    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.576    
                         arrival time                         -10.905    
  -------------------------------------------------------------------
                         slack                                 16.671    

Slack (MET) :             16.777ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 0.580ns (6.277%)  route 8.660ns (93.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 28.743 - 25.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.456     2.015 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          6.705     8.721    ude/upg_done_o
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.124     8.845 r  ude/ram_i_31/O
                         net (fo=4, routed)           1.955    10.799    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y9          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.986    26.986    dm/CLK
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.100    27.086 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.657    28.743    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.084    28.659    
                         clock uncertainty           -0.346    28.313    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    27.576    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.576    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                 16.777    

Slack (MET) :             16.811ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        9.117ns  (logic 0.580ns (6.362%)  route 8.537ns (93.638%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 28.655 - 25.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.456     2.015 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          6.700     8.716    ude/upg_done_o
    SLICE_X46Y33         LUT4 (Prop_lut4_I1_O)        0.124     8.840 r  ude/ram_i_30/O
                         net (fo=4, routed)           1.836    10.676    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y7          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.986    26.986    dm/CLK
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.100    27.086 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.569    28.655    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.084    28.570    
                         clock uncertainty           -0.346    28.224    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    27.487    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.487    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                 16.811    

Slack (MET) :             16.923ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.919ns  (logic 0.580ns (6.503%)  route 8.339ns (93.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 28.569 - 25.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.456     2.015 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          6.700     8.716    ude/upg_done_o
    SLICE_X46Y33         LUT4 (Prop_lut4_I1_O)        0.124     8.840 r  ude/ram_i_30/O
                         net (fo=4, routed)           1.639    10.479    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y8          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.986    26.986    dm/CLK
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.100    27.086 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.483    28.569    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.084    28.485    
                         clock uncertainty           -0.346    28.139    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    27.402    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.402    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                 16.923    

Slack (MET) :             17.006ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.921ns  (logic 0.580ns (6.501%)  route 8.341ns (93.499%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 28.655 - 25.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.456     2.015 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          6.705     8.721    ude/upg_done_o
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.124     8.845 r  ude/ram_i_31/O
                         net (fo=4, routed)           1.636    10.481    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[3]
    RAMB36_X0Y7          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.986    26.986    dm/CLK
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.100    27.086 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.569    28.655    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.084    28.570    
                         clock uncertainty           -0.346    28.224    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    27.487    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.487    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                 17.006    

Slack (MET) :             17.027ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 0.580ns (6.579%)  route 8.236ns (93.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 28.569 - 25.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.456     2.015 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          6.397     8.412    ude/upg_done_o
    SLICE_X46Y35         LUT4 (Prop_lut4_I1_O)        0.124     8.536 r  ude/ram_i_26/O
                         net (fo=4, routed)           1.839    10.375    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[8]
    RAMB36_X0Y8          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.986    26.986    dm/CLK
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.100    27.086 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.483    28.569    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.084    28.485    
                         clock uncertainty           -0.346    28.139    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    27.402    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.402    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                 17.027    

Slack (MET) :             17.059ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.869ns  (logic 0.580ns (6.540%)  route 8.289ns (93.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 28.655 - 25.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.456     2.015 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          6.515     8.530    ude/upg_done_o
    SLICE_X45Y35         LUT4 (Prop_lut4_I1_O)        0.124     8.654 r  ude/ram_i_34/O
                         net (fo=4, routed)           1.774    10.428    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[0]
    RAMB36_X0Y7          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.986    26.986    dm/CLK
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.100    27.086 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.569    28.655    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.084    28.570    
                         clock uncertainty           -0.346    28.224    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    27.487    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.487    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                 17.059    

Slack (MET) :             17.078ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 0.580ns (6.489%)  route 8.358ns (93.511%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 28.743 - 25.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.456     2.015 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          6.515     8.530    ude/upg_done_o
    SLICE_X45Y35         LUT4 (Prop_lut4_I1_O)        0.124     8.654 r  ude/ram_i_34/O
                         net (fo=4, routed)           1.844    10.498    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[0]
    RAMB36_X0Y9          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.986    26.986    dm/CLK
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.100    27.086 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.657    28.743    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.084    28.659    
                         clock uncertainty           -0.346    28.313    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    27.576    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.576    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                 17.078    

Slack (MET) :             17.107ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_cpuclk fall@25.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        8.592ns  (logic 0.580ns (6.751%)  route 8.012ns (93.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.425ns = ( 28.425 - 25.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.598     1.598    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    -1.751 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -0.096    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.456     2.015 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          6.705     8.721    ude/upg_done_o
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.124     8.845 r  ude/ram_i_31/O
                         net (fo=4, routed)           1.307    10.151    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y10         RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    25.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.479    26.479    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    23.333 f  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    24.909    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.000 f  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        1.986    26.986    dm/CLK
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.100    27.086 r  dm/ram_i_1/O
                         net (fo=32, routed)          1.339    28.425    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.084    28.341    
                         clock uncertainty           -0.346    27.995    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    27.258    dm/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         27.258    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                 17.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.186ns (7.193%)  route 2.400ns (92.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558     0.558    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.522     2.221    iff/upg_done_o
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.045     2.266 r  iff/instmem_i_6/O
                         net (fo=15, routed)          0.877     3.143    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y2          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.943     0.943    pgr/clk_out1
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.061     1.004 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          0.806     1.810    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.048     1.857    
                         clock uncertainty            0.346     2.204    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.267     2.471    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.186ns (7.256%)  route 2.377ns (92.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558     0.558    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.522     2.221    iff/upg_done_o
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.045     2.266 r  iff/instmem_i_6/O
                         net (fo=15, routed)          0.855     3.121    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y7          RAMB18E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.943     0.943    pgr/clk_out1
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.061     1.004 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          0.748     1.752    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.048     1.800    
                         clock uncertainty            0.346     2.146    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.267     2.413    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           3.121    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.186ns (7.153%)  route 2.414ns (92.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558     0.558    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.522     2.221    iff/upg_done_o
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.045     2.266 r  iff/instmem_i_6/O
                         net (fo=15, routed)          0.892     3.158    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y5          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.943     0.943    pgr/clk_out1
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.061     1.004 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          0.767     1.771    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.048     1.819    
                         clock uncertainty            0.346     2.165    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.267     2.432    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.186ns (6.910%)  route 2.506ns (93.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558     0.558    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.522     2.221    iff/upg_done_o
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.045     2.266 r  iff/instmem_i_6/O
                         net (fo=15, routed)          0.983     3.249    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y1          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.943     0.943    pgr/clk_out1
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.061     1.004 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          0.839     1.843    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.048     1.891    
                         clock uncertainty            0.346     2.237    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.267     2.504    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           3.249    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.186ns (7.116%)  route 2.428ns (92.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558     0.558    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.289     1.987    iff/upg_done_o
    SLICE_X38Y22         LUT4 (Prop_lut4_I1_O)        0.045     2.032 r  iff/instmem_i_15/O
                         net (fo=15, routed)          1.139     3.171    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y7          RAMB18E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.943     0.943    pgr/clk_out1
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.061     1.004 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          0.748     1.752    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.048     1.800    
                         clock uncertainty            0.346     2.146    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.267     2.413    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.186ns (7.058%)  route 2.449ns (92.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558     0.558    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.331     2.030    iff/upg_done_o
    SLICE_X40Y22         LUT4 (Prop_lut4_I1_O)        0.045     2.075 r  iff/instmem_i_14/O
                         net (fo=15, routed)          1.118     3.193    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y7          RAMB18E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.943     0.943    pgr/clk_out1
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.061     1.004 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          0.748     1.752    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y7          RAMB18E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.048     1.800    
                         clock uncertainty            0.346     2.146    
    RAMB18_X1Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.267     2.413    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.186ns (6.789%)  route 2.554ns (93.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558     0.558    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.522     2.221    iff/upg_done_o
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.045     2.266 r  iff/instmem_i_6/O
                         net (fo=15, routed)          1.031     3.297    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y10         RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.943     0.943    pgr/clk_out1
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.061     1.004 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          0.843     1.848    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.048     1.895    
                         clock uncertainty            0.346     2.241    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.267     2.508    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           3.297    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.186ns (6.328%)  route 2.753ns (93.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.501ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558     0.558    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.522     2.221    iff/upg_done_o
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.045     2.266 r  iff/instmem_i_6/O
                         net (fo=15, routed)          1.231     3.497    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y3          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.943     0.943    pgr/clk_out1
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.061     1.004 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          1.007     2.011    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.048     2.059    
                         clock uncertainty            0.346     2.405    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.267     2.672    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.186ns (6.389%)  route 2.725ns (93.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558     0.558    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     0.699 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.778     2.476    pgr/upg_done_o
    SLICE_X46Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.521 r  pgr/instmem_i_33/O
                         net (fo=4, routed)           0.947     3.469    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y4          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.943     0.943    pgr/clk_out1
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.061     1.004 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          0.856     1.860    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.048     1.908    
                         clock uncertainty            0.346     2.254    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.380     2.634    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           3.469    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.186ns (6.515%)  route 2.669ns (93.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.554     0.554    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081    -0.527 r  cclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -0.026    uart/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558     0.558    uart/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y36         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          1.522     2.221    iff/upg_done_o
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.045     2.266 r  iff/instmem_i_6/O
                         net (fo=15, routed)          1.146     3.412    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y2          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.822     0.822    cclk/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  cclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    cclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cclk/inst/clkout1_buf/O
                         net (fo=1103, routed)        0.943     0.943    pgr/clk_out1
    SLICE_X45Y33         LUT4 (Prop_lut4_I3_O)        0.061     1.004 r  pgr/instmem_i_1/O
                         net (fo=32, routed)          0.891     1.896    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.048     1.943    
                         clock uncertainty            0.346     2.289    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.267     2.556    pgr/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           3.412    
  -------------------------------------------------------------------
                         slack                                  0.856    





