{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639355743908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639355743913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 12 18:35:43 2021 " "Processing started: Sun Dec 12 18:35:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639355743913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355743913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Asphalt -c Asphalt " "Command: quartus_map --read_settings_files=on --write_settings_files=off Asphalt -c Asphalt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355743913 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639355745192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639355745192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ailogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file ailogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aiLogic " "Found entity 1: aiLogic" {  } { { "aiLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/aiLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetech_carram.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetech_carram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_carram " "Found entity 1: fetch_carram" {  } { { "fetech_carram.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/fetech_carram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1639355753051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Color_Mapper.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/asphalt.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/asphalt.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt " "Found entity 1: Asphalt" {  } { { "Asphalt/synthesis/Asphalt.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/Asphalt.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Asphalt/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Asphalt/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_irq_mapper " "Found entity 1: Asphalt_irq_mapper" {  } { { "Asphalt/synthesis/submodules/Asphalt_irq_mapper.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_mm_interconnect_0 " "Found entity 1: Asphalt_mm_interconnect_0" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: Asphalt_mm_interconnect_0_avalon_st_adapter_004" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: Asphalt_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Asphalt_mm_interconnect_0_avalon_st_adapter" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Asphalt_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Asphalt/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Asphalt/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Asphalt/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Asphalt/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Asphalt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Asphalt/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Asphalt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_mm_interconnect_0_rsp_mux " "Found entity 1: Asphalt_mm_interconnect_0_rsp_mux" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file asphalt/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Asphalt/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753145 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Asphalt/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_mm_interconnect_0_rsp_demux " "Found entity 1: Asphalt_mm_interconnect_0_rsp_demux" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_mm_interconnect_0_cmd_mux " "Found entity 1: Asphalt_mm_interconnect_0_cmd_mux" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_mm_interconnect_0_cmd_demux " "Found entity 1: Asphalt_mm_interconnect_0_cmd_demux" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Asphalt/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Asphalt/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file asphalt/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Asphalt/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753175 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Asphalt/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753175 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Asphalt/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753175 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Asphalt/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753175 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Asphalt/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Asphalt/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639355753180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Asphalt/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Asphalt/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Asphalt/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639355753189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Asphalt/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Asphalt/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Asphalt/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Asphalt_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at Asphalt_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639355753202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Asphalt_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at Asphalt_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639355753203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file asphalt/synthesis/submodules/asphalt_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_mm_interconnect_0_router_006_default_decode " "Found entity 1: Asphalt_mm_interconnect_0_router_006_default_decode" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753205 ""} { "Info" "ISGN_ENTITY_NAME" "2 Asphalt_mm_interconnect_0_router_006 " "Found entity 2: Asphalt_mm_interconnect_0_router_006" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Asphalt_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Asphalt_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639355753208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Asphalt_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Asphalt_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639355753208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file asphalt/synthesis/submodules/asphalt_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_mm_interconnect_0_router_002_default_decode " "Found entity 1: Asphalt_mm_interconnect_0_router_002_default_decode" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753211 ""} { "Info" "ISGN_ENTITY_NAME" "2 Asphalt_mm_interconnect_0_router_002 " "Found entity 2: Asphalt_mm_interconnect_0_router_002" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753211 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Asphalt_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Asphalt_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639355753213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Asphalt_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Asphalt_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639355753214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file asphalt/synthesis/submodules/asphalt_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_mm_interconnect_0_router_default_decode " "Found entity 1: Asphalt_mm_interconnect_0_router_default_decode" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753217 ""} { "Info" "ISGN_ENTITY_NAME" "2 Asphalt_mm_interconnect_0_router " "Found entity 2: Asphalt_mm_interconnect_0_router" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Asphalt/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Asphalt/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Asphalt/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Asphalt/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Asphalt/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_usb_rst " "Found entity 1: Asphalt_usb_rst" {  } { { "Asphalt/synthesis/submodules/Asphalt_usb_rst.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_usb_gpx " "Found entity 1: Asphalt_usb_gpx" {  } { { "Asphalt/synthesis/submodules/Asphalt_usb_gpx.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_timer_0 " "Found entity 1: Asphalt_timer_0" {  } { { "Asphalt/synthesis/submodules/Asphalt_timer_0.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_sysid_qsys_0 " "Found entity 1: Asphalt_sysid_qsys_0" {  } { { "Asphalt/synthesis/submodules/Asphalt_sysid_qsys_0.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_spi_0 " "Found entity 1: Asphalt_spi_0" {  } { { "Asphalt/synthesis/submodules/Asphalt_spi_0.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file asphalt/synthesis/submodules/asphalt_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_sdram_pll_dffpipe_l2c " "Found entity 1: Asphalt_sdram_pll_dffpipe_l2c" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753279 ""} { "Info" "ISGN_ENTITY_NAME" "2 Asphalt_sdram_pll_stdsync_sv6 " "Found entity 2: Asphalt_sdram_pll_stdsync_sv6" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753279 ""} { "Info" "ISGN_ENTITY_NAME" "3 Asphalt_sdram_pll_altpll_vg92 " "Found entity 3: Asphalt_sdram_pll_altpll_vg92" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753279 ""} { "Info" "ISGN_ENTITY_NAME" "4 Asphalt_sdram_pll " "Found entity 4: Asphalt_sdram_pll" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file asphalt/synthesis/submodules/asphalt_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_sdram_input_efifo_module " "Found entity 1: Asphalt_sdram_input_efifo_module" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753286 ""} { "Info" "ISGN_ENTITY_NAME" "2 Asphalt_sdram " "Found entity 2: Asphalt_sdram" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_nios2_gen2_0 " "Found entity 1: Asphalt_nios2_gen2_0" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file asphalt/synthesis/submodules/asphalt_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: Asphalt_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753331 ""} { "Info" "ISGN_ENTITY_NAME" "2 Asphalt_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: Asphalt_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753331 ""} { "Info" "ISGN_ENTITY_NAME" "3 Asphalt_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: Asphalt_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753331 ""} { "Info" "ISGN_ENTITY_NAME" "4 Asphalt_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: Asphalt_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753331 ""} { "Info" "ISGN_ENTITY_NAME" "5 Asphalt_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: Asphalt_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753331 ""} { "Info" "ISGN_ENTITY_NAME" "6 Asphalt_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: Asphalt_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753331 ""} { "Info" "ISGN_ENTITY_NAME" "7 Asphalt_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: Asphalt_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753331 ""} { "Info" "ISGN_ENTITY_NAME" "8 Asphalt_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: Asphalt_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753331 ""} { "Info" "ISGN_ENTITY_NAME" "9 Asphalt_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: Asphalt_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753331 ""} { "Info" "ISGN_ENTITY_NAME" "10 Asphalt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Asphalt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753331 ""} { "Info" "ISGN_ENTITY_NAME" "11 Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753331 ""} { "Info" "ISGN_ENTITY_NAME" "12 Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753331 ""} { "Info" "ISGN_ENTITY_NAME" "13 Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753331 ""} { "Info" "ISGN_ENTITY_NAME" "14 Asphalt_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: Asphalt_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753331 ""} { "Info" "ISGN_ENTITY_NAME" "15 Asphalt_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: Asphalt_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753331 ""} { "Info" "ISGN_ENTITY_NAME" "16 Asphalt_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: Asphalt_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753331 ""} { "Info" "ISGN_ENTITY_NAME" "17 Asphalt_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: Asphalt_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753331 ""} { "Info" "ISGN_ENTITY_NAME" "18 Asphalt_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: Asphalt_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753331 ""} { "Info" "ISGN_ENTITY_NAME" "19 Asphalt_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: Asphalt_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753331 ""} { "Info" "ISGN_ENTITY_NAME" "20 Asphalt_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: Asphalt_nios2_gen2_0_cpu_nios2_oci" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753331 ""} { "Info" "ISGN_ENTITY_NAME" "21 Asphalt_nios2_gen2_0_cpu " "Found entity 21: Asphalt_nios2_gen2_0_cpu" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Asphalt_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Asphalt_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_nios2_gen2_0_cpu_test_bench " "Found entity 1: Asphalt_nios2_gen2_0_cpu_test_bench" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_leds_pio " "Found entity 1: Asphalt_leds_pio" {  } { { "Asphalt/synthesis/submodules/Asphalt_leds_pio.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_keycode_0.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_keycode_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_keycode_0 " "Found entity 1: Asphalt_keycode_0" {  } { { "Asphalt/synthesis/submodules/Asphalt_keycode_0.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_keycode_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_key.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_key " "Found entity 1: Asphalt_key" {  } { { "Asphalt/synthesis/submodules/Asphalt_key.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file asphalt/synthesis/submodules/asphalt_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_jtag_uart_0_sim_scfifo_w " "Found entity 1: Asphalt_jtag_uart_0_sim_scfifo_w" {  } { { "Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753387 ""} { "Info" "ISGN_ENTITY_NAME" "2 Asphalt_jtag_uart_0_scfifo_w " "Found entity 2: Asphalt_jtag_uart_0_scfifo_w" {  } { { "Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753387 ""} { "Info" "ISGN_ENTITY_NAME" "3 Asphalt_jtag_uart_0_sim_scfifo_r " "Found entity 3: Asphalt_jtag_uart_0_sim_scfifo_r" {  } { { "Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753387 ""} { "Info" "ISGN_ENTITY_NAME" "4 Asphalt_jtag_uart_0_scfifo_r " "Found entity 4: Asphalt_jtag_uart_0_scfifo_r" {  } { { "Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753387 ""} { "Info" "ISGN_ENTITY_NAME" "5 Asphalt_jtag_uart_0 " "Found entity 5: Asphalt_jtag_uart_0" {  } { { "Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt/synthesis/submodules/asphalt_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file asphalt/synthesis/submodules/asphalt_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_hex_digits_pio " "Found entity 1: Asphalt_hex_digits_pio" {  } { { "Asphalt/synthesis/submodules/Asphalt_hex_digits_pio.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asphalt_gametop.sv 1 1 " "Found 1 design units, including 1 entities, in source file asphalt_gametop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Asphalt_gametop " "Found entity 1: Asphalt_gametop" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carspritematcher.sv 1 1 " "Found 1 design units, including 1 entities, in source file carspritematcher.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CarSpriteMatcher " "Found entity 1: CarSpriteMatcher" {  } { { "CarSpriteMatcher.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/CarSpriteMatcher.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plotbackground.sv 1 1 " "Found 1 design units, including 1 entities, in source file plotbackground.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plotBackground " "Found entity 1: plotBackground" {  } { { "plotBackground.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotBackground.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "playerlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file playerlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerLogic " "Found entity 1: playerLogic" {  } { { "playerLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/playerLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file car_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 car_ram " "Found entity 1: car_ram" {  } { { "car_ram.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/car_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plotplayer.sv 1 1 " "Found 1 design units, including 1 entities, in source file plotplayer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plotPlayer " "Found entity 1: plotPlayer" {  } { { "plotPlayer.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotPlayer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file car_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 car_palette " "Found entity 1: car_palette" {  } { { "car_palette.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/car_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plotobstacles.sv 1 1 " "Found 1 design units, including 1 entities, in source file plotobstacles.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plotObstacles " "Found entity 1: plotObstacles" {  } { { "plotObstacles.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotObstacles.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plotai.sv 1 1 " "Found 1 design units, including 1 entities, in source file plotai.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plotAI " "Found entity 1: plotAI" {  } { { "plotAI.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotAI.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355753459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355753459 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Asphalt_sdram.v(318) " "Verilog HDL or VHDL warning at Asphalt_sdram.v(318): conditional expression evaluates to a constant" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1639355753475 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Asphalt_sdram.v(328) " "Verilog HDL or VHDL warning at Asphalt_sdram.v(328): conditional expression evaluates to a constant" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1639355753475 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Asphalt_sdram.v(338) " "Verilog HDL or VHDL warning at Asphalt_sdram.v(338): conditional expression evaluates to a constant" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1639355753476 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Asphalt_sdram.v(682) " "Verilog HDL or VHDL warning at Asphalt_sdram.v(682): conditional expression evaluates to a constant" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1639355753477 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Asphalt_spi_0.v(402) " "Verilog HDL or VHDL warning at Asphalt_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "Asphalt/synthesis/submodules/Asphalt_spi_0.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1639355753478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Asphalt_gametop " "Elaborating entity \"Asphalt_gametop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639355753787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "Asphalt_gametop.sv" "hex_driver4" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355753812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt Asphalt:u0 " "Elaborating entity \"Asphalt\" for hierarchy \"Asphalt:u0\"" {  } { { "Asphalt_gametop.sv" "u0" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355753823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_hex_digits_pio Asphalt:u0\|Asphalt_hex_digits_pio:hex_digits_pio " "Elaborating entity \"Asphalt_hex_digits_pio\" for hierarchy \"Asphalt:u0\|Asphalt_hex_digits_pio:hex_digits_pio\"" {  } { { "Asphalt/synthesis/Asphalt.v" "hex_digits_pio" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/Asphalt.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355753870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_jtag_uart_0 Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Asphalt_jtag_uart_0\" for hierarchy \"Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\"" {  } { { "Asphalt/synthesis/Asphalt.v" "jtag_uart_0" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/Asphalt.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355753913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_jtag_uart_0_scfifo_w Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|Asphalt_jtag_uart_0_scfifo_w:the_Asphalt_jtag_uart_0_scfifo_w " "Elaborating entity \"Asphalt_jtag_uart_0_scfifo_w\" for hierarchy \"Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|Asphalt_jtag_uart_0_scfifo_w:the_Asphalt_jtag_uart_0_scfifo_w\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" "the_Asphalt_jtag_uart_0_scfifo_w" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355753942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|Asphalt_jtag_uart_0_scfifo_w:the_Asphalt_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|Asphalt_jtag_uart_0_scfifo_w:the_Asphalt_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" "wfifo" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355754165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|Asphalt_jtag_uart_0_scfifo_w:the_Asphalt_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|Asphalt_jtag_uart_0_scfifo_w:the_Asphalt_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355754172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|Asphalt_jtag_uart_0_scfifo_w:the_Asphalt_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|Asphalt_jtag_uart_0_scfifo_w:the_Asphalt_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355754172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355754172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355754172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355754172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355754172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355754172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355754172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355754172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355754172 ""}  } { { "Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639355754172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355754229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355754229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|Asphalt_jtag_uart_0_scfifo_w:the_Asphalt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|Asphalt_jtag_uart_0_scfifo_w:the_Asphalt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355754233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355754260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355754260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|Asphalt_jtag_uart_0_scfifo_w:the_Asphalt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|Asphalt_jtag_uart_0_scfifo_w:the_Asphalt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355754266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355754293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355754293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|Asphalt_jtag_uart_0_scfifo_w:the_Asphalt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|Asphalt_jtag_uart_0_scfifo_w:the_Asphalt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355754301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355754352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355754352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|Asphalt_jtag_uart_0_scfifo_w:the_Asphalt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|Asphalt_jtag_uart_0_scfifo_w:the_Asphalt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355754362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355754416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355754416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|Asphalt_jtag_uart_0_scfifo_w:the_Asphalt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|Asphalt_jtag_uart_0_scfifo_w:the_Asphalt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355754424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355754478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355754478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|Asphalt_jtag_uart_0_scfifo_w:the_Asphalt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|Asphalt_jtag_uart_0_scfifo_w:the_Asphalt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355754486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_jtag_uart_0_scfifo_r Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|Asphalt_jtag_uart_0_scfifo_r:the_Asphalt_jtag_uart_0_scfifo_r " "Elaborating entity \"Asphalt_jtag_uart_0_scfifo_r\" for hierarchy \"Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|Asphalt_jtag_uart_0_scfifo_r:the_Asphalt_jtag_uart_0_scfifo_r\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" "the_Asphalt_jtag_uart_0_scfifo_r" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355754537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Asphalt_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Asphalt_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" "Asphalt_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355754897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Asphalt_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Asphalt_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355754917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Asphalt_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Asphalt_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355754917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355754917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355754917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355754917 ""}  } { { "Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639355754917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Asphalt_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Asphalt_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355755484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Asphalt_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Asphalt:u0\|Asphalt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Asphalt_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355755631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_key Asphalt:u0\|Asphalt_key:key " "Elaborating entity \"Asphalt_key\" for hierarchy \"Asphalt:u0\|Asphalt_key:key\"" {  } { { "Asphalt/synthesis/Asphalt.v" "key" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/Asphalt.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355755708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_keycode_0 Asphalt:u0\|Asphalt_keycode_0:keycode_0 " "Elaborating entity \"Asphalt_keycode_0\" for hierarchy \"Asphalt:u0\|Asphalt_keycode_0:keycode_0\"" {  } { { "Asphalt/synthesis/Asphalt.v" "keycode_0" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/Asphalt.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355755749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_leds_pio Asphalt:u0\|Asphalt_leds_pio:leds_pio " "Elaborating entity \"Asphalt_leds_pio\" for hierarchy \"Asphalt:u0\|Asphalt_leds_pio:leds_pio\"" {  } { { "Asphalt/synthesis/Asphalt.v" "leds_pio" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/Asphalt.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355755811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0 Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"Asphalt_nios2_gen2_0\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\"" {  } { { "Asphalt/synthesis/Asphalt.v" "nios2_gen2_0" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/Asphalt.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355755853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0.v" "cpu" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355755883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_test_bench Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_test_bench:the_Asphalt_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_test_bench\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_test_bench:the_Asphalt_nios2_gen2_0_cpu_test_bench\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "the_Asphalt_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355755994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_register_bank_a_module Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_register_bank_a_module:Asphalt_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_register_bank_a_module:Asphalt_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "Asphalt_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355756041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_register_bank_a_module:Asphalt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_register_bank_a_module:Asphalt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355756173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_register_bank_a_module:Asphalt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_register_bank_a_module:Asphalt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355756184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_register_bank_a_module:Asphalt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_register_bank_a_module:Asphalt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355756184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355756184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355756184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355756184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355756184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355756184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355756184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355756184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355756184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355756184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355756184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355756184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355756184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355756184 ""}  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639355756184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355756249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355756249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_register_bank_a_module:Asphalt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_register_bank_a_module:Asphalt_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355756253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_register_bank_b_module Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_register_bank_b_module:Asphalt_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_register_bank_b_module:Asphalt_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "Asphalt_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355756308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_nios2_oci Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "the_Asphalt_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355756388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_nios2_oci_debug Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_debug:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_debug:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "the_Asphalt_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355756428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_debug:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_debug:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355756488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_debug:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_debug:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355756494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_debug:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_debug:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355756494 ""}  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639355756494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_nios2_oci_break Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_break:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_break:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "the_Asphalt_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355756518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_nios2_oci_xbrk Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "the_Asphalt_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355756591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_nios2_oci_dbrk Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "the_Asphalt_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355756631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_nios2_oci_itrace Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_itrace:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_itrace:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "the_Asphalt_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355756673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_nios2_oci_dtrace Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "the_Asphalt_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355756714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_nios2_oci_td_mode Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_dtrace\|Asphalt_nios2_gen2_0_cpu_nios2_oci_td_mode:Asphalt_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_dtrace\|Asphalt_nios2_gen2_0_cpu_nios2_oci_td_mode:Asphalt_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "Asphalt_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355756779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "the_Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355756833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo\|Asphalt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo\|Asphalt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "the_Asphalt_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355756878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo\|Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo\|Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "the_Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355756917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo\|Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo\|Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "the_Asphalt_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355756957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_nios2_oci_pib Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_pib:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_pib:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "the_Asphalt_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355757011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_nios2_oci_im Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_im:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_im:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "the_Asphalt_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355757050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_nios2_avalon_reg Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_avalon_reg:the_Asphalt_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_avalon_reg:the_Asphalt_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "the_Asphalt_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355757096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_nios2_ocimem Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_ocimem:the_Asphalt_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_ocimem:the_Asphalt_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "the_Asphalt_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355757137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_ociram_sp_ram_module Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_ocimem:the_Asphalt_nios2_gen2_0_cpu_nios2_ocimem\|Asphalt_nios2_gen2_0_cpu_ociram_sp_ram_module:Asphalt_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_ocimem:the_Asphalt_nios2_gen2_0_cpu_nios2_ocimem\|Asphalt_nios2_gen2_0_cpu_ociram_sp_ram_module:Asphalt_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "Asphalt_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355757194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_ocimem:the_Asphalt_nios2_gen2_0_cpu_nios2_ocimem\|Asphalt_nios2_gen2_0_cpu_ociram_sp_ram_module:Asphalt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_ocimem:the_Asphalt_nios2_gen2_0_cpu_nios2_ocimem\|Asphalt_nios2_gen2_0_cpu_ociram_sp_ram_module:Asphalt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355757237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_ocimem:the_Asphalt_nios2_gen2_0_cpu_nios2_ocimem\|Asphalt_nios2_gen2_0_cpu_ociram_sp_ram_module:Asphalt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_ocimem:the_Asphalt_nios2_gen2_0_cpu_nios2_ocimem\|Asphalt_nios2_gen2_0_cpu_ociram_sp_ram_module:Asphalt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355757250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_ocimem:the_Asphalt_nios2_gen2_0_cpu_nios2_ocimem\|Asphalt_nios2_gen2_0_cpu_ociram_sp_ram_module:Asphalt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_ocimem:the_Asphalt_nios2_gen2_0_cpu_nios2_ocimem\|Asphalt_nios2_gen2_0_cpu_ociram_sp_ram_module:Asphalt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355757250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355757250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355757250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355757250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355757250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355757250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355757250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355757250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355757250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355757250 ""}  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639355757250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355757341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355757341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_ocimem:the_Asphalt_nios2_gen2_0_cpu_nios2_ocimem\|Asphalt_nios2_gen2_0_cpu_ociram_sp_ram_module:Asphalt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_ocimem:the_Asphalt_nios2_gen2_0_cpu_nios2_ocimem\|Asphalt_nios2_gen2_0_cpu_ociram_sp_ram_module:Asphalt_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355757346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper:the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper:the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355757414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_debug_slave_tck Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper:the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper\|Asphalt_nios2_gen2_0_cpu_debug_slave_tck:the_Asphalt_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper:the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper\|Asphalt_nios2_gen2_0_cpu_debug_slave_tck:the_Asphalt_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Asphalt_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355757444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_nios2_gen2_0_cpu_debug_slave_sysclk Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper:the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper\|Asphalt_nios2_gen2_0_cpu_debug_slave_sysclk:the_Asphalt_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"Asphalt_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper:the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper\|Asphalt_nios2_gen2_0_cpu_debug_slave_sysclk:the_Asphalt_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Asphalt_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355757535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper:the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Asphalt_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper:the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Asphalt_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "Asphalt_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355757656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper:the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Asphalt_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper:the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Asphalt_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355757662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper:the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Asphalt_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper:the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Asphalt_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355757662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355757662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355757662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355757662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355757662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355757662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355757662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355757662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355757662 ""}  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639355757662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper:the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Asphalt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper:the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Asphalt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355757671 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper:the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Asphalt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper:the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Asphalt_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper:the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Asphalt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper:the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Asphalt_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355757680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper:the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Asphalt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper:the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Asphalt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355757690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper:the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Asphalt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper:the_Asphalt_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Asphalt_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355757710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_sdram Asphalt:u0\|Asphalt_sdram:sdram " "Elaborating entity \"Asphalt_sdram\" for hierarchy \"Asphalt:u0\|Asphalt_sdram:sdram\"" {  } { { "Asphalt/synthesis/Asphalt.v" "sdram" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/Asphalt.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355757795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_sdram_input_efifo_module Asphalt:u0\|Asphalt_sdram:sdram\|Asphalt_sdram_input_efifo_module:the_Asphalt_sdram_input_efifo_module " "Elaborating entity \"Asphalt_sdram_input_efifo_module\" for hierarchy \"Asphalt:u0\|Asphalt_sdram:sdram\|Asphalt_sdram_input_efifo_module:the_Asphalt_sdram_input_efifo_module\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram.v" "the_Asphalt_sdram_input_efifo_module" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355757879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_sdram_pll Asphalt:u0\|Asphalt_sdram_pll:sdram_pll " "Elaborating entity \"Asphalt_sdram_pll\" for hierarchy \"Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\"" {  } { { "Asphalt/synthesis/Asphalt.v" "sdram_pll" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/Asphalt.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355757941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_sdram_pll_stdsync_sv6 Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\|Asphalt_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"Asphalt_sdram_pll_stdsync_sv6\" for hierarchy \"Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\|Asphalt_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" "stdsync2" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355757968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_sdram_pll_dffpipe_l2c Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\|Asphalt_sdram_pll_stdsync_sv6:stdsync2\|Asphalt_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Asphalt_sdram_pll_dffpipe_l2c\" for hierarchy \"Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\|Asphalt_sdram_pll_stdsync_sv6:stdsync2\|Asphalt_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" "dffpipe3" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355757993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_sdram_pll_altpll_vg92 Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\|Asphalt_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"Asphalt_sdram_pll_altpll_vg92\" for hierarchy \"Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\|Asphalt_sdram_pll_altpll_vg92:sd1\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" "sd1" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355758049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_spi_0 Asphalt:u0\|Asphalt_spi_0:spi_0 " "Elaborating entity \"Asphalt_spi_0\" for hierarchy \"Asphalt:u0\|Asphalt_spi_0:spi_0\"" {  } { { "Asphalt/synthesis/Asphalt.v" "spi_0" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/Asphalt.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355758143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_sysid_qsys_0 Asphalt:u0\|Asphalt_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"Asphalt_sysid_qsys_0\" for hierarchy \"Asphalt:u0\|Asphalt_sysid_qsys_0:sysid_qsys_0\"" {  } { { "Asphalt/synthesis/Asphalt.v" "sysid_qsys_0" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/Asphalt.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355758217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_timer_0 Asphalt:u0\|Asphalt_timer_0:timer_0 " "Elaborating entity \"Asphalt_timer_0\" for hierarchy \"Asphalt:u0\|Asphalt_timer_0:timer_0\"" {  } { { "Asphalt/synthesis/Asphalt.v" "timer_0" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/Asphalt.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355758257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_usb_gpx Asphalt:u0\|Asphalt_usb_gpx:usb_gpx " "Elaborating entity \"Asphalt_usb_gpx\" for hierarchy \"Asphalt:u0\|Asphalt_usb_gpx:usb_gpx\"" {  } { { "Asphalt/synthesis/Asphalt.v" "usb_gpx" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/Asphalt.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355758315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_usb_rst Asphalt:u0\|Asphalt_usb_rst:usb_rst " "Elaborating entity \"Asphalt_usb_rst\" for hierarchy \"Asphalt:u0\|Asphalt_usb_rst:usb_rst\"" {  } { { "Asphalt/synthesis/Asphalt.v" "usb_rst" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/Asphalt.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355758377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_mm_interconnect_0 Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Asphalt_mm_interconnect_0\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Asphalt/synthesis/Asphalt.v" "mm_interconnect_0" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/Asphalt.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355758416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 1296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355758883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355758930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 1420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355758974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355759020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355759066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355759118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355759164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_0_s1_translator\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "keycode_0_s1_translator" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 1740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355759208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 2188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355759372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 2316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355759436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 2397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355759481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 2478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355759525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 2562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355759568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Asphalt/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355759602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355759662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 3062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355759891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Asphalt/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355759923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 3103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355759983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355760072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_mm_interconnect_0_router Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_router:router " "Elaborating entity \"Asphalt_mm_interconnect_0_router\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_router:router\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "router" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 4410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355760728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_mm_interconnect_0_router_default_decode Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_router:router\|Asphalt_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Asphalt_mm_interconnect_0_router_default_decode\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_router:router\|Asphalt_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355760776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_mm_interconnect_0_router_002 Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Asphalt_mm_interconnect_0_router_002\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_router_002:router_002\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "router_002" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 4442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355760869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_mm_interconnect_0_router_002_default_decode Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_router_002:router_002\|Asphalt_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Asphalt_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_router_002:router_002\|Asphalt_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355760897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_mm_interconnect_0_router_006 Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"Asphalt_mm_interconnect_0_router_006\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_router_006:router_006\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "router_006" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 4506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355761066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_mm_interconnect_0_router_006_default_decode Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_router_006:router_006\|Asphalt_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"Asphalt_mm_interconnect_0_router_006_default_decode\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_router_006:router_006\|Asphalt_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355761093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 4716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355761524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Asphalt/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355761551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_mm_interconnect_0_cmd_demux Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Asphalt_mm_interconnect_0_cmd_demux\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 4817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355761606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_mm_interconnect_0_cmd_mux Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Asphalt_mm_interconnect_0_cmd_mux\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 4941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355761681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355761712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Asphalt/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355761736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_mm_interconnect_0_rsp_demux Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Asphalt_mm_interconnect_0_rsp_demux\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 5286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355762628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_mm_interconnect_0_rsp_mux Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Asphalt_mm_interconnect_0_rsp_mux\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 5709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355762932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355763009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Asphalt/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355763034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 5876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355763165 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Asphalt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639355763172 "|Asphalt_gametop|Asphalt:u0|Asphalt_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Asphalt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639355763173 "|Asphalt_gametop|Asphalt:u0|Asphalt_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Asphalt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639355763173 "|Asphalt_gametop|Asphalt:u0|Asphalt_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 5942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355763252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "crosser" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 5976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355763308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "Asphalt/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355763336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "Asphalt/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355763405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_mm_interconnect_0_avalon_st_adapter Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Asphalt_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 6107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355763718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Asphalt_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Asphalt_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Asphalt_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355763743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_mm_interconnect_0_avalon_st_adapter_004 Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"Asphalt_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0.v" 6223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355763903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|Asphalt_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"Asphalt_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|Asphalt_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|Asphalt_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355763927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Asphalt_irq_mapper Asphalt:u0\|Asphalt_irq_mapper:irq_mapper " "Elaborating entity \"Asphalt_irq_mapper\" for hierarchy \"Asphalt:u0\|Asphalt_irq_mapper:irq_mapper\"" {  } { { "Asphalt/synthesis/Asphalt.v" "irq_mapper" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/Asphalt.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355764393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Asphalt:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Asphalt:u0\|altera_reset_controller:rst_controller\"" {  } { { "Asphalt/synthesis/Asphalt.v" "rst_controller" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/Asphalt.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355764433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Asphalt:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Asphalt:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Asphalt/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355764459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Asphalt:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Asphalt:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Asphalt/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355764497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Asphalt:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Asphalt:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "Asphalt/synthesis/Asphalt.v" "rst_controller_001" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/Asphalt.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355764551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga0 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga0\"" {  } { { "Asphalt_gametop.sv" "vga0" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355764638 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355764639 "|Asphalt_gametop|vga_controller:vga0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355764639 "|Asphalt_gametop|vga_controller:vga0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:cm0 " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:cm0\"" {  } { { "Asphalt_gametop.sv" "cm0" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355764647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Color_Mapper.sv(48) " "Verilog HDL assignment warning at Color_Mapper.sv(48): truncated value with size 32 to match size of target (5)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Color_Mapper.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355764647 "|Asphalt_gametop|color_mapper:cm0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Color_Mapper.sv(57) " "Verilog HDL assignment warning at Color_Mapper.sv(57): truncated value with size 32 to match size of target (3)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Color_Mapper.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355764647 "|Asphalt_gametop|color_mapper:cm0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plotObstacles color_mapper:cm0\|plotObstacles:po0 " "Elaborating entity \"plotObstacles\" for hierarchy \"color_mapper:cm0\|plotObstacles:po0\"" {  } { { "Color_Mapper.sv" "po0" { Text "C:/Users/ENIAC/Desktop/Asphalt/Color_Mapper.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355764677 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ObsY plotObstacles.sv(39) " "Verilog HDL or VHDL warning at plotObstacles.sv(39): object \"ObsY\" assigned a value but never read" {  } { { "plotObstacles.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotObstacles.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639355764678 "|Asphalt_gametop|color_mapper:cm0|plotObstacles:po0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 plotObstacles.sv(73) " "Verilog HDL assignment warning at plotObstacles.sv(73): truncated value with size 32 to match size of target (10)" {  } { { "plotObstacles.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotObstacles.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355764679 "|Asphalt_gametop|color_mapper:cm0|plotObstacles:po0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 plotObstacles.sv(77) " "Verilog HDL assignment warning at plotObstacles.sv(77): truncated value with size 32 to match size of target (10)" {  } { { "plotObstacles.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotObstacles.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355764679 "|Asphalt_gametop|color_mapper:cm0|plotObstacles:po0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 plotObstacles.sv(85) " "Verilog HDL assignment warning at plotObstacles.sv(85): truncated value with size 32 to match size of target (10)" {  } { { "plotObstacles.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotObstacles.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355764679 "|Asphalt_gametop|color_mapper:cm0|plotObstacles:po0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 plotObstacles.sv(90) " "Verilog HDL assignment warning at plotObstacles.sv(90): truncated value with size 32 to match size of target (10)" {  } { { "plotObstacles.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotObstacles.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355764679 "|Asphalt_gametop|color_mapper:cm0|plotObstacles:po0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 plotObstacles.sv(109) " "Verilog HDL assignment warning at plotObstacles.sv(109): truncated value with size 10 to match size of target (6)" {  } { { "plotObstacles.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotObstacles.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355764680 "|Asphalt_gametop|color_mapper:cm0|plotObstacles:po0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 plotObstacles.sv(111) " "Verilog HDL assignment warning at plotObstacles.sv(111): truncated value with size 11 to match size of target (10)" {  } { { "plotObstacles.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotObstacles.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355764680 "|Asphalt_gametop|color_mapper:cm0|plotObstacles:po0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 plotObstacles.sv(132) " "Verilog HDL assignment warning at plotObstacles.sv(132): truncated value with size 32 to match size of target (10)" {  } { { "plotObstacles.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotObstacles.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355764681 "|Asphalt_gametop|color_mapper:cm0|plotObstacles:po0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 plotObstacles.sv(133) " "Verilog HDL assignment warning at plotObstacles.sv(133): truncated value with size 32 to match size of target (10)" {  } { { "plotObstacles.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotObstacles.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355764681 "|Asphalt_gametop|color_mapper:cm0|plotObstacles:po0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CarSpriteMatcher color_mapper:cm0\|plotObstacles:po0\|CarSpriteMatcher:cpm1 " "Elaborating entity \"CarSpriteMatcher\" for hierarchy \"color_mapper:cm0\|plotObstacles:po0\|CarSpriteMatcher:cpm1\"" {  } { { "plotObstacles.sv" "cpm1" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotObstacles.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355764716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CarSpriteMatcher.sv(12) " "Verilog HDL assignment warning at CarSpriteMatcher.sv(12): truncated value with size 32 to match size of target (9)" {  } { { "CarSpriteMatcher.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/CarSpriteMatcher.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355764717 "|Asphalt_gametop|color_mapper:cm0|plotObstacles:po0|CarSpriteMatcher:cpm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CarSpriteMatcher.sv(13) " "Verilog HDL assignment warning at CarSpriteMatcher.sv(13): truncated value with size 32 to match size of target (9)" {  } { { "CarSpriteMatcher.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/CarSpriteMatcher.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355764717 "|Asphalt_gametop|color_mapper:cm0|plotObstacles:po0|CarSpriteMatcher:cpm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_carram color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1 " "Elaborating entity \"fetch_carram\" for hierarchy \"color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\"" {  } { { "plotObstacles.sv" "fcr1" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotObstacles.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355764724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fetech_carram.sv(10) " "Verilog HDL assignment warning at fetech_carram.sv(10): truncated value with size 32 to match size of target (16)" {  } { { "fetech_carram.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/fetech_carram.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355764725 "|Asphalt_gametop|color_mapper:cm0|plotObstacles:po0|fetch_carram:fcr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 fetech_carram.sv(12) " "Verilog HDL assignment warning at fetech_carram.sv(12): truncated value with size 16 to match size of target (14)" {  } { { "fetech_carram.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/fetech_carram.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355764725 "|Asphalt_gametop|color_mapper:cm0|plotObstacles:po0|fetch_carram:fcr1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car_ram color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|car_ram:cr0 " "Elaborating entity \"car_ram\" for hierarchy \"color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|car_ram:cr0\"" {  } { { "fetech_carram.sv" "cr0" { Text "C:/Users/ENIAC/Desktop/Asphalt/fetech_carram.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355764742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|car_ram:cr0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|car_ram:cr0\|altsyncram:altsyncram_component\"" {  } { { "car_ram.v" "altsyncram_component" { Text "C:/Users/ENIAC/Desktop/Asphalt/car_ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355764763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|car_ram:cr0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|car_ram:cr0\|altsyncram:altsyncram_component\"" {  } { { "car_ram.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/car_ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355764773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|car_ram:cr0\|altsyncram:altsyncram_component " "Instantiated megafunction \"color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|car_ram:cr0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355764773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355764773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../car_sprite_small_quantized.mif " "Parameter \"init_file\" = \"../car_sprite_small_quantized.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355764773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355764773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355764773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355764773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355764773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355764773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355764773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355764773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355764773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355764773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355764773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355764773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355764773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355764773 ""}  } { { "car_ram.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/car_ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639355764773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rql1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rql1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rql1 " "Found entity 1: altsyncram_rql1" {  } { { "db/altsyncram_rql1.tdf" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/altsyncram_rql1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355764842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355764842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rql1 color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|car_ram:cr0\|altsyncram:altsyncram_component\|altsyncram_rql1:auto_generated " "Elaborating entity \"altsyncram_rql1\" for hierarchy \"color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|car_ram:cr0\|altsyncram:altsyncram_component\|altsyncram_rql1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355764848 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "2850 16384 0 1 1 " "2850 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "13534 16383 " "Addresses ranging from 13534 to 16383 are not initialized" {  } { { "C:/Users/ENIAC/Desktop/Asphalt/car_sprite_small_quantized.mif" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/car_sprite_small_quantized.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1639355764892 ""}  } { { "C:/Users/ENIAC/Desktop/Asphalt/car_sprite_small_quantized.mif" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/car_sprite_small_quantized.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1639355764892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355765189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355765189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|car_ram:cr0\|altsyncram:altsyncram_component\|altsyncram_rql1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|car_ram:cr0\|altsyncram:altsyncram_component\|altsyncram_rql1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_rql1.tdf" "decode3" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/altsyncram_rql1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355765196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/decode_2j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355765251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355765251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2j9 color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|car_ram:cr0\|altsyncram:altsyncram_component\|altsyncram_rql1:auto_generated\|decode_2j9:rden_decode " "Elaborating entity \"decode_2j9\" for hierarchy \"color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|car_ram:cr0\|altsyncram:altsyncram_component\|altsyncram_rql1:auto_generated\|decode_2j9:rden_decode\"" {  } { { "db/altsyncram_rql1.tdf" "rden_decode" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/altsyncram_rql1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355765258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_33b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_33b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_33b " "Found entity 1: mux_33b" {  } { { "db/mux_33b.tdf" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/mux_33b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355765310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355765310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_33b color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|car_ram:cr0\|altsyncram:altsyncram_component\|altsyncram_rql1:auto_generated\|mux_33b:mux2 " "Elaborating entity \"mux_33b\" for hierarchy \"color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|car_ram:cr0\|altsyncram:altsyncram_component\|altsyncram_rql1:auto_generated\|mux_33b:mux2\"" {  } { { "db/altsyncram_rql1.tdf" "mux2" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/altsyncram_rql1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355765318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car_palette color_mapper:cm0\|plotObstacles:po0\|car_palette:cp1 " "Elaborating entity \"car_palette\" for hierarchy \"color_mapper:cm0\|plotObstacles:po0\|car_palette:cp1\"" {  } { { "plotObstacles.sv" "cp1" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotObstacles.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355765483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerLogic color_mapper:cm0\|playerLogic:pl0 " "Elaborating entity \"playerLogic\" for hierarchy \"color_mapper:cm0\|playerLogic:pl0\"" {  } { { "Color_Mapper.sv" "pl0" { Text "C:/Users/ENIAC/Desktop/Asphalt/Color_Mapper.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355765500 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Car_Y_Motion playerLogic.sv(6) " "Verilog HDL or VHDL warning at playerLogic.sv(6): object \"Car_Y_Motion\" assigned a value but never read" {  } { { "playerLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/playerLogic.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639355765501 "|Asphalt_gametop|color_mapper:cm0|playerLogic:pl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 playerLogic.sv(45) " "Verilog HDL assignment warning at playerLogic.sv(45): truncated value with size 32 to match size of target (10)" {  } { { "playerLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/playerLogic.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355765501 "|Asphalt_gametop|color_mapper:cm0|playerLogic:pl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 playerLogic.sv(62) " "Verilog HDL assignment warning at playerLogic.sv(62): truncated value with size 32 to match size of target (10)" {  } { { "playerLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/playerLogic.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355765502 "|Asphalt_gametop|color_mapper:cm0|playerLogic:pl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 playerLogic.sv(63) " "Verilog HDL assignment warning at playerLogic.sv(63): truncated value with size 32 to match size of target (10)" {  } { { "playerLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/playerLogic.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355765502 "|Asphalt_gametop|color_mapper:cm0|playerLogic:pl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 playerLogic.sv(68) " "Verilog HDL assignment warning at playerLogic.sv(68): truncated value with size 32 to match size of target (10)" {  } { { "playerLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/playerLogic.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355765502 "|Asphalt_gametop|color_mapper:cm0|playerLogic:pl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 playerLogic.sv(73) " "Verilog HDL assignment warning at playerLogic.sv(73): truncated value with size 32 to match size of target (10)" {  } { { "playerLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/playerLogic.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355765502 "|Asphalt_gametop|color_mapper:cm0|playerLogic:pl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aiLogic color_mapper:cm0\|aiLogic:al0 " "Elaborating entity \"aiLogic\" for hierarchy \"color_mapper:cm0\|aiLogic:al0\"" {  } { { "Color_Mapper.sv" "al0" { Text "C:/Users/ENIAC/Desktop/Asphalt/Color_Mapper.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355765515 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 aiLogic.sv(86) " "Verilog HDL assignment warning at aiLogic.sv(86): truncated value with size 32 to match size of target (10)" {  } { { "aiLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/aiLogic.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355765516 "|Asphalt_gametop|color_mapper:cm0|aiLogic:al0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 aiLogic.sv(96) " "Verilog HDL assignment warning at aiLogic.sv(96): truncated value with size 32 to match size of target (10)" {  } { { "aiLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/aiLogic.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355765517 "|Asphalt_gametop|color_mapper:cm0|aiLogic:al0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 aiLogic.sv(102) " "Verilog HDL assignment warning at aiLogic.sv(102): truncated value with size 32 to match size of target (10)" {  } { { "aiLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/aiLogic.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355765517 "|Asphalt_gametop|color_mapper:cm0|aiLogic:al0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 aiLogic.sv(107) " "Verilog HDL assignment warning at aiLogic.sv(107): truncated value with size 32 to match size of target (10)" {  } { { "aiLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/aiLogic.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355765517 "|Asphalt_gametop|color_mapper:cm0|aiLogic:al0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plotBackground color_mapper:cm0\|plotBackground:pbg0 " "Elaborating entity \"plotBackground\" for hierarchy \"color_mapper:cm0\|plotBackground:pbg0\"" {  } { { "Color_Mapper.sv" "pbg0" { Text "C:/Users/ENIAC/Desktop/Asphalt/Color_Mapper.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355765531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plotPlayer color_mapper:cm0\|plotPlayer:pp0 " "Elaborating entity \"plotPlayer\" for hierarchy \"color_mapper:cm0\|plotPlayer:pp0\"" {  } { { "Color_Mapper.sv" "pp0" { Text "C:/Users/ENIAC/Desktop/Asphalt/Color_Mapper.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355765544 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 plotPlayer.sv(14) " "Verilog HDL assignment warning at plotPlayer.sv(14): truncated value with size 4 to match size of target (3)" {  } { { "plotPlayer.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotPlayer.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355765544 "|Asphalt_gametop|color_mapper:cm0|plotPlayer:pp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 plotPlayer.sv(18) " "Verilog HDL assignment warning at plotPlayer.sv(18): truncated value with size 10 to match size of target (6)" {  } { { "plotPlayer.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotPlayer.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355765544 "|Asphalt_gametop|color_mapper:cm0|plotPlayer:pp0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 plotPlayer.sv(19) " "Verilog HDL assignment warning at plotPlayer.sv(19): truncated value with size 10 to match size of target (6)" {  } { { "plotPlayer.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotPlayer.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355765544 "|Asphalt_gametop|color_mapper:cm0|plotPlayer:pp0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plotAI color_mapper:cm0\|plotAI:pa0 " "Elaborating entity \"plotAI\" for hierarchy \"color_mapper:cm0\|plotAI:pa0\"" {  } { { "Color_Mapper.sv" "pa0" { Text "C:/Users/ENIAC/Desktop/Asphalt/Color_Mapper.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355765658 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 plotAI.sv(15) " "Verilog HDL assignment warning at plotAI.sv(15): truncated value with size 4 to match size of target (3)" {  } { { "plotAI.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotAI.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355765658 "|Asphalt_gametop|color_mapper:cm0|plotAI:pa0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 plotAI.sv(19) " "Verilog HDL assignment warning at plotAI.sv(19): truncated value with size 10 to match size of target (6)" {  } { { "plotAI.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotAI.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355765658 "|Asphalt_gametop|color_mapper:cm0|plotAI:pa0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 plotAI.sv(21) " "Verilog HDL assignment warning at plotAI.sv(21): truncated value with size 10 to match size of target (6)" {  } { { "plotAI.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotAI.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355765658 "|Asphalt_gametop|color_mapper:cm0|plotAI:pa0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 plotAI.sv(22) " "Verilog HDL assignment warning at plotAI.sv(22): truncated value with size 10 to match size of target (6)" {  } { { "plotAI.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/plotAI.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639355765658 "|Asphalt_gametop|color_mapper:cm0|plotAI:pa0"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1639355767614 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.12.12.18:36:10 Progress: Loading sld0eff25d3/alt_sld_fab_wrapper_hw.tcl " "2021.12.12.18:36:10 Progress: Loading sld0eff25d3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355770806 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355773192 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355773304 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355776341 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355776432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355776525 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355776637 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355776640 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355776640 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1639355777351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0eff25d3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0eff25d3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0eff25d3/alt_sld_fab.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/ip/sld0eff25d3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355777584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355777584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0eff25d3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0eff25d3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0eff25d3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/ip/sld0eff25d3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355777678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355777678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0eff25d3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0eff25d3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0eff25d3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/ip/sld0eff25d3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355777699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355777699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0eff25d3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0eff25d3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0eff25d3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/ip/sld0eff25d3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355777766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355777766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0eff25d3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0eff25d3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0eff25d3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/ip/sld0eff25d3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355777850 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0eff25d3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/ip/sld0eff25d3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355777850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355777850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0eff25d3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0eff25d3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0eff25d3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/ip/sld0eff25d3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355777925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355777925 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "10 " "Found 10 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:cm0\|plotObstacles:po0\|car_palette:cp1\|Ram0 " "RAM logic \"color_mapper:cm0\|plotObstacles:po0\|car_palette:cp1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "car_palette.sv" "Ram0" { Text "C:/Users/ENIAC/Desktop/Asphalt/car_palette.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1639355781144 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:cm0\|plotAI:pa0\|car_palette:cp2\|Ram0 " "RAM logic \"color_mapper:cm0\|plotAI:pa0\|car_palette:cp2\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "car_palette.sv" "Ram0" { Text "C:/Users/ENIAC/Desktop/Asphalt/car_palette.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1639355781144 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:cm0\|plotPlayer:pp0\|car_palette:cp0\|Ram0 " "RAM logic \"color_mapper:cm0\|plotPlayer:pp0\|car_palette:cp0\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "car_palette.sv" "Ram0" { Text "C:/Users/ENIAC/Desktop/Asphalt/car_palette.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1639355781144 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:cm0\|plotObstacles:po0\|car_palette:cp1\|Ram1 " "RAM logic \"color_mapper:cm0\|plotObstacles:po0\|car_palette:cp1\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "car_palette.sv" "Ram1" { Text "C:/Users/ENIAC/Desktop/Asphalt/car_palette.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1639355781144 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:cm0\|plotAI:pa0\|car_palette:cp2\|Ram1 " "RAM logic \"color_mapper:cm0\|plotAI:pa0\|car_palette:cp2\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "car_palette.sv" "Ram1" { Text "C:/Users/ENIAC/Desktop/Asphalt/car_palette.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1639355781144 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:cm0\|plotPlayer:pp0\|car_palette:cp0\|Ram1 " "RAM logic \"color_mapper:cm0\|plotPlayer:pp0\|car_palette:cp0\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "car_palette.sv" "Ram1" { Text "C:/Users/ENIAC/Desktop/Asphalt/car_palette.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1639355781144 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:cm0\|plotObstacles:po0\|car_palette:cp1\|Ram2 " "RAM logic \"color_mapper:cm0\|plotObstacles:po0\|car_palette:cp1\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "car_palette.sv" "Ram2" { Text "C:/Users/ENIAC/Desktop/Asphalt/car_palette.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1639355781144 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:cm0\|plotAI:pa0\|car_palette:cp2\|Ram2 " "RAM logic \"color_mapper:cm0\|plotAI:pa0\|car_palette:cp2\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "car_palette.sv" "Ram2" { Text "C:/Users/ENIAC/Desktop/Asphalt/car_palette.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1639355781144 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "color_mapper:cm0\|plotPlayer:pp0\|car_palette:cp0\|Ram2 " "RAM logic \"color_mapper:cm0\|plotPlayer:pp0\|car_palette:cp0\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "car_palette.sv" "Ram2" { Text "C:/Users/ENIAC/Desktop/Asphalt/car_palette.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1639355781144 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"Asphalt:u0\|Asphalt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "Asphalt/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1639355781144 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1639355781144 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|Mult0\"" {  } { { "fetech_carram.sv" "Mult0" { Text "C:/Users/ENIAC/Desktop/Asphalt/fetech_carram.sv" 10 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639355783213 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|Mult0\"" {  } { { "fetech_carram.sv" "Mult0" { Text "C:/Users/ENIAC/Desktop/Asphalt/fetech_carram.sv" 10 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639355783213 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cm0\|plotObstacles:po0\|CarSpriteMatcher:cpm1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cm0\|plotObstacles:po0\|CarSpriteMatcher:cpm1\|Mult0\"" {  } { { "CarSpriteMatcher.sv" "Mult0" { Text "C:/Users/ENIAC/Desktop/Asphalt/CarSpriteMatcher.sv" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639355783213 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cm0\|plotPlayer:pp0\|fetch_carram:fcr0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cm0\|plotPlayer:pp0\|fetch_carram:fcr0\|Mult0\"" {  } { { "fetech_carram.sv" "Mult0" { Text "C:/Users/ENIAC/Desktop/Asphalt/fetech_carram.sv" 10 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639355783213 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639355783213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|lpm_mult:Mult0\"" {  } { { "fetech_carram.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/fetech_carram.sv" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355783326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355783326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355783326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355783326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355783326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355783326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355783326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355783326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355783326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355783326 ""}  } { { "fetech_carram.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/fetech_carram.sv" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639355783326 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|lpm_mult:Mult0\|multcore:mult_core color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "fetech_carram.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/fetech_carram.sv" 10 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355783488 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "fetech_carram.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/fetech_carram.sv" 10 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355783574 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "fetech_carram.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/fetech_carram.sv" 10 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355783696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_crg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_crg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_crg " "Found entity 1: add_sub_crg" {  } { { "db/add_sub_crg.tdf" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/db/add_sub_crg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639355783760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355783760 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|lpm_mult:Mult0\|altshift:external_latency_ffs color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "fetech_carram.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/fetech_carram.sv" 10 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355783814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|lpm_mult:Mult0\"" {  } { { "fetech_carram.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/fetech_carram.sv" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355783844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355783844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355783844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355783844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355783844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355783844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355783844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355783844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355783844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355783844 ""}  } { { "fetech_carram.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/fetech_carram.sv" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639355783844 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|lpm_mult:Mult0\|multcore:mult_core color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "fetech_carram.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/fetech_carram.sv" 10 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355783877 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "fetech_carram.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/fetech_carram.sv" 10 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355783934 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|lpm_mult:Mult0\|altshift:external_latency_ffs color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:cm0\|plotObstacles:po0\|fetch_carram:fcr1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "fetech_carram.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/fetech_carram.sv" 10 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355784040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm0\|plotObstacles:po0\|CarSpriteMatcher:cpm1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm0\|plotObstacles:po0\|CarSpriteMatcher:cpm1\|lpm_mult:Mult0\"" {  } { { "CarSpriteMatcher.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/CarSpriteMatcher.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355784071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm0\|plotObstacles:po0\|CarSpriteMatcher:cpm1\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:cm0\|plotObstacles:po0\|CarSpriteMatcher:cpm1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355784071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355784071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355784071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355784071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355784071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355784071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355784071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355784071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355784071 ""}  } { { "CarSpriteMatcher.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/CarSpriteMatcher.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639355784071 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm0\|plotObstacles:po0\|CarSpriteMatcher:cpm1\|lpm_mult:Mult0\|multcore:mult_core color_mapper:cm0\|plotObstacles:po0\|CarSpriteMatcher:cpm1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm0\|plotObstacles:po0\|CarSpriteMatcher:cpm1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"color_mapper:cm0\|plotObstacles:po0\|CarSpriteMatcher:cpm1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "CarSpriteMatcher.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/CarSpriteMatcher.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355784105 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm0\|plotObstacles:po0\|CarSpriteMatcher:cpm1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder color_mapper:cm0\|plotObstacles:po0\|CarSpriteMatcher:cpm1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm0\|plotObstacles:po0\|CarSpriteMatcher:cpm1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"color_mapper:cm0\|plotObstacles:po0\|CarSpriteMatcher:cpm1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "CarSpriteMatcher.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/CarSpriteMatcher.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355784147 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "color_mapper:cm0\|plotObstacles:po0\|CarSpriteMatcher:cpm1\|lpm_mult:Mult0\|altshift:external_latency_ffs color_mapper:cm0\|plotObstacles:po0\|CarSpriteMatcher:cpm1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm0\|plotObstacles:po0\|CarSpriteMatcher:cpm1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"color_mapper:cm0\|plotObstacles:po0\|CarSpriteMatcher:cpm1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "CarSpriteMatcher.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/CarSpriteMatcher.sv" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355784169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cm0\|plotPlayer:pp0\|fetch_carram:fcr0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cm0\|plotPlayer:pp0\|fetch_carram:fcr0\|lpm_mult:Mult0\"" {  } { { "fetech_carram.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/fetech_carram.sv" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355784210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cm0\|plotPlayer:pp0\|fetch_carram:fcr0\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:cm0\|plotPlayer:pp0\|fetch_carram:fcr0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355784210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355784210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355784210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355784210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355784210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355784210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355784210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355784210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639355784210 ""}  } { { "fetech_carram.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/fetech_carram.sv" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639355784210 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639355785048 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1639355785184 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1639355785184 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1639355785184 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1639355785184 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1639355785184 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1639355785184 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639355785185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639355785185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639355785185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639355785185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639355785185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639355785185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639355785185 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1639355785185 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1639355785185 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1639355785185 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1639355785185 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "Asphalt/synthesis/submodules/Asphalt_sdram.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram.v" 356 -1 0 } } { "Asphalt/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" 352 -1 0 } } { "Asphalt/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Asphalt/synthesis/submodules/Asphalt_sdram.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram.v" 306 -1 0 } } { "playerLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/playerLogic.sv" 31 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "Asphalt/synthesis/submodules/Asphalt_spi_0.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_spi_0.v" 243 -1 0 } } { "Asphalt/synthesis/submodules/Asphalt_spi_0.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_spi_0.v" 132 -1 0 } } { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_jtag_uart_0.v" 398 -1 0 } } { "Asphalt/synthesis/submodules/Asphalt_spi_0.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_spi_0.v" 253 -1 0 } } { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "Asphalt/synthesis/submodules/Asphalt_timer_0.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_timer_0.v" 181 -1 0 } } { "Asphalt/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1639355785215 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1639355785215 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[9\] color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[9\]~_emulated color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[9\]~1 " "Register \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[9\]\" is converted into an equivalent circuit using register \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[9\]~_emulated\" and latch \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[9\]~1\"" {  } { { "aiLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/aiLogic.sv" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639355785216 "|Asphalt_gametop|color_mapper:cm0|aiLogic:al0|Car_Y_Pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[8\] color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[8\]~_emulated color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[8\]~5 " "Register \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[8\]\" is converted into an equivalent circuit using register \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[8\]~_emulated\" and latch \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[8\]~5\"" {  } { { "aiLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/aiLogic.sv" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639355785216 "|Asphalt_gametop|color_mapper:cm0|aiLogic:al0|Car_Y_Pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[7\] color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[7\]~_emulated color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[7\]~9 " "Register \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[7\]\" is converted into an equivalent circuit using register \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[7\]~_emulated\" and latch \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[7\]~9\"" {  } { { "aiLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/aiLogic.sv" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639355785216 "|Asphalt_gametop|color_mapper:cm0|aiLogic:al0|Car_Y_Pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[6\] color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[6\]~_emulated color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[6\]~13 " "Register \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[6\]\" is converted into an equivalent circuit using register \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[6\]~_emulated\" and latch \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[6\]~13\"" {  } { { "aiLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/aiLogic.sv" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639355785216 "|Asphalt_gametop|color_mapper:cm0|aiLogic:al0|Car_Y_Pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[5\] color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[5\]~_emulated color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[5\]~17 " "Register \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[5\]\" is converted into an equivalent circuit using register \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[5\]~_emulated\" and latch \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[5\]~17\"" {  } { { "aiLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/aiLogic.sv" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639355785216 "|Asphalt_gametop|color_mapper:cm0|aiLogic:al0|Car_Y_Pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[4\] color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[4\]~_emulated color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[4\]~21 " "Register \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[4\]\" is converted into an equivalent circuit using register \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[4\]~_emulated\" and latch \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[4\]~21\"" {  } { { "aiLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/aiLogic.sv" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639355785216 "|Asphalt_gametop|color_mapper:cm0|aiLogic:al0|Car_Y_Pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[3\] color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[3\]~_emulated color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[3\]~25 " "Register \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[3\]\" is converted into an equivalent circuit using register \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[3\]~_emulated\" and latch \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[3\]~25\"" {  } { { "aiLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/aiLogic.sv" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639355785216 "|Asphalt_gametop|color_mapper:cm0|aiLogic:al0|Car_Y_Pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[2\] color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[2\]~_emulated color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[2\]~29 " "Register \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[2\]\" is converted into an equivalent circuit using register \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[2\]~_emulated\" and latch \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[2\]~29\"" {  } { { "aiLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/aiLogic.sv" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639355785216 "|Asphalt_gametop|color_mapper:cm0|aiLogic:al0|Car_Y_Pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[1\] color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[1\]~_emulated color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[1\]~33 " "Register \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[1\]\" is converted into an equivalent circuit using register \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[1\]~_emulated\" and latch \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[1\]~33\"" {  } { { "aiLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/aiLogic.sv" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639355785216 "|Asphalt_gametop|color_mapper:cm0|aiLogic:al0|Car_Y_Pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[0\] color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[0\]~_emulated color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[0\]~37 " "Register \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[0\]\" is converted into an equivalent circuit using register \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[0\]~_emulated\" and latch \"color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[0\]~37\"" {  } { { "aiLogic.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/aiLogic.sv" 49 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639355785216 "|Asphalt_gametop|color_mapper:cm0|aiLogic:al0|Car_Y_Pos[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1639355785216 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639355787357 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639355787357 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639355787357 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639355787357 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639355787357 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1639355787357 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1639355787357 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639355787358 "|Asphalt_gametop|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639355787358 "|Asphalt_gametop|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639355787358 "|Asphalt_gametop|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639355787358 "|Asphalt_gametop|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639355787358 "|Asphalt_gametop|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639355787358 "|Asphalt_gametop|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639355787358 "|Asphalt_gametop|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639355787358 "|Asphalt_gametop|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639355787358 "|Asphalt_gametop|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639355787358 "|Asphalt_gametop|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639355787358 "|Asphalt_gametop|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639355787358 "|Asphalt_gametop|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639355787358 "|Asphalt_gametop|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639355787358 "|Asphalt_gametop|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639355787358 "|Asphalt_gametop|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639355787358 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355787611 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "316 " "316 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639355791069 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355791217 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1639355791217 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ENIAC/Desktop/Asphalt/output_files/Asphalt.map.smsg " "Generated suppressed messages file C:/Users/ENIAC/Desktop/Asphalt/output_files/Asphalt.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355792106 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639355794760 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639355794760 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639355795284 "|Asphalt_gametop|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639355795284 "|Asphalt_gametop|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639355795284 "|Asphalt_gametop|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639355795284 "|Asphalt_gametop|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639355795284 "|Asphalt_gametop|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639355795284 "|Asphalt_gametop|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639355795284 "|Asphalt_gametop|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639355795284 "|Asphalt_gametop|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639355795284 "|Asphalt_gametop|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639355795284 "|Asphalt_gametop|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1639355795284 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6645 " "Implemented 6645 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639355795284 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639355795284 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1639355795284 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6266 " "Implemented 6266 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639355795284 ""} { "Info" "ICUT_CUT_TM_RAMS" "232 " "Implemented 232 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639355795284 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1639355795284 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639355795284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639355795366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 12 18:36:35 2021 " "Processing ended: Sun Dec 12 18:36:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639355795366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639355795366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639355795366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639355795366 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1639355796733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639355796739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 12 18:36:36 2021 " "Processing started: Sun Dec 12 18:36:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639355796739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1639355796739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Asphalt -c Asphalt " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Asphalt -c Asphalt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1639355796739 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1639355796870 ""}
{ "Info" "0" "" "Project  = Asphalt" {  } {  } 0 0 "Project  = Asphalt" 0 0 "Fitter" 0 0 1639355796871 ""}
{ "Info" "0" "" "Revision = Asphalt" {  } {  } 0 0 "Revision = Asphalt" 0 0 "Fitter" 0 0 1639355796871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1639355797037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639355797037 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Asphalt 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Asphalt\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639355797081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639355797119 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639355797120 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\|Asphalt_sdram_pll_altpll_vg92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\|Asphalt_sdram_pll_altpll_vg92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\|Asphalt_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\|Asphalt_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] port" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 2407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1639355797169 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\|Asphalt_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] 1 1 -18 -1000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -18 degrees (-1000 ps) for Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\|Asphalt_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] port" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 2408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1639355797169 ""}  } { { "Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 2407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1639355797169 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|car_ram:cr0\|altsyncram:altsyncram_component\|altsyncram_rql1:auto_generated\|ram_block1a25 " "Atom \"color_mapper:cm0\|plotAI:pa0\|fetch_carram:fcr2\|car_ram:cr0\|altsyncram:altsyncram_component\|altsyncram_rql1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1639355797172 "|Asphalt_gametop|color_mapper:cm0|plotAI:pa0|fetch_carram:fcr2|car_ram:cr0|altsyncram:altsyncram_component|altsyncram_rql1:auto_generated|ram_block1a25"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1639355797172 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639355797339 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1639355797348 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639355797891 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639355797891 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639355797891 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639355797891 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639355797891 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639355797891 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639355797891 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639355797891 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639355797891 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639355797891 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639355797891 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1639355797891 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 15827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639355797902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 15829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639355797902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 15831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639355797902 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 15833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639355797902 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1639355797902 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639355797902 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639355797902 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639355797902 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639355797902 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639355797906 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1639355798313 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1639355799757 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1639355799762 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1639355799762 ""}
{ "Info" "ISTA_SDC_FOUND" "Asphalt.sdc " "Reading SDC File: 'Asphalt.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1639355799802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Asphalt.sdc 9 ADC_CLK_10 port " "Ignored filter at Asphalt.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639355799802 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Asphalt.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at Asphalt.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639355799803 ""}  } { { "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639355799803 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Asphalt.sdc 11 MAX10_CLK2_50 port " "Ignored filter at Asphalt.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1639355799803 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Asphalt.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at Asphalt.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639355799803 ""}  } { { "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1639355799803 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1639355799805 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1639355799805 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1639355799805 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1639355799806 ""}
{ "Info" "ISTA_SDC_FOUND" "Asphalt/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Asphalt/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1639355799807 ""}
{ "Info" "ISTA_SDC_FOUND" "Asphalt/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'Asphalt/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1639355799816 ""}
{ "Info" "ISTA_SDC_FOUND" "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1639355799821 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga0\|clkdiv " "Node: vga_controller:vga0\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga0\|hc\[0\] vga_controller:vga0\|clkdiv " "Register vga_controller:vga0\|hc\[0\] is being clocked by vga_controller:vga0\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639355799852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1639355799852 "|Asphalt_gametop|vga_controller:vga0|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga0\|vs " "Node: vga_controller:vga0\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register color_mapper:cm0\|playerLogic:pl0\|Car_Y_Pos\[2\] vga_controller:vga0\|vs " "Register color_mapper:cm0\|playerLogic:pl0\|Car_Y_Pos\[2\] is being clocked by vga_controller:vga0\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639355799852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1639355799852 "|Asphalt_gametop|vga_controller:vga0|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[1\]~33 KEY\[0\] " "Latch color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[1\]~33 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639355799852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1639355799852 "|Asphalt_gametop|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "color_mapper:cm0\|slowClk " "Node: color_mapper:cm0\|slowClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register color_mapper:cm0\|Scale\[2\] color_mapper:cm0\|slowClk " "Register color_mapper:cm0\|Scale\[2\] is being clocked by color_mapper:cm0\|slowClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639355799852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1639355799852 "|Asphalt_gametop|color_mapper:cm0|slowClk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639355799857 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1639355799857 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1639355799918 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1639355799920 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639355799920 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639355799920 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639355799920 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 clk_dram_ext " "  20.000 clk_dram_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639355799920 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639355799920 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639355799920 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\] " "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639355799920 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1639355799920 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\|Asphalt_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\|Asphalt_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639355800287 ""}  } { { "Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 2407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639355800287 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\|Asphalt_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\|Asphalt_sdram_pll_altpll_vg92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639355800288 ""}  } { { "Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 2407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639355800288 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639355800288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga0\|clkdiv " "Destination node vga_controller:vga0\|clkdiv" {  } { { "VGA_controller.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 1282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639355800288 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639355800288 ""}  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 15811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639355800288 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:vga0\|vs  " "Automatically promoted node vga_controller:vga0\|vs " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639355800288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_mapper:cm0\|slowClk " "Destination node color_mapper:cm0\|slowClk" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Color_Mapper.sv" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 1244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639355800288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_VS~output " "Destination node VGA_VS~output" {  } { { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 15765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639355800288 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639355800288 ""}  } { { "VGA_controller.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/VGA_controller.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 1287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639355800288 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639355800288 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 15228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639355800288 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:vga0\|clkdiv  " "Automatically promoted node vga_controller:vga0\|clkdiv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639355800288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga0\|vs " "Destination node vga_controller:vga0\|vs" {  } { { "VGA_controller.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/VGA_controller.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 1287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639355800288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vga0\|clkdiv~0 " "Destination node vga_controller:vga0\|clkdiv~0" {  } { { "VGA_controller.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 11506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639355800288 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639355800288 ""}  } { { "VGA_controller.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/VGA_controller.sv" 57 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 1282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639355800288 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "color_mapper:cm0\|slowClk  " "Automatically promoted node color_mapper:cm0\|slowClk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639355800288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "color_mapper:cm0\|slowClk~0 " "Destination node color_mapper:cm0\|slowClk~0" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Color_Mapper.sv" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 9554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639355800288 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639355800288 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Color_Mapper.sv" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 1244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639355800288 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Asphalt:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node Asphalt:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639355800288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Asphalt:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node Asphalt:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "Asphalt/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 6936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639355800288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 3953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639355800288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_debug:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_debug:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_debug:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 3166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639355800288 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639355800288 ""}  } { { "Asphalt/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 1309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639355800288 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Asphalt:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Asphalt:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639355800289 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Asphalt:u0\|Asphalt_sdram:sdram\|active_rnw~2 " "Destination node Asphalt:u0\|Asphalt_sdram:sdram\|active_rnw~2" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 7354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639355800289 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Asphalt:u0\|Asphalt_sdram:sdram\|active_cs_n~0 " "Destination node Asphalt:u0\|Asphalt_sdram:sdram\|active_cs_n~0" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 7383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639355800289 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Asphalt:u0\|Asphalt_sdram:sdram\|active_cs_n~1 " "Destination node Asphalt:u0\|Asphalt_sdram:sdram\|active_cs_n~1" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 7384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639355800289 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Asphalt:u0\|Asphalt_sdram:sdram\|i_refs\[0\] " "Destination node Asphalt:u0\|Asphalt_sdram:sdram\|i_refs\[0\]" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 2623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639355800289 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Asphalt:u0\|Asphalt_sdram:sdram\|i_refs\[2\] " "Destination node Asphalt:u0\|Asphalt_sdram:sdram\|i_refs\[2\]" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 2621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639355800289 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Asphalt:u0\|Asphalt_sdram:sdram\|i_refs\[1\] " "Destination node Asphalt:u0\|Asphalt_sdram:sdram\|i_refs\[1\]" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 2622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639355800289 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639355800289 ""}  } { { "Asphalt/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 4423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639355800289 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_debug:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_debug:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639355800289 ""}  } { { "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Asphalt:u0\|Asphalt_nios2_gen2_0:nios2_gen2_0\|Asphalt_nios2_gen2_0_cpu:cpu\|Asphalt_nios2_gen2_0_cpu_nios2_oci:the_Asphalt_nios2_gen2_0_cpu_nios2_oci\|Asphalt_nios2_gen2_0_cpu_nios2_oci_debug:the_Asphalt_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 3171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639355800289 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639355800289 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 9975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1639355800289 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1639355800289 ""}  } { { "Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" 274 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 2438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639355800289 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639355801254 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639355801262 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639355801262 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639355801271 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1639355801296 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639355801296 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639355801296 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639355801296 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639355801296 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639355801296 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639355801296 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639355801296 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639355801296 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639355801296 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639355801296 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639355801296 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639355801296 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639355801296 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639355801296 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639355801296 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639355801296 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639355801296 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639355801296 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639355801296 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1639355801296 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1639355801296 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639355801296 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1639355801311 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1639355801311 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639355801317 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639355802255 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1639355802262 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1639355802262 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1639355802262 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1639355802262 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639355802262 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\|Asphalt_sdram_pll_altpll_vg92:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"Asphalt:u0\|Asphalt_sdram_pll:sdram_pll\|Asphalt_sdram_pll_altpll_vg92:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" 150 -1 0 } } { "Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/submodules/Asphalt_sdram_pll.v" 294 0 0 } } { "Asphalt/synthesis/Asphalt.v" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt/synthesis/Asphalt.v" 270 0 0 } } { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 158 0 0 } } { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 32 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1639355802455 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639355802836 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1639355802836 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639355802837 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1639355802847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639355804449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639355805347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639355805408 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639355812836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639355812836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639355814289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X56_Y22 X66_Y32 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X56_Y22 to location X66_Y32" {  } { { "loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X56_Y22 to location X66_Y32"} { { 12 { 0 ""} 56 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1639355817953 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639355817953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1639355820016 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1639355820016 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639355820016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639355820020 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.47 " "Total time spent on timing analysis during the Fitter is 3.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1639355820305 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639355820352 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639355822433 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639355822437 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639355824655 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639355827082 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1639355827815 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "17 " "Following 17 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639355827863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639355827863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639355827863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639355827863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639355827863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639355827863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639355827863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639355827863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently enabled " "Pin ARDUINO_IO\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639355827863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently enabled " "Pin ARDUINO_IO\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639355827863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639355827863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639355827863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently enabled " "Pin ARDUINO_IO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639355827863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently enabled " "Pin ARDUINO_IO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639355827863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639355827863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently enabled " "Pin ARDUINO_IO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639355827863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently enabled " "Pin ARDUINO_RESET_N has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "Asphalt_gametop.sv" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt_gametop.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ENIAC/Desktop/Asphalt/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639355827863 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1639355827863 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ENIAC/Desktop/Asphalt/output_files/Asphalt.fit.smsg " "Generated suppressed messages file C:/Users/ENIAC/Desktop/Asphalt/output_files/Asphalt.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639355828211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 63 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5862 " "Peak virtual memory: 5862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639355830178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 12 18:37:10 2021 " "Processing ended: Sun Dec 12 18:37:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639355830178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639355830178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639355830178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639355830178 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1639355831241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639355831247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 12 18:37:11 2021 " "Processing started: Sun Dec 12 18:37:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639355831247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1639355831247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Asphalt -c Asphalt " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Asphalt -c Asphalt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1639355831247 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1639355831792 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1639355833914 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1639355834016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639355835006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 12 18:37:15 2021 " "Processing ended: Sun Dec 12 18:37:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639355835006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639355835006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639355835006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1639355835006 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1639355835685 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1639355836282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639355836287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 12 18:37:15 2021 " "Processing started: Sun Dec 12 18:37:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639355836287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1639355836287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Asphalt -c Asphalt " "Command: quartus_sta Asphalt -c Asphalt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1639355836288 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1639355836415 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1639355837085 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1639355837085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1639355837499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1639355837499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639355837534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639355837534 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1639355837913 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1639355838043 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1639355838043 ""}
{ "Info" "ISTA_SDC_FOUND" "Asphalt.sdc " "Reading SDC File: 'Asphalt.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1639355838079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Asphalt.sdc 9 ADC_CLK_10 port " "Ignored filter at Asphalt.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639355838080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Asphalt.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at Asphalt.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639355838081 ""}  } { { "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639355838081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Asphalt.sdc 11 MAX10_CLK2_50 port " "Ignored filter at Asphalt.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639355838081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Asphalt.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at Asphalt.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639355838081 ""}  } { { "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" "" { Text "C:/Users/ENIAC/Desktop/Asphalt/Asphalt.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639355838081 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1639355838082 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1639355838082 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639355838082 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1639355838083 ""}
{ "Info" "ISTA_SDC_FOUND" "Asphalt/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Asphalt/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1639355838086 ""}
{ "Info" "ISTA_SDC_FOUND" "Asphalt/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'Asphalt/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1639355838097 ""}
{ "Info" "ISTA_SDC_FOUND" "Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'Asphalt/synthesis/submodules/Asphalt_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1639355838104 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga0\|clkdiv " "Node: vga_controller:vga0\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga0\|hc\[0\] vga_controller:vga0\|clkdiv " "Register vga_controller:vga0\|hc\[0\] is being clocked by vga_controller:vga0\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639355838132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639355838132 "|Asphalt_gametop|vga_controller:vga0|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga0\|vs " "Node: vga_controller:vga0\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register color_mapper:cm0\|playerLogic:pl0\|Car_Y_Pos\[2\] vga_controller:vga0\|vs " "Register color_mapper:cm0\|playerLogic:pl0\|Car_Y_Pos\[2\] is being clocked by vga_controller:vga0\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639355838132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639355838132 "|Asphalt_gametop|vga_controller:vga0|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[3\]~25 KEY\[0\] " "Latch color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[3\]~25 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639355838132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639355838132 "|Asphalt_gametop|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "color_mapper:cm0\|slowClk " "Node: color_mapper:cm0\|slowClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register color_mapper:cm0\|Scale\[0\] color_mapper:cm0\|slowClk " "Register color_mapper:cm0\|Scale\[0\] is being clocked by color_mapper:cm0\|slowClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639355838132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639355838132 "|Asphalt_gametop|color_mapper:cm0|slowClk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639355838136 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1639355838136 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639355838174 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1639355838177 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1639355838205 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1639355838242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.002 " "Worst-case setup slack is 7.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.002               0.000 MAX10_CLK1_50  " "    7.002               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.256               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    8.256               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.442               0.000 clk_dram_ext  " "   15.442               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.955               0.000 altera_reserved_tck  " "   45.955               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639355838261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.261 " "Worst-case hold slack is 0.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 MAX10_CLK1_50  " "    0.261               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.342               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.673               0.000 clk_dram_ext  " "    0.673               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639355838282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.200 " "Worst-case recovery slack is 14.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.200               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   14.200               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.549               0.000 MAX10_CLK1_50  " "   14.549               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.056               0.000 altera_reserved_tck  " "   48.056               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639355838291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.183 " "Worst-case removal slack is 1.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.183               0.000 altera_reserved_tck  " "    1.183               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.659               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    3.659               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.934               0.000 MAX10_CLK1_50  " "    3.934               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639355838299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.550 " "Worst-case minimum pulse width slack is 9.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.550               0.000 MAX10_CLK1_50  " "    9.550               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.708               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.708               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.849               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\]  " "    9.849               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.790               0.000 clk_dram_ext  " "   15.790               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.625               0.000 altera_reserved_tck  " "   49.625               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355838304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639355838304 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355838329 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355838329 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355838329 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355838329 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.316 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.316" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355838329 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.175 ns " "Worst Case Available Settling Time: 33.175 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355838329 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355838329 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355838329 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355838329 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355838329 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355838329 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639355838329 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639355838333 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1639355838363 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1639355840730 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga0\|clkdiv " "Node: vga_controller:vga0\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga0\|hc\[0\] vga_controller:vga0\|clkdiv " "Register vga_controller:vga0\|hc\[0\] is being clocked by vga_controller:vga0\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639355841058 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639355841058 "|Asphalt_gametop|vga_controller:vga0|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga0\|vs " "Node: vga_controller:vga0\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register color_mapper:cm0\|playerLogic:pl0\|Car_Y_Pos\[2\] vga_controller:vga0\|vs " "Register color_mapper:cm0\|playerLogic:pl0\|Car_Y_Pos\[2\] is being clocked by vga_controller:vga0\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639355841058 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639355841058 "|Asphalt_gametop|vga_controller:vga0|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[3\]~25 KEY\[0\] " "Latch color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[3\]~25 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639355841058 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639355841058 "|Asphalt_gametop|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "color_mapper:cm0\|slowClk " "Node: color_mapper:cm0\|slowClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register color_mapper:cm0\|Scale\[0\] color_mapper:cm0\|slowClk " "Register color_mapper:cm0\|Scale\[0\] is being clocked by color_mapper:cm0\|slowClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639355841058 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639355841058 "|Asphalt_gametop|color_mapper:cm0|slowClk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639355841063 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1639355841063 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639355841063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.919 " "Worst-case setup slack is 7.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.919               0.000 MAX10_CLK1_50  " "    7.919               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.888               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    8.888               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.604               0.000 clk_dram_ext  " "   15.604               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.214               0.000 altera_reserved_tck  " "   46.214               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639355841132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.262 " "Worst-case hold slack is 0.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 MAX10_CLK1_50  " "    0.262               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.306               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.622               0.000 clk_dram_ext  " "    0.622               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639355841160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.747 " "Worst-case recovery slack is 14.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.747               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   14.747               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.088               0.000 MAX10_CLK1_50  " "   15.088               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.227               0.000 altera_reserved_tck  " "   48.227               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639355841174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.083 " "Worst-case removal slack is 1.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.083               0.000 altera_reserved_tck  " "    1.083               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.304               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    3.304               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.599               0.000 MAX10_CLK1_50  " "    3.599               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639355841186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.581 " "Worst-case minimum pulse width slack is 9.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.581               0.000 MAX10_CLK1_50  " "    9.581               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.686               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.686               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.874               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\]  " "    9.874               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.790               0.000 clk_dram_ext  " "   15.790               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.651               0.000 altera_reserved_tck  " "   49.651               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639355841193 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355841225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355841225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355841225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355841225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.316 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.316" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355841225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.780 ns " "Worst Case Available Settling Time: 33.780 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355841225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355841225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355841225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355841225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355841225 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355841225 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639355841225 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639355841235 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga0\|clkdiv " "Node: vga_controller:vga0\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga0\|hc\[0\] vga_controller:vga0\|clkdiv " "Register vga_controller:vga0\|hc\[0\] is being clocked by vga_controller:vga0\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639355841491 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639355841491 "|Asphalt_gametop|vga_controller:vga0|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga0\|vs " "Node: vga_controller:vga0\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register color_mapper:cm0\|playerLogic:pl0\|Car_Y_Pos\[2\] vga_controller:vga0\|vs " "Register color_mapper:cm0\|playerLogic:pl0\|Car_Y_Pos\[2\] is being clocked by vga_controller:vga0\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639355841491 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639355841491 "|Asphalt_gametop|vga_controller:vga0|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[3\]~25 KEY\[0\] " "Latch color_mapper:cm0\|aiLogic:al0\|Car_Y_Pos\[3\]~25 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639355841491 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639355841491 "|Asphalt_gametop|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "color_mapper:cm0\|slowClk " "Node: color_mapper:cm0\|slowClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register color_mapper:cm0\|Scale\[0\] color_mapper:cm0\|slowClk " "Register color_mapper:cm0\|Scale\[0\] is being clocked by color_mapper:cm0\|slowClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1639355841491 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1639355841491 "|Asphalt_gametop|color_mapper:cm0|slowClk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639355841496 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1639355841496 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639355841496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.623 " "Worst-case setup slack is 11.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.623               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   11.623               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.377               0.000 MAX10_CLK1_50  " "   14.377               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.553               0.000 clk_dram_ext  " "   15.553               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.478               0.000 altera_reserved_tck  " "   48.478               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639355841518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.103 " "Worst-case hold slack is 0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 MAX10_CLK1_50  " "    0.103               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.149               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk_dram_ext  " "    0.311               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639355841538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.247 " "Worst-case recovery slack is 17.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.247               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   17.247               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.270               0.000 MAX10_CLK1_50  " "   17.270               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.371               0.000 altera_reserved_tck  " "   49.371               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639355841547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.501 " "Worst-case removal slack is 0.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 altera_reserved_tck  " "    0.501               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.751               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    1.751               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.911               0.000 MAX10_CLK1_50  " "    1.911               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639355841557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.400 " "Worst-case minimum pulse width slack is 9.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 MAX10_CLK1_50  " "    9.400               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.720               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.720               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.957               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\]  " "    9.957               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 clk_dram_ext  " "   16.000               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.412               0.000 altera_reserved_tck  " "   49.412               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639355841561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639355841561 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 19 synchronizer chains. " "Report Metastability: Found 19 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355841584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355841584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 19 " "Number of Synchronizer Chains Found: 19" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355841584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355841584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.316 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.316" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355841584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.166 ns " "Worst Case Available Settling Time: 37.166 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355841584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355841584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355841584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355841584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355841584 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639355841584 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639355841584 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639355842562 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639355842563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 43 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4930 " "Peak virtual memory: 4930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639355842681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 12 18:37:22 2021 " "Processing ended: Sun Dec 12 18:37:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639355842681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639355842681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639355842681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639355842681 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1639355843748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639355843753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 12 18:37:23 2021 " "Processing started: Sun Dec 12 18:37:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639355843753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1639355843753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Asphalt -c Asphalt " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Asphalt -c Asphalt" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1639355843754 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1639355844612 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1639355845021 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Asphalt.svo C:/Users/ENIAC/Desktop/Asphalt/simulation/modelsim/ simulation " "Generated file Asphalt.svo in folder \"C:/Users/ENIAC/Desktop/Asphalt/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1639355845935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639355846756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 12 18:37:26 2021 " "Processing ended: Sun Dec 12 18:37:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639355846756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639355846756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639355846756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1639355846756 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 242 s " "Quartus Prime Full Compilation was successful. 0 errors, 242 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1639355847436 ""}
