library IEEE;
use IEEE.std_logic_1164.all;
-- Delcaration of Right Shifter
entity RightShifter is
	Port(
		input : in std_logic_vector(9 downto 0);
		shiftAmount : in natural range 0 to 9;
		output : out std_logic_vector(9 downto 0));
end RightShifter;
architecture RightShifterArch of RightShifter is
begin
	process(input, shiftAmount)
		variable shift : std_logic_vector(9 downto 0) := input;
	begin
	-- Initialization of result
		for i in 0 to shiftAmount loop
			shift := "0" & shift (8 downto 0);
		end loop;
		output <= shift;
	end process;
end RightShifterArch;