# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/0c68/src" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" --include "/opt/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/0c68/src/cnn_ctrl.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/0c68/src/cnn_mem_sel.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/0c68/src/cnn_pset.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/0c68/src/conv.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/0c68/src/conv_addr.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/0c68/src/conv_ctrl.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/0c68/src/conv_loop.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/0c68/src/conv_unit.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/0c68/src/eras.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/0c68/src/maxp.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/0c68/src/maxp_addr.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/0c68/src/maxp_ctrl.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/0c68/src/maxp_loop.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/0c68/src/maxp_unit.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/0c68/src/cnn_zynq.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_cnn_0_0/sim/design_1_cnn_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_2/sim/design_1_blk_mem_gen_0_2.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_1/sim/design_1_blk_mem_gen_1_1.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_2/sim/design_1_blk_mem_gen_1_2.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/sim/bd_6e42.v" \

sv xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/0c68/src" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" --include "/opt/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_10/sim/bd_6e42_s00a2s_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_16/sim/bd_6e42_m01s2a_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_23/sim/bd_6e42_m02s2a_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_30/sim/bd_6e42_m03s2a_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_37/sim/bd_6e42_m04s2a_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_44/sim/bd_6e42_m05s2a_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_51/sim/bd_6e42_m06s2a_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_57/sim/bd_6e42_m06e_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_52/sim/bd_6e42_m06arn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_53/sim/bd_6e42_m06rn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_54/sim/bd_6e42_m06awn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_55/sim/bd_6e42_m06wn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_56/sim/bd_6e42_m06bn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_50/sim/bd_6e42_m05e_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_45/sim/bd_6e42_m05arn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_46/sim/bd_6e42_m05rn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_47/sim/bd_6e42_m05awn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_48/sim/bd_6e42_m05wn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_49/sim/bd_6e42_m05bn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_43/sim/bd_6e42_m04e_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_38/sim/bd_6e42_m04arn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_39/sim/bd_6e42_m04rn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_40/sim/bd_6e42_m04awn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_41/sim/bd_6e42_m04wn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_42/sim/bd_6e42_m04bn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_36/sim/bd_6e42_m03e_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_31/sim/bd_6e42_m03arn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_32/sim/bd_6e42_m03rn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_33/sim/bd_6e42_m03awn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_34/sim/bd_6e42_m03wn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_35/sim/bd_6e42_m03bn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_29/sim/bd_6e42_m02e_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_24/sim/bd_6e42_m02arn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_25/sim/bd_6e42_m02rn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_26/sim/bd_6e42_m02awn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_27/sim/bd_6e42_m02wn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_28/sim/bd_6e42_m02bn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_22/sim/bd_6e42_m01e_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_17/sim/bd_6e42_m01arn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_18/sim/bd_6e42_m01rn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_19/sim/bd_6e42_m01awn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_20/sim/bd_6e42_m01wn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_21/sim/bd_6e42_m01bn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_11/sim/bd_6e42_sarn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_12/sim/bd_6e42_srn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_13/sim/bd_6e42_sawn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_14/sim/bd_6e42_swn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_15/sim/bd_6e42_sbn_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_7/sim/bd_6e42_s00mmu_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_8/sim/bd_6e42_s00tr_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_9/sim/bd_6e42_s00sic_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_2/sim/bd_6e42_arsw_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_3/sim/bd_6e42_rsw_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_4/sim/bd_6e42_awsw_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_5/sim/bd_6e42_wsw_0.sv" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_6/sim/bd_6e42_bsw_0.sv" \

verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/0c68/src" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" --include "/opt/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_0/sim/bd_6e42_one_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_smc_2/sim/design_1_axi_smc_2.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
