0.6
2018.3
Dec  7 2018
00:33:28
D:/study/Digital logic experiment/Ex2/add4_27/add4.sim/sim_1/behav/xsim/glbl.v,1544155482,verilog,,,,glbl,,,,,,,,
D:/study/Digital logic experiment/Ex2/add4_27/add4.srcs/sim_1/new/add4_sim.v,1573013416,verilog,,,,add4_sim,,,,,,,,
D:/study/Digital logic experiment/Ex2/add4_27/add4.srcs/sources_1/new/add4.v,1573014242,verilog,,D:/study/Digital logic experiment/Ex2/add4_27/add4.srcs/sim_1/new/add4_sim.v,,add4,,,,,,,,
