// Seed: 1641088822
module module_0 ();
  always_comb assert (1);
endmodule
module module_1;
  generate
    id_1 :
    assert property (@(posedge -1) id_1)
    else;
  endgenerate
  logic id_2 = 1;
  always id_2 = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd7
) (
    output uwire id_0,
    output wand id_1,
    input supply1 id_2,
    input tri1 _id_3
);
  wire [id_3 : -1] id_5;
  wire id_6;
  logic [id_3 : 1] id_7 = 1;
  module_0 modCall_1 ();
  logic id_8;
  ;
endmodule
