$date
	Thu Oct 31 10:54:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DM_tb $end
$var wire 32 ! DataRd [31:0] $end
$var reg 32 " Address [31:0] $end
$var reg 1 # Clk $end
$var reg 3 $ DMCtrl [2:0] $end
$var reg 1 % DMWr $end
$var reg 32 & DataWr [31:0] $end
$scope module dataMemory $end
$var wire 32 ' Address [31:0] $end
$var wire 1 # Clk $end
$var wire 3 ( DMCtrl [2:0] $end
$var wire 1 % DMWr $end
$var wire 32 ) DataWr [31:0] $end
$var reg 32 * DataRd [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
b10010001101000101011001111000 )
b10 (
b0 '
b10010001101000101011001111000 &
1%
b10 $
0#
b0 "
bx !
$end
#5
b10010001101000101011001111000 !
b10010001101000101011001111000 *
1#
#10
0#
0%
#15
1#
#20
bx !
bx *
0#
1%
b10000111011001010100001100100001 &
b10000111011001010100001100100001 )
b100 "
b100 '
#25
b10000111011001010100001100100001 !
b10000111011001010100001100100001 *
1#
#30
b10010001101000101011001111000 !
b10010001101000101011001111000 *
0#
b0 "
b0 '
0%
#35
1#
#40
b10000111011001010100001100100001 !
b10000111011001010100001100100001 *
0#
b100 "
b100 '
#45
1#
#50
0#
