
si7021_F411.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089c0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  08008b60  08008b60  00018b60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f64  08008f64  000206c4  2**0
                  CONTENTS
  4 .ARM          00000008  08008f64  08008f64  00018f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008f6c  08008f6c  000206c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08008f6c  08008f6c  00018f6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008f74  08008f74  00018f74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006c4  20000000  08008f78  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000414  200006c4  0800963c  000206c4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ad8  0800963c  00020ad8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000206c4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000206f4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000cade  00000000  00000000  00020737  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000020bd  00000000  00000000  0002d215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c10  00000000  00000000  0002f2d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000952  00000000  00000000  0002fee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002f7e  00000000  00000000  0003083a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e1df  00000000  00000000  000337b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008ff0a  00000000  00000000  00041997  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004514  00000000  00000000  000d18a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  000d5db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200006c4 	.word	0x200006c4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008b48 	.word	0x08008b48

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200006c8 	.word	0x200006c8
 80001dc:	08008b48 	.word	0x08008b48

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <delay_s>:
extern bool Flag;	// 
int i;
int n = 10;

static void delay_s(uint16_t ns)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	80fb      	strh	r3, [r7, #6]
		__HAL_TIM_SetCounter(&htim10, 0);//htim10
 8000f5e:	4b1a      	ldr	r3, [pc, #104]	; (8000fc8 <delay_s+0x74>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	2200      	movs	r2, #0
 8000f64:	625a      	str	r2, [r3, #36]	; 0x24

		__HAL_TIM_ENABLE(&htim10);
 8000f66:	4b18      	ldr	r3, [pc, #96]	; (8000fc8 <delay_s+0x74>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	681a      	ldr	r2, [r3, #0]
 8000f6c:	4b16      	ldr	r3, [pc, #88]	; (8000fc8 <delay_s+0x74>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f042 0201 	orr.w	r2, r2, #1
 8000f74:	601a      	str	r2, [r3, #0]

		while(__HAL_TIM_GetCounter(&htim10) < (10000 * ns));//10KHz10 0001s
 8000f76:	bf00      	nop
 8000f78:	4b13      	ldr	r3, [pc, #76]	; (8000fc8 <delay_s+0x74>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f7e:	88fa      	ldrh	r2, [r7, #6]
 8000f80:	f242 7110 	movw	r1, #10000	; 0x2710
 8000f84:	fb01 f202 	mul.w	r2, r1, r2
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	d3f5      	bcc.n	8000f78 <delay_s+0x24>
		/* Disable the Peripheral */
		__HAL_TIM_DISABLE(&htim10);
 8000f8c:	4b0e      	ldr	r3, [pc, #56]	; (8000fc8 <delay_s+0x74>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	6a1a      	ldr	r2, [r3, #32]
 8000f92:	f241 1311 	movw	r3, #4369	; 0x1111
 8000f96:	4013      	ands	r3, r2
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d10f      	bne.n	8000fbc <delay_s+0x68>
 8000f9c:	4b0a      	ldr	r3, [pc, #40]	; (8000fc8 <delay_s+0x74>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	6a1a      	ldr	r2, [r3, #32]
 8000fa2:	f240 4344 	movw	r3, #1092	; 0x444
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d107      	bne.n	8000fbc <delay_s+0x68>
 8000fac:	4b06      	ldr	r3, [pc, #24]	; (8000fc8 <delay_s+0x74>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	4b05      	ldr	r3, [pc, #20]	; (8000fc8 <delay_s+0x74>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f022 0201 	bic.w	r2, r2, #1
 8000fba:	601a      	str	r2, [r3, #0]
}
 8000fbc:	bf00      	nop
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	200006ec 	.word	0x200006ec
 8000fcc:	00000000 	.word	0x00000000

08000fd0 <Detection_Task>:
* @Note: C (case)
* @return {*}
****************************************************************************************
*/
bool Detection_Task(void)
{
 8000fd0:	b5b0      	push	{r4, r5, r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0

    /*  */
	switch (StateMachine_system)
 8000fd6:	4b3e      	ldr	r3, [pc, #248]	; (80010d0 <Detection_Task+0x100>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	2b02      	cmp	r3, #2
 8000fdc:	d16d      	bne.n	80010ba <Detection_Task+0xea>
//			break;
//		}   // case STATE_SI7021

		case STATE_Temp: //  RTD 
		{
			float sum_Tw = 0;
 8000fde:	f04f 0300 	mov.w	r3, #0
 8000fe2:	607b      	str	r3, [r7, #4]
			int Tw = 0;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	603b      	str	r3, [r7, #0]

			/**/
			for (i = 0; i < n; i++)
 8000fe8:	4b3a      	ldr	r3, [pc, #232]	; (80010d4 <Detection_Task+0x104>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	601a      	str	r2, [r3, #0]
 8000fee:	e025      	b.n	800103c <Detection_Task+0x6c>
			{
				Tw = si7021_measure_temperature(); // 
 8000ff0:	f000 fa45 	bl	800147e <si7021_measure_temperature>
 8000ff4:	6038      	str	r0, [r7, #0]
				printf("No. %d: %.2f\r\n", i, 0.01*Tw);
 8000ff6:	4b37      	ldr	r3, [pc, #220]	; (80010d4 <Detection_Task+0x104>)
 8000ff8:	681c      	ldr	r4, [r3, #0]
 8000ffa:	6838      	ldr	r0, [r7, #0]
 8000ffc:	f7ff fa9a 	bl	8000534 <__aeabi_i2d>
 8001000:	a331      	add	r3, pc, #196	; (adr r3, 80010c8 <Detection_Task+0xf8>)
 8001002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001006:	f7ff faff 	bl	8000608 <__aeabi_dmul>
 800100a:	4602      	mov	r2, r0
 800100c:	460b      	mov	r3, r1
 800100e:	4621      	mov	r1, r4
 8001010:	4831      	ldr	r0, [pc, #196]	; (80010d8 <Detection_Task+0x108>)
 8001012:	f003 f8a3 	bl	800415c <printf>
				sum_Tw += Tw;
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	ee07 3a90 	vmov	s15, r3
 800101c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001020:	ed97 7a01 	vldr	s14, [r7, #4]
 8001024:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001028:	edc7 7a01 	vstr	s15, [r7, #4]
				delay_s(2);
 800102c:	2002      	movs	r0, #2
 800102e:	f7ff ff91 	bl	8000f54 <delay_s>
			for (i = 0; i < n; i++)
 8001032:	4b28      	ldr	r3, [pc, #160]	; (80010d4 <Detection_Task+0x104>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	3301      	adds	r3, #1
 8001038:	4a26      	ldr	r2, [pc, #152]	; (80010d4 <Detection_Task+0x104>)
 800103a:	6013      	str	r3, [r2, #0]
 800103c:	4b25      	ldr	r3, [pc, #148]	; (80010d4 <Detection_Task+0x104>)
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	4b26      	ldr	r3, [pc, #152]	; (80010dc <Detection_Task+0x10c>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	429a      	cmp	r2, r3
 8001046:	dbd3      	blt.n	8000ff0 <Detection_Task+0x20>
			}
			Average_Tw = (0.01 * sum_Tw) / (float)n; // 
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	f7ff fa85 	bl	8000558 <__aeabi_f2d>
 800104e:	a31e      	add	r3, pc, #120	; (adr r3, 80010c8 <Detection_Task+0xf8>)
 8001050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001054:	f7ff fad8 	bl	8000608 <__aeabi_dmul>
 8001058:	4602      	mov	r2, r0
 800105a:	460b      	mov	r3, r1
 800105c:	4614      	mov	r4, r2
 800105e:	461d      	mov	r5, r3
 8001060:	4b1e      	ldr	r3, [pc, #120]	; (80010dc <Detection_Task+0x10c>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	ee07 3a90 	vmov	s15, r3
 8001068:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800106c:	ee17 0a90 	vmov	r0, s15
 8001070:	f7ff fa72 	bl	8000558 <__aeabi_f2d>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4620      	mov	r0, r4
 800107a:	4629      	mov	r1, r5
 800107c:	f7ff fbee 	bl	800085c <__aeabi_ddiv>
 8001080:	4602      	mov	r2, r0
 8001082:	460b      	mov	r3, r1
 8001084:	4610      	mov	r0, r2
 8001086:	4619      	mov	r1, r3
 8001088:	f7ff fd96 	bl	8000bb8 <__aeabi_d2f>
 800108c:	4603      	mov	r3, r0
 800108e:	4a14      	ldr	r2, [pc, #80]	; (80010e0 <Detection_Task+0x110>)
 8001090:	6013      	str	r3, [r2, #0]

			Flag = false;	// 
 8001092:	4b14      	ldr	r3, [pc, #80]	; (80010e4 <Detection_Task+0x114>)
 8001094:	2200      	movs	r2, #0
 8001096:	701a      	strb	r2, [r3, #0]

			/*  */
			printf("Skin temperature=%.2f \r\n", Average_Tw); // Skin temperatureSTe
 8001098:	4b11      	ldr	r3, [pc, #68]	; (80010e0 <Detection_Task+0x110>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff fa5b 	bl	8000558 <__aeabi_f2d>
 80010a2:	4602      	mov	r2, r0
 80010a4:	460b      	mov	r3, r1
 80010a6:	4810      	ldr	r0, [pc, #64]	; (80010e8 <Detection_Task+0x118>)
 80010a8:	f003 f858 	bl	800415c <printf>
			HAL_Delay(50);
 80010ac:	2032      	movs	r0, #50	; 0x32
 80010ae:	f000 fe47 	bl	8001d40 <HAL_Delay>

			/**/
			StateMachine_system = STATE_Temp; //  MLX90614 
 80010b2:	4b07      	ldr	r3, [pc, #28]	; (80010d0 <Detection_Task+0x100>)
 80010b4:	2202      	movs	r2, #2
 80010b6:	701a      	strb	r2, [r3, #0]
			break;
 80010b8:	e000      	b.n	80010bc <Detection_Task+0xec>


		default:
		{
			;
			break;
 80010ba:	bf00      	nop
		}	// 

	} // switch

    return Flag;
 80010bc:	4b09      	ldr	r3, [pc, #36]	; (80010e4 <Detection_Task+0x114>)
 80010be:	781b      	ldrb	r3, [r3, #0]
} // bool DETECTION_Task(void)
 80010c0:	4618      	mov	r0, r3
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bdb0      	pop	{r4, r5, r7, pc}
 80010c8:	47ae147b 	.word	0x47ae147b
 80010cc:	3f847ae1 	.word	0x3f847ae1
 80010d0:	200006e0 	.word	0x200006e0
 80010d4:	200006e8 	.word	0x200006e8
 80010d8:	08008b60 	.word	0x08008b60
 80010dc:	20000000 	.word	0x20000000
 80010e0:	200006e4 	.word	0x200006e4
 80010e4:	200007c1 	.word	0x200007c1
 80010e8:	08008b70 	.word	0x08008b70

080010ec <SYSTEM_STATE_Init>:

void SYSTEM_STATE_Init(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
    StateMachine_system = STATE_Temp; // 
 80010f0:	4b03      	ldr	r3, [pc, #12]	; (8001100 <SYSTEM_STATE_Init+0x14>)
 80010f2:	2202      	movs	r2, #2
 80010f4:	701a      	strb	r2, [r3, #0]
}
 80010f6:	bf00      	nop
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr
 8001100:	200006e0 	.word	0x200006e0

08001104 <delay_us>:
* @param {uint16_t} nus	
* @return {*}
****************************************************************************************
*/
static void delay_us(uint16_t nus)
{
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	4603      	mov	r3, r0
 800110c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(DLY_TIM_Handle_si7021, 0);
 800110e:	4b18      	ldr	r3, [pc, #96]	; (8001170 <delay_us+0x6c>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	2200      	movs	r2, #0
 8001114:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_ENABLE(DLY_TIM_Handle_si7021);
 8001116:	4b16      	ldr	r3, [pc, #88]	; (8001170 <delay_us+0x6c>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	4b14      	ldr	r3, [pc, #80]	; (8001170 <delay_us+0x6c>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f042 0201 	orr.w	r2, r2, #1
 8001124:	601a      	str	r2, [r3, #0]
	while (__HAL_TIM_GET_COUNTER(DLY_TIM_Handle_si7021) < nus)
 8001126:	bf00      	nop
 8001128:	4b11      	ldr	r3, [pc, #68]	; (8001170 <delay_us+0x6c>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800112e:	88fb      	ldrh	r3, [r7, #6]
 8001130:	429a      	cmp	r2, r3
 8001132:	d3f9      	bcc.n	8001128 <delay_us+0x24>
	{
	}
	__HAL_TIM_DISABLE(DLY_TIM_Handle_si7021);
 8001134:	4b0e      	ldr	r3, [pc, #56]	; (8001170 <delay_us+0x6c>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	6a1a      	ldr	r2, [r3, #32]
 800113a:	f241 1311 	movw	r3, #4369	; 0x1111
 800113e:	4013      	ands	r3, r2
 8001140:	2b00      	cmp	r3, #0
 8001142:	d10f      	bne.n	8001164 <delay_us+0x60>
 8001144:	4b0a      	ldr	r3, [pc, #40]	; (8001170 <delay_us+0x6c>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	6a1a      	ldr	r2, [r3, #32]
 800114a:	f240 4344 	movw	r3, #1092	; 0x444
 800114e:	4013      	ands	r3, r2
 8001150:	2b00      	cmp	r3, #0
 8001152:	d107      	bne.n	8001164 <delay_us+0x60>
 8001154:	4b06      	ldr	r3, [pc, #24]	; (8001170 <delay_us+0x6c>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	4b05      	ldr	r3, [pc, #20]	; (8001170 <delay_us+0x6c>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f022 0201 	bic.w	r2, r2, #1
 8001162:	601a      	str	r2, [r3, #0]
}
 8001164:	bf00      	nop
 8001166:	370c      	adds	r7, #12
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr
 8001170:	20000734 	.word	0x20000734

08001174 <si7021_iic_start>:
* @Note:
* @return {*}
****************************************************************************************
*/
void si7021_iic_start(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
	si7021_iic_sda(1);
 8001178:	2201      	movs	r2, #1
 800117a:	2110      	movs	r1, #16
 800117c:	480c      	ldr	r0, [pc, #48]	; (80011b0 <si7021_iic_start+0x3c>)
 800117e:	f001 f943 	bl	8002408 <HAL_GPIO_WritePin>
	si7021_iic_scl(1);
 8001182:	2201      	movs	r2, #1
 8001184:	2108      	movs	r1, #8
 8001186:	480a      	ldr	r0, [pc, #40]	; (80011b0 <si7021_iic_start+0x3c>)
 8001188:	f001 f93e 	bl	8002408 <HAL_GPIO_WritePin>
	delay_us(10); // si7021 4.7us
 800118c:	200a      	movs	r0, #10
 800118e:	f7ff ffb9 	bl	8001104 <delay_us>
	si7021_iic_sda(0);	  // START: SCL, SDA, 
 8001192:	2200      	movs	r2, #0
 8001194:	2110      	movs	r1, #16
 8001196:	4806      	ldr	r0, [pc, #24]	; (80011b0 <si7021_iic_start+0x3c>)
 8001198:	f001 f936 	bl	8002408 <HAL_GPIO_WritePin>
	delay_us(10); // si7021 4us
 800119c:	200a      	movs	r0, #10
 800119e:	f7ff ffb1 	bl	8001104 <delay_us>
	si7021_iic_scl(0);	  // I2C
 80011a2:	2200      	movs	r2, #0
 80011a4:	2108      	movs	r1, #8
 80011a6:	4802      	ldr	r0, [pc, #8]	; (80011b0 <si7021_iic_start+0x3c>)
 80011a8:	f001 f92e 	bl	8002408 <HAL_GPIO_WritePin>
}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	40020000 	.word	0x40020000

080011b4 <si7021_iic_stop>:
* @Note:
* @return {*}
****************************************************************************************
*/
void si7021_iic_stop(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
	si7021_iic_sda(0); // STOP: SCL, SDA, 
 80011b8:	2200      	movs	r2, #0
 80011ba:	2110      	movs	r1, #16
 80011bc:	480b      	ldr	r0, [pc, #44]	; (80011ec <si7021_iic_stop+0x38>)
 80011be:	f001 f923 	bl	8002408 <HAL_GPIO_WritePin>
	delay_us(10);
 80011c2:	200a      	movs	r0, #10
 80011c4:	f7ff ff9e 	bl	8001104 <delay_us>
	si7021_iic_scl(1);
 80011c8:	2201      	movs	r2, #1
 80011ca:	2108      	movs	r1, #8
 80011cc:	4807      	ldr	r0, [pc, #28]	; (80011ec <si7021_iic_stop+0x38>)
 80011ce:	f001 f91b 	bl	8002408 <HAL_GPIO_WritePin>
	delay_us(10);
 80011d2:	200a      	movs	r0, #10
 80011d4:	f7ff ff96 	bl	8001104 <delay_us>
	si7021_iic_sda(1); // I2C
 80011d8:	2201      	movs	r2, #1
 80011da:	2110      	movs	r1, #16
 80011dc:	4803      	ldr	r0, [pc, #12]	; (80011ec <si7021_iic_stop+0x38>)
 80011de:	f001 f913 	bl	8002408 <HAL_GPIO_WritePin>
	delay_us(10);
 80011e2:	200a      	movs	r0, #10
 80011e4:	f7ff ff8e 	bl	8001104 <delay_us>
}
 80011e8:	bf00      	nop
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	40020000 	.word	0x40020000

080011f0 <si7021_iic_wait_ack>:
* @return {*}	1
* 				0
****************************************************************************************
*/
uint8_t si7021_iic_wait_ack(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
	uint8_t waittime = 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	71fb      	strb	r3, [r7, #7]
	uint8_t rack = 0;
 80011fa:	2300      	movs	r3, #0
 80011fc:	71bb      	strb	r3, [r7, #6]

	si7021_iic_sda(1); // SDA(SDA)
 80011fe:	2201      	movs	r2, #1
 8001200:	2110      	movs	r1, #16
 8001202:	4817      	ldr	r0, [pc, #92]	; (8001260 <si7021_iic_wait_ack+0x70>)
 8001204:	f001 f900 	bl	8002408 <HAL_GPIO_WritePin>
	delay_us(10);
 8001208:	200a      	movs	r0, #10
 800120a:	f7ff ff7b 	bl	8001104 <delay_us>
	si7021_iic_scl(1); // SCL=1, ACK
 800120e:	2201      	movs	r2, #1
 8001210:	2108      	movs	r1, #8
 8001212:	4813      	ldr	r0, [pc, #76]	; (8001260 <si7021_iic_wait_ack+0x70>)
 8001214:	f001 f8f8 	bl	8002408 <HAL_GPIO_WritePin>
	delay_us(10);
 8001218:	200a      	movs	r0, #10
 800121a:	f7ff ff73 	bl	8001104 <delay_us>

	while (si7021_READ_SDA) // 
 800121e:	e00a      	b.n	8001236 <si7021_iic_wait_ack+0x46>
	{
		waittime++;
 8001220:	79fb      	ldrb	r3, [r7, #7]
 8001222:	3301      	adds	r3, #1
 8001224:	71fb      	strb	r3, [r7, #7]

		if (waittime > 250)
 8001226:	79fb      	ldrb	r3, [r7, #7]
 8001228:	2bfa      	cmp	r3, #250	; 0xfa
 800122a:	d904      	bls.n	8001236 <si7021_iic_wait_ack+0x46>
		{
			si7021_iic_stop();
 800122c:	f7ff ffc2 	bl	80011b4 <si7021_iic_stop>
			rack = 1;
 8001230:	2301      	movs	r3, #1
 8001232:	71bb      	strb	r3, [r7, #6]
			break;
 8001234:	e006      	b.n	8001244 <si7021_iic_wait_ack+0x54>
	while (si7021_READ_SDA) // 
 8001236:	2110      	movs	r1, #16
 8001238:	4809      	ldr	r0, [pc, #36]	; (8001260 <si7021_iic_wait_ack+0x70>)
 800123a:	f001 f8cd 	bl	80023d8 <HAL_GPIO_ReadPin>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d1ed      	bne.n	8001220 <si7021_iic_wait_ack+0x30>
		}
	}

	si7021_iic_scl(0); // SCL=0, ACK
 8001244:	2200      	movs	r2, #0
 8001246:	2108      	movs	r1, #8
 8001248:	4805      	ldr	r0, [pc, #20]	; (8001260 <si7021_iic_wait_ack+0x70>)
 800124a:	f001 f8dd 	bl	8002408 <HAL_GPIO_WritePin>
	delay_us(10);
 800124e:	200a      	movs	r0, #10
 8001250:	f7ff ff58 	bl	8001104 <delay_us>
	return rack;
 8001254:	79bb      	ldrb	r3, [r7, #6]
}
 8001256:	4618      	mov	r0, r3
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	40020000 	.word	0x40020000

08001264 <si7021_iic_ack>:
* @Note:
* @return {*}
****************************************************************************************
*/
void si7021_iic_ack(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
	si7021_iic_sda(0); // SCL 0 -> 1   SDA = 0,
 8001268:	2200      	movs	r2, #0
 800126a:	2110      	movs	r1, #16
 800126c:	480f      	ldr	r0, [pc, #60]	; (80012ac <si7021_iic_ack+0x48>)
 800126e:	f001 f8cb 	bl	8002408 <HAL_GPIO_WritePin>
	delay_us(10);
 8001272:	200a      	movs	r0, #10
 8001274:	f7ff ff46 	bl	8001104 <delay_us>
	si7021_iic_scl(1); // 
 8001278:	2201      	movs	r2, #1
 800127a:	2108      	movs	r1, #8
 800127c:	480b      	ldr	r0, [pc, #44]	; (80012ac <si7021_iic_ack+0x48>)
 800127e:	f001 f8c3 	bl	8002408 <HAL_GPIO_WritePin>
	delay_us(10);
 8001282:	200a      	movs	r0, #10
 8001284:	f7ff ff3e 	bl	8001104 <delay_us>
	si7021_iic_scl(0);
 8001288:	2200      	movs	r2, #0
 800128a:	2108      	movs	r1, #8
 800128c:	4807      	ldr	r0, [pc, #28]	; (80012ac <si7021_iic_ack+0x48>)
 800128e:	f001 f8bb 	bl	8002408 <HAL_GPIO_WritePin>
	delay_us(10);
 8001292:	200a      	movs	r0, #10
 8001294:	f7ff ff36 	bl	8001104 <delay_us>
	si7021_iic_sda(1); // SDA
 8001298:	2201      	movs	r2, #1
 800129a:	2110      	movs	r1, #16
 800129c:	4803      	ldr	r0, [pc, #12]	; (80012ac <si7021_iic_ack+0x48>)
 800129e:	f001 f8b3 	bl	8002408 <HAL_GPIO_WritePin>
	delay_us(10);
 80012a2:	200a      	movs	r0, #10
 80012a4:	f7ff ff2e 	bl	8001104 <delay_us>
}
 80012a8:	bf00      	nop
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	40020000 	.word	0x40020000

080012b0 <si7021_iic_nack>:
* @Note:
* @return {*}
****************************************************************************************
*/
void si7021_iic_nack(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
	si7021_iic_sda(1); // SCL 0 -> 1   SDA = 1,
 80012b4:	2201      	movs	r2, #1
 80012b6:	2110      	movs	r1, #16
 80012b8:	480b      	ldr	r0, [pc, #44]	; (80012e8 <si7021_iic_nack+0x38>)
 80012ba:	f001 f8a5 	bl	8002408 <HAL_GPIO_WritePin>
	delay_us(10);
 80012be:	200a      	movs	r0, #10
 80012c0:	f7ff ff20 	bl	8001104 <delay_us>
	si7021_iic_scl(1); // 
 80012c4:	2201      	movs	r2, #1
 80012c6:	2108      	movs	r1, #8
 80012c8:	4807      	ldr	r0, [pc, #28]	; (80012e8 <si7021_iic_nack+0x38>)
 80012ca:	f001 f89d 	bl	8002408 <HAL_GPIO_WritePin>
	delay_us(10);
 80012ce:	200a      	movs	r0, #10
 80012d0:	f7ff ff18 	bl	8001104 <delay_us>
	si7021_iic_scl(0);
 80012d4:	2200      	movs	r2, #0
 80012d6:	2108      	movs	r1, #8
 80012d8:	4803      	ldr	r0, [pc, #12]	; (80012e8 <si7021_iic_nack+0x38>)
 80012da:	f001 f895 	bl	8002408 <HAL_GPIO_WritePin>
	delay_us(10);
 80012de:	200a      	movs	r0, #10
 80012e0:	f7ff ff10 	bl	8001104 <delay_us>
}
 80012e4:	bf00      	nop
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	40020000 	.word	0x40020000

080012ec <si7021_send_byte>:
* @param {uint8_t} data	
* @return {*}
****************************************************************************************
*/
void si7021_send_byte(uint8_t data)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	4603      	mov	r3, r0
 80012f4:	71fb      	strb	r3, [r7, #7]
	uint8_t t;

	for (t = 0; t < 8; t++)
 80012f6:	2300      	movs	r3, #0
 80012f8:	73fb      	strb	r3, [r7, #15]
 80012fa:	e024      	b.n	8001346 <si7021_send_byte+0x5a>
	{
		si7021_iic_sda((data & 0x80) >> 7); // 
 80012fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001300:	2b00      	cmp	r3, #0
 8001302:	da05      	bge.n	8001310 <si7021_send_byte+0x24>
 8001304:	2201      	movs	r2, #1
 8001306:	2110      	movs	r1, #16
 8001308:	4815      	ldr	r0, [pc, #84]	; (8001360 <si7021_send_byte+0x74>)
 800130a:	f001 f87d 	bl	8002408 <HAL_GPIO_WritePin>
 800130e:	e004      	b.n	800131a <si7021_send_byte+0x2e>
 8001310:	2200      	movs	r2, #0
 8001312:	2110      	movs	r1, #16
 8001314:	4812      	ldr	r0, [pc, #72]	; (8001360 <si7021_send_byte+0x74>)
 8001316:	f001 f877 	bl	8002408 <HAL_GPIO_WritePin>
		delay_us(10);
 800131a:	200a      	movs	r0, #10
 800131c:	f7ff fef2 	bl	8001104 <delay_us>
		si7021_iic_scl(1);
 8001320:	2201      	movs	r2, #1
 8001322:	2108      	movs	r1, #8
 8001324:	480e      	ldr	r0, [pc, #56]	; (8001360 <si7021_send_byte+0x74>)
 8001326:	f001 f86f 	bl	8002408 <HAL_GPIO_WritePin>
		delay_us(10);
 800132a:	200a      	movs	r0, #10
 800132c:	f7ff feea 	bl	8001104 <delay_us>
		si7021_iic_scl(0);
 8001330:	2200      	movs	r2, #0
 8001332:	2108      	movs	r1, #8
 8001334:	480a      	ldr	r0, [pc, #40]	; (8001360 <si7021_send_byte+0x74>)
 8001336:	f001 f867 	bl	8002408 <HAL_GPIO_WritePin>
		data <<= 1; // 1,
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	005b      	lsls	r3, r3, #1
 800133e:	71fb      	strb	r3, [r7, #7]
	for (t = 0; t < 8; t++)
 8001340:	7bfb      	ldrb	r3, [r7, #15]
 8001342:	3301      	adds	r3, #1
 8001344:	73fb      	strb	r3, [r7, #15]
 8001346:	7bfb      	ldrb	r3, [r7, #15]
 8001348:	2b07      	cmp	r3, #7
 800134a:	d9d7      	bls.n	80012fc <si7021_send_byte+0x10>
	}
	si7021_iic_sda(1); // , SDA
 800134c:	2201      	movs	r2, #1
 800134e:	2110      	movs	r1, #16
 8001350:	4803      	ldr	r0, [pc, #12]	; (8001360 <si7021_send_byte+0x74>)
 8001352:	f001 f859 	bl	8002408 <HAL_GPIO_WritePin>
}
 8001356:	bf00      	nop
 8001358:	3710      	adds	r7, #16
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	40020000 	.word	0x40020000

08001364 <si7021_read_byte>:
* @param {uint8_t} ack	
* @return {*}
****************************************************************************************
*/
uint8_t si7021_read_byte(uint8_t ack)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	4603      	mov	r3, r0
 800136c:	71fb      	strb	r3, [r7, #7]
	uint8_t i, receive = 0;
 800136e:	2300      	movs	r3, #0
 8001370:	73bb      	strb	r3, [r7, #14]

	for (i = 0; i < 8; i++) // 1
 8001372:	2300      	movs	r3, #0
 8001374:	73fb      	strb	r3, [r7, #15]
 8001376:	e01f      	b.n	80013b8 <si7021_read_byte+0x54>
	{
		receive <<= 1; // ,
 8001378:	7bbb      	ldrb	r3, [r7, #14]
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	73bb      	strb	r3, [r7, #14]
		si7021_iic_scl(1);
 800137e:	2201      	movs	r2, #1
 8001380:	2108      	movs	r1, #8
 8001382:	4815      	ldr	r0, [pc, #84]	; (80013d8 <si7021_read_byte+0x74>)
 8001384:	f001 f840 	bl	8002408 <HAL_GPIO_WritePin>
		delay_us(10);
 8001388:	200a      	movs	r0, #10
 800138a:	f7ff febb 	bl	8001104 <delay_us>

		if (si7021_READ_SDA)
 800138e:	2110      	movs	r1, #16
 8001390:	4811      	ldr	r0, [pc, #68]	; (80013d8 <si7021_read_byte+0x74>)
 8001392:	f001 f821 	bl	80023d8 <HAL_GPIO_ReadPin>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d002      	beq.n	80013a2 <si7021_read_byte+0x3e>
		{
			receive++;
 800139c:	7bbb      	ldrb	r3, [r7, #14]
 800139e:	3301      	adds	r3, #1
 80013a0:	73bb      	strb	r3, [r7, #14]
		}

		si7021_iic_scl(0);
 80013a2:	2200      	movs	r2, #0
 80013a4:	2108      	movs	r1, #8
 80013a6:	480c      	ldr	r0, [pc, #48]	; (80013d8 <si7021_read_byte+0x74>)
 80013a8:	f001 f82e 	bl	8002408 <HAL_GPIO_WritePin>
		delay_us(10);
 80013ac:	200a      	movs	r0, #10
 80013ae:	f7ff fea9 	bl	8001104 <delay_us>
	for (i = 0; i < 8; i++) // 1
 80013b2:	7bfb      	ldrb	r3, [r7, #15]
 80013b4:	3301      	adds	r3, #1
 80013b6:	73fb      	strb	r3, [r7, #15]
 80013b8:	7bfb      	ldrb	r3, [r7, #15]
 80013ba:	2b07      	cmp	r3, #7
 80013bc:	d9dc      	bls.n	8001378 <si7021_read_byte+0x14>
	}

	if (!ack)
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d102      	bne.n	80013ca <si7021_read_byte+0x66>
	{
		si7021_iic_nack(); // nACK
 80013c4:	f7ff ff74 	bl	80012b0 <si7021_iic_nack>
 80013c8:	e001      	b.n	80013ce <si7021_read_byte+0x6a>
	}
	else
	{
		si7021_iic_ack(); // ACK
 80013ca:	f7ff ff4b 	bl	8001264 <si7021_iic_ack>
	}

	return receive;
 80013ce:	7bbb      	ldrb	r3, [r7, #14]
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3710      	adds	r7, #16
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	40020000 	.word	0x40020000

080013dc <si7021_write_command>:
* @param {uint8_t} REG_address	
* @return {*}
****************************************************************************************
*/
void si7021_write_command(uint8_t REG_address)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	71fb      	strb	r3, [r7, #7]
	si7021_iic_start();
 80013e6:	f7ff fec5 	bl	8001174 <si7021_iic_start>

	si7021_send_byte(SI7021_ADDRESS_WRITE);
 80013ea:	2080      	movs	r0, #128	; 0x80
 80013ec:	f7ff ff7e 	bl	80012ec <si7021_send_byte>
	si7021_iic_wait_ack();
 80013f0:	f7ff fefe 	bl	80011f0 <si7021_iic_wait_ack>

	si7021_send_byte(REG_address);
 80013f4:	79fb      	ldrb	r3, [r7, #7]
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7ff ff78 	bl	80012ec <si7021_send_byte>
	si7021_iic_wait_ack();
 80013fc:	f7ff fef8 	bl	80011f0 <si7021_iic_wait_ack>

	si7021_iic_stop();
 8001400:	f7ff fed8 	bl	80011b4 <si7021_iic_stop>
}
 8001404:	bf00      	nop
 8001406:	3708      	adds	r7, #8
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}

0800140c <si7021_read_data>:
* @param {uint16_t} *value	
* @return {*}
****************************************************************************************
*/
void si7021_read_data(uint8_t REG_address, uint16_t *value)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b084      	sub	sp, #16
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	6039      	str	r1, [r7, #0]
 8001416:	71fb      	strb	r3, [r7, #7]
	uint8_t si7021_BUF[2] = {0}; // 
 8001418:	2300      	movs	r3, #0
 800141a:	81bb      	strh	r3, [r7, #12]

	si7021_iic_start(); // IIC
 800141c:	f7ff feaa 	bl	8001174 <si7021_iic_start>

	si7021_send_byte(SI7021_ADDRESS_WRITE); // 
 8001420:	2080      	movs	r0, #128	; 0x80
 8001422:	f7ff ff63 	bl	80012ec <si7021_send_byte>
	si7021_iic_wait_ack();						 // 
 8001426:	f7ff fee3 	bl	80011f0 <si7021_iic_wait_ack>

	si7021_send_byte(REG_address);
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff ff5d 	bl	80012ec <si7021_send_byte>
	si7021_iic_wait_ack(); // 
 8001432:	f7ff fedd 	bl	80011f0 <si7021_iic_wait_ack>

	HAL_Delay(19); // 18ms
 8001436:	2013      	movs	r0, #19
 8001438:	f000 fc82 	bl	8001d40 <HAL_Delay>

	si7021_iic_start();
 800143c:	f7ff fe9a 	bl	8001174 <si7021_iic_start>
	si7021_send_byte(SI7021_ADDRESS_READ); // 
 8001440:	2081      	movs	r0, #129	; 0x81
 8001442:	f7ff ff53 	bl	80012ec <si7021_send_byte>
	si7021_iic_wait_ack();
 8001446:	f7ff fed3 	bl	80011f0 <si7021_iic_wait_ack>
	si7021_BUF[0] = si7021_read_byte(1); //  8 
 800144a:	2001      	movs	r0, #1
 800144c:	f7ff ff8a 	bl	8001364 <si7021_read_byte>
 8001450:	4603      	mov	r3, r0
 8001452:	733b      	strb	r3, [r7, #12]
	si7021_BUF[1] = si7021_read_byte(0); //  8 
 8001454:	2000      	movs	r0, #0
 8001456:	f7ff ff85 	bl	8001364 <si7021_read_byte>
 800145a:	4603      	mov	r3, r0
 800145c:	737b      	strb	r3, [r7, #13]

	si7021_iic_stop(); // 
 800145e:	f7ff fea9 	bl	80011b4 <si7021_iic_stop>

	*value = ((si7021_BUF[0] << 8) + si7021_BUF[1]); // 816
 8001462:	7b3b      	ldrb	r3, [r7, #12]
 8001464:	b29b      	uxth	r3, r3
 8001466:	021b      	lsls	r3, r3, #8
 8001468:	b29a      	uxth	r2, r3
 800146a:	7b7b      	ldrb	r3, [r7, #13]
 800146c:	b29b      	uxth	r3, r3
 800146e:	4413      	add	r3, r2
 8001470:	b29a      	uxth	r2, r3
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	801a      	strh	r2, [r3, #0]
}
 8001476:	bf00      	nop
 8001478:	3710      	adds	r7, #16
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}

0800147e <si7021_measure_temperature>:
* @param {I2C_HandleTypeDef} *hi2c
* @return {*}
****************************************************************************************
*/
int32_t si7021_measure_temperature(void)
{
 800147e:	b580      	push	{r7, lr}
 8001480:	b082      	sub	sp, #8
 8001482:	af00      	add	r7, sp, #0
	uint16_t temp;

	si7021_read_data(SI7021_MEASURE_TEMP_NOHOLD, &temp); // 
 8001484:	1dbb      	adds	r3, r7, #6
 8001486:	4619      	mov	r1, r3
 8001488:	20f3      	movs	r0, #243	; 0xf3
 800148a:	f7ff ffbf 	bl	800140c <si7021_read_data>
	return (temp * 17572 / 65536 - 4685);				//    %RH  100												   //  
 800148e:	88fb      	ldrh	r3, [r7, #6]
 8001490:	461a      	mov	r2, r3
 8001492:	f244 43a4 	movw	r3, #17572	; 0x44a4
 8001496:	fb02 f303 	mul.w	r3, r2, r3
 800149a:	2b00      	cmp	r3, #0
 800149c:	da02      	bge.n	80014a4 <si7021_measure_temperature+0x26>
 800149e:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80014a2:	33ff      	adds	r3, #255	; 0xff
 80014a4:	141b      	asrs	r3, r3, #16
 80014a6:	f5a3 5392 	sub.w	r3, r3, #4672	; 0x1240
 80014aa:	3b0d      	subs	r3, #13
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	3708      	adds	r7, #8
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <si7021_init>:
* @param {I2C_HandleTypeDef} *hi2c
* @return {*}
****************************************************************************************
*/
void si7021_init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
	si7021_iic_sda(1); // 
 80014b8:	2201      	movs	r2, #1
 80014ba:	2110      	movs	r1, #16
 80014bc:	4809      	ldr	r0, [pc, #36]	; (80014e4 <si7021_init+0x30>)
 80014be:	f000 ffa3 	bl	8002408 <HAL_GPIO_WritePin>
	si7021_iic_scl(1);
 80014c2:	2201      	movs	r2, #1
 80014c4:	2108      	movs	r1, #8
 80014c6:	4807      	ldr	r0, [pc, #28]	; (80014e4 <si7021_init+0x30>)
 80014c8:	f000 ff9e 	bl	8002408 <HAL_GPIO_WritePin>
	delay_us(10);
 80014cc:	200a      	movs	r0, #10
 80014ce:	f7ff fe19 	bl	8001104 <delay_us>

	si7021_write_command(SI7021_RESET);
 80014d2:	20fe      	movs	r0, #254	; 0xfe
 80014d4:	f7ff ff82 	bl	80013dc <si7021_write_command>
	delay_us(5);
 80014d8:	2005      	movs	r0, #5
 80014da:	f7ff fe13 	bl	8001104 <delay_us>
}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40020000 	.word	0x40020000

080014e8 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 HAL_UART_Transmit(&huart1,(uint8_t*)&ch, 1, 0xFFFF);
 80014f0:	1d39      	adds	r1, r7, #4
 80014f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014f6:	2201      	movs	r2, #1
 80014f8:	4803      	ldr	r0, [pc, #12]	; (8001508 <__io_putchar+0x20>)
 80014fa:	f001 fd54 	bl	8002fa6 <HAL_UART_Transmit>
 return ch;
 80014fe:	687b      	ldr	r3, [r7, #4]
 }
 8001500:	4618      	mov	r0, r3
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	2000077c 	.word	0x2000077c

0800150c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001510:	f000 fba4 	bl	8001c5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001514:	f000 f83e 	bl	8001594 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001518:	f000 f916 	bl	8001748 <MX_GPIO_Init>
  MX_TIM10_Init();
 800151c:	f000 f8a2 	bl	8001664 <MX_TIM10_Init>
  MX_TIM11_Init();
 8001520:	f000 f8c4 	bl	80016ac <MX_TIM11_Init>
  MX_USART1_UART_Init();
 8001524:	f000 f8e6 	bl	80016f4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	HAL_Delay(1000);
 8001528:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800152c:	f000 fc08 	bl	8001d40 <HAL_Delay>
	HAL_Delay(1000);
 8001530:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001534:	f000 fc04 	bl	8001d40 <HAL_Delay>

	printf("start init\r\n");
 8001538:	4810      	ldr	r0, [pc, #64]	; (800157c <main+0x70>)
 800153a:	f002 fe67 	bl	800420c <puts>

	SYSTEM_STATE_Init();
 800153e:	f7ff fdd5 	bl	80010ec <SYSTEM_STATE_Init>
	HAL_UART_Receive_IT(&huart1, &Receive_Flag, 1);	// 
 8001542:	2201      	movs	r2, #1
 8001544:	490e      	ldr	r1, [pc, #56]	; (8001580 <main+0x74>)
 8001546:	480f      	ldr	r0, [pc, #60]	; (8001584 <main+0x78>)
 8001548:	f001 fdbf 	bl	80030ca <HAL_UART_Receive_IT>
	si7021_init();
 800154c:	f7ff ffb2 	bl	80014b4 <si7021_init>

	printf("Initialization complete \r\n");
 8001550:	480d      	ldr	r0, [pc, #52]	; (8001588 <main+0x7c>)
 8001552:	f002 fe5b 	bl	800420c <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if (Flag)
 8001556:	4b0d      	ldr	r3, [pc, #52]	; (800158c <main+0x80>)
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	b2db      	uxtb	r3, r3
 800155c:	2b00      	cmp	r3, #0
 800155e:	d0fa      	beq.n	8001556 <main+0x4a>
	{
		printf("start \r\n");
 8001560:	480b      	ldr	r0, [pc, #44]	; (8001590 <main+0x84>)
 8001562:	f002 fe53 	bl	800420c <puts>
		Flag = Detection_Task();
 8001566:	f7ff fd33 	bl	8000fd0 <Detection_Task>
 800156a:	4603      	mov	r3, r0
 800156c:	461a      	mov	r2, r3
 800156e:	4b07      	ldr	r3, [pc, #28]	; (800158c <main+0x80>)
 8001570:	701a      	strb	r2, [r3, #0]
		HAL_Delay(1000);
 8001572:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001576:	f000 fbe3 	bl	8001d40 <HAL_Delay>
	if (Flag)
 800157a:	e7ec      	b.n	8001556 <main+0x4a>
 800157c:	08008b8c 	.word	0x08008b8c
 8001580:	200007c0 	.word	0x200007c0
 8001584:	2000077c 	.word	0x2000077c
 8001588:	08008b98 	.word	0x08008b98
 800158c:	200007c1 	.word	0x200007c1
 8001590:	08008bb4 	.word	0x08008bb4

08001594 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b094      	sub	sp, #80	; 0x50
 8001598:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800159a:	f107 0320 	add.w	r3, r7, #32
 800159e:	2230      	movs	r2, #48	; 0x30
 80015a0:	2100      	movs	r1, #0
 80015a2:	4618      	mov	r0, r3
 80015a4:	f002 fe7d 	bl	80042a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015a8:	f107 030c 	add.w	r3, r7, #12
 80015ac:	2200      	movs	r2, #0
 80015ae:	601a      	str	r2, [r3, #0]
 80015b0:	605a      	str	r2, [r3, #4]
 80015b2:	609a      	str	r2, [r3, #8]
 80015b4:	60da      	str	r2, [r3, #12]
 80015b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015b8:	2300      	movs	r3, #0
 80015ba:	60bb      	str	r3, [r7, #8]
 80015bc:	4b27      	ldr	r3, [pc, #156]	; (800165c <SystemClock_Config+0xc8>)
 80015be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c0:	4a26      	ldr	r2, [pc, #152]	; (800165c <SystemClock_Config+0xc8>)
 80015c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015c6:	6413      	str	r3, [r2, #64]	; 0x40
 80015c8:	4b24      	ldr	r3, [pc, #144]	; (800165c <SystemClock_Config+0xc8>)
 80015ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015d0:	60bb      	str	r3, [r7, #8]
 80015d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015d4:	2300      	movs	r3, #0
 80015d6:	607b      	str	r3, [r7, #4]
 80015d8:	4b21      	ldr	r3, [pc, #132]	; (8001660 <SystemClock_Config+0xcc>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a20      	ldr	r2, [pc, #128]	; (8001660 <SystemClock_Config+0xcc>)
 80015de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80015e2:	6013      	str	r3, [r2, #0]
 80015e4:	4b1e      	ldr	r3, [pc, #120]	; (8001660 <SystemClock_Config+0xcc>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80015ec:	607b      	str	r3, [r7, #4]
 80015ee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015f0:	2301      	movs	r3, #1
 80015f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015f8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015fa:	2302      	movs	r3, #2
 80015fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015fe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001602:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001604:	2304      	movs	r3, #4
 8001606:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001608:	2364      	movs	r3, #100	; 0x64
 800160a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800160c:	2302      	movs	r3, #2
 800160e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001610:	2304      	movs	r3, #4
 8001612:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001614:	f107 0320 	add.w	r3, r7, #32
 8001618:	4618      	mov	r0, r3
 800161a:	f000 ff0f 	bl	800243c <HAL_RCC_OscConfig>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001624:	f000 f92e 	bl	8001884 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001628:	230f      	movs	r3, #15
 800162a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800162c:	2302      	movs	r3, #2
 800162e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001630:	2300      	movs	r3, #0
 8001632:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001634:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001638:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800163a:	2300      	movs	r3, #0
 800163c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800163e:	f107 030c 	add.w	r3, r7, #12
 8001642:	2103      	movs	r1, #3
 8001644:	4618      	mov	r0, r3
 8001646:	f001 f971 	bl	800292c <HAL_RCC_ClockConfig>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001650:	f000 f918 	bl	8001884 <Error_Handler>
  }
}
 8001654:	bf00      	nop
 8001656:	3750      	adds	r7, #80	; 0x50
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	40023800 	.word	0x40023800
 8001660:	40007000 	.word	0x40007000

08001664 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001668:	4b0e      	ldr	r3, [pc, #56]	; (80016a4 <MX_TIM10_Init+0x40>)
 800166a:	4a0f      	ldr	r2, [pc, #60]	; (80016a8 <MX_TIM10_Init+0x44>)
 800166c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 9999;
 800166e:	4b0d      	ldr	r3, [pc, #52]	; (80016a4 <MX_TIM10_Init+0x40>)
 8001670:	f242 720f 	movw	r2, #9999	; 0x270f
 8001674:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001676:	4b0b      	ldr	r3, [pc, #44]	; (80016a4 <MX_TIM10_Init+0x40>)
 8001678:	2200      	movs	r2, #0
 800167a:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 800167c:	4b09      	ldr	r3, [pc, #36]	; (80016a4 <MX_TIM10_Init+0x40>)
 800167e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001682:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001684:	4b07      	ldr	r3, [pc, #28]	; (80016a4 <MX_TIM10_Init+0x40>)
 8001686:	2200      	movs	r2, #0
 8001688:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800168a:	4b06      	ldr	r3, [pc, #24]	; (80016a4 <MX_TIM10_Init+0x40>)
 800168c:	2200      	movs	r2, #0
 800168e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001690:	4804      	ldr	r0, [pc, #16]	; (80016a4 <MX_TIM10_Init+0x40>)
 8001692:	f001 fb6b 	bl	8002d6c <HAL_TIM_Base_Init>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 800169c:	f000 f8f2 	bl	8001884 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80016a0:	bf00      	nop
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	200006ec 	.word	0x200006ec
 80016a8:	40014400 	.word	0x40014400

080016ac <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80016b0:	4b0e      	ldr	r3, [pc, #56]	; (80016ec <MX_TIM11_Init+0x40>)
 80016b2:	4a0f      	ldr	r2, [pc, #60]	; (80016f0 <MX_TIM11_Init+0x44>)
 80016b4:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 80016b6:	4b0d      	ldr	r3, [pc, #52]	; (80016ec <MX_TIM11_Init+0x40>)
 80016b8:	2263      	movs	r2, #99	; 0x63
 80016ba:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016bc:	4b0b      	ldr	r3, [pc, #44]	; (80016ec <MX_TIM11_Init+0x40>)
 80016be:	2200      	movs	r2, #0
 80016c0:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 80016c2:	4b0a      	ldr	r3, [pc, #40]	; (80016ec <MX_TIM11_Init+0x40>)
 80016c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016c8:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ca:	4b08      	ldr	r3, [pc, #32]	; (80016ec <MX_TIM11_Init+0x40>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016d0:	4b06      	ldr	r3, [pc, #24]	; (80016ec <MX_TIM11_Init+0x40>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80016d6:	4805      	ldr	r0, [pc, #20]	; (80016ec <MX_TIM11_Init+0x40>)
 80016d8:	f001 fb48 	bl	8002d6c <HAL_TIM_Base_Init>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 80016e2:	f000 f8cf 	bl	8001884 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80016e6:	bf00      	nop
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	20000734 	.word	0x20000734
 80016f0:	40014800 	.word	0x40014800

080016f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016f8:	4b11      	ldr	r3, [pc, #68]	; (8001740 <MX_USART1_UART_Init+0x4c>)
 80016fa:	4a12      	ldr	r2, [pc, #72]	; (8001744 <MX_USART1_UART_Init+0x50>)
 80016fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80016fe:	4b10      	ldr	r3, [pc, #64]	; (8001740 <MX_USART1_UART_Init+0x4c>)
 8001700:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001704:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001706:	4b0e      	ldr	r3, [pc, #56]	; (8001740 <MX_USART1_UART_Init+0x4c>)
 8001708:	2200      	movs	r2, #0
 800170a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800170c:	4b0c      	ldr	r3, [pc, #48]	; (8001740 <MX_USART1_UART_Init+0x4c>)
 800170e:	2200      	movs	r2, #0
 8001710:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001712:	4b0b      	ldr	r3, [pc, #44]	; (8001740 <MX_USART1_UART_Init+0x4c>)
 8001714:	2200      	movs	r2, #0
 8001716:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001718:	4b09      	ldr	r3, [pc, #36]	; (8001740 <MX_USART1_UART_Init+0x4c>)
 800171a:	220c      	movs	r2, #12
 800171c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800171e:	4b08      	ldr	r3, [pc, #32]	; (8001740 <MX_USART1_UART_Init+0x4c>)
 8001720:	2200      	movs	r2, #0
 8001722:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001724:	4b06      	ldr	r3, [pc, #24]	; (8001740 <MX_USART1_UART_Init+0x4c>)
 8001726:	2200      	movs	r2, #0
 8001728:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800172a:	4805      	ldr	r0, [pc, #20]	; (8001740 <MX_USART1_UART_Init+0x4c>)
 800172c:	f001 fbee 	bl	8002f0c <HAL_UART_Init>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001736:	f000 f8a5 	bl	8001884 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800173a:	bf00      	nop
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	2000077c 	.word	0x2000077c
 8001744:	40011000 	.word	0x40011000

08001748 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b088      	sub	sp, #32
 800174c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800174e:	f107 030c 	add.w	r3, r7, #12
 8001752:	2200      	movs	r2, #0
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	605a      	str	r2, [r3, #4]
 8001758:	609a      	str	r2, [r3, #8]
 800175a:	60da      	str	r2, [r3, #12]
 800175c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800175e:	2300      	movs	r3, #0
 8001760:	60bb      	str	r3, [r7, #8]
 8001762:	4b30      	ldr	r3, [pc, #192]	; (8001824 <MX_GPIO_Init+0xdc>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001766:	4a2f      	ldr	r2, [pc, #188]	; (8001824 <MX_GPIO_Init+0xdc>)
 8001768:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800176c:	6313      	str	r3, [r2, #48]	; 0x30
 800176e:	4b2d      	ldr	r3, [pc, #180]	; (8001824 <MX_GPIO_Init+0xdc>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001772:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001776:	60bb      	str	r3, [r7, #8]
 8001778:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800177a:	2300      	movs	r3, #0
 800177c:	607b      	str	r3, [r7, #4]
 800177e:	4b29      	ldr	r3, [pc, #164]	; (8001824 <MX_GPIO_Init+0xdc>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001782:	4a28      	ldr	r2, [pc, #160]	; (8001824 <MX_GPIO_Init+0xdc>)
 8001784:	f043 0301 	orr.w	r3, r3, #1
 8001788:	6313      	str	r3, [r2, #48]	; 0x30
 800178a:	4b26      	ldr	r3, [pc, #152]	; (8001824 <MX_GPIO_Init+0xdc>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	607b      	str	r3, [r7, #4]
 8001794:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	603b      	str	r3, [r7, #0]
 800179a:	4b22      	ldr	r3, [pc, #136]	; (8001824 <MX_GPIO_Init+0xdc>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179e:	4a21      	ldr	r2, [pc, #132]	; (8001824 <MX_GPIO_Init+0xdc>)
 80017a0:	f043 0302 	orr.w	r3, r3, #2
 80017a4:	6313      	str	r3, [r2, #48]	; 0x30
 80017a6:	4b1f      	ldr	r3, [pc, #124]	; (8001824 <MX_GPIO_Init+0xdc>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017aa:	f003 0302 	and.w	r3, r3, #2
 80017ae:	603b      	str	r3, [r7, #0]
 80017b0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, si7021_SCL_Pin|si7021_SDA_Pin|SI7021_SDA_Pin, GPIO_PIN_SET);
 80017b2:	2201      	movs	r2, #1
 80017b4:	2198      	movs	r1, #152	; 0x98
 80017b6:	481c      	ldr	r0, [pc, #112]	; (8001828 <MX_GPIO_Init+0xe0>)
 80017b8:	f000 fe26 	bl	8002408 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SI7021_SCL_GPIO_Port, SI7021_SCL_Pin, GPIO_PIN_SET);
 80017bc:	2201      	movs	r2, #1
 80017be:	2101      	movs	r1, #1
 80017c0:	481a      	ldr	r0, [pc, #104]	; (800182c <MX_GPIO_Init+0xe4>)
 80017c2:	f000 fe21 	bl	8002408 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : si7021_SCL_Pin */
  GPIO_InitStruct.Pin = si7021_SCL_Pin;
 80017c6:	2308      	movs	r3, #8
 80017c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ca:	2301      	movs	r3, #1
 80017cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017ce:	2301      	movs	r3, #1
 80017d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017d2:	2303      	movs	r3, #3
 80017d4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(si7021_SCL_GPIO_Port, &GPIO_InitStruct);
 80017d6:	f107 030c 	add.w	r3, r7, #12
 80017da:	4619      	mov	r1, r3
 80017dc:	4812      	ldr	r0, [pc, #72]	; (8001828 <MX_GPIO_Init+0xe0>)
 80017de:	f000 fc77 	bl	80020d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : si7021_SDA_Pin SI7021_SDA_Pin */
  GPIO_InitStruct.Pin = si7021_SDA_Pin|SI7021_SDA_Pin;
 80017e2:	2390      	movs	r3, #144	; 0x90
 80017e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80017e6:	2311      	movs	r3, #17
 80017e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017ea:	2301      	movs	r3, #1
 80017ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ee:	2303      	movs	r3, #3
 80017f0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f2:	f107 030c 	add.w	r3, r7, #12
 80017f6:	4619      	mov	r1, r3
 80017f8:	480b      	ldr	r0, [pc, #44]	; (8001828 <MX_GPIO_Init+0xe0>)
 80017fa:	f000 fc69 	bl	80020d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SI7021_SCL_Pin */
  GPIO_InitStruct.Pin = SI7021_SCL_Pin;
 80017fe:	2301      	movs	r3, #1
 8001800:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001802:	2301      	movs	r3, #1
 8001804:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001806:	2301      	movs	r3, #1
 8001808:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800180a:	2303      	movs	r3, #3
 800180c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SI7021_SCL_GPIO_Port, &GPIO_InitStruct);
 800180e:	f107 030c 	add.w	r3, r7, #12
 8001812:	4619      	mov	r1, r3
 8001814:	4805      	ldr	r0, [pc, #20]	; (800182c <MX_GPIO_Init+0xe4>)
 8001816:	f000 fc5b 	bl	80020d0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800181a:	bf00      	nop
 800181c:	3720      	adds	r7, #32
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40023800 	.word	0x40023800
 8001828:	40020000 	.word	0x40020000
 800182c:	40020400 	.word	0x40020400

08001830 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
// 
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a0e      	ldr	r2, [pc, #56]	; (8001878 <HAL_UART_RxCpltCallback+0x48>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d115      	bne.n	800186e <HAL_UART_RxCpltCallback+0x3e>
		if (0xAA == Receive_Flag) {
 8001842:	4b0e      	ldr	r3, [pc, #56]	; (800187c <HAL_UART_RxCpltCallback+0x4c>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	2baa      	cmp	r3, #170	; 0xaa
 8001848:	d106      	bne.n	8001858 <HAL_UART_RxCpltCallback+0x28>
			Flag = true;
 800184a:	4b0d      	ldr	r3, [pc, #52]	; (8001880 <HAL_UART_RxCpltCallback+0x50>)
 800184c:	2201      	movs	r2, #1
 800184e:	701a      	strb	r2, [r3, #0]
			Receive_Flag = 0;
 8001850:	4b0a      	ldr	r3, [pc, #40]	; (800187c <HAL_UART_RxCpltCallback+0x4c>)
 8001852:	2200      	movs	r2, #0
 8001854:	701a      	strb	r2, [r3, #0]
 8001856:	e005      	b.n	8001864 <HAL_UART_RxCpltCallback+0x34>
		}
		else {
			Flag = false;
 8001858:	4b09      	ldr	r3, [pc, #36]	; (8001880 <HAL_UART_RxCpltCallback+0x50>)
 800185a:	2200      	movs	r2, #0
 800185c:	701a      	strb	r2, [r3, #0]
			Receive_Flag = 0;
 800185e:	4b07      	ldr	r3, [pc, #28]	; (800187c <HAL_UART_RxCpltCallback+0x4c>)
 8001860:	2200      	movs	r2, #0
 8001862:	701a      	strb	r2, [r3, #0]

		}
		HAL_UART_Receive_IT(huart, &Receive_Flag, 1);
 8001864:	2201      	movs	r2, #1
 8001866:	4905      	ldr	r1, [pc, #20]	; (800187c <HAL_UART_RxCpltCallback+0x4c>)
 8001868:	6878      	ldr	r0, [r7, #4]
 800186a:	f001 fc2e 	bl	80030ca <HAL_UART_Receive_IT>
	}
}
 800186e:	bf00      	nop
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	40011000 	.word	0x40011000
 800187c:	200007c0 	.word	0x200007c0
 8001880:	200007c1 	.word	0x200007c1

08001884 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001888:	b672      	cpsid	i
}
 800188a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800188c:	e7fe      	b.n	800188c <Error_Handler+0x8>
	...

08001890 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001896:	2300      	movs	r3, #0
 8001898:	607b      	str	r3, [r7, #4]
 800189a:	4b10      	ldr	r3, [pc, #64]	; (80018dc <HAL_MspInit+0x4c>)
 800189c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800189e:	4a0f      	ldr	r2, [pc, #60]	; (80018dc <HAL_MspInit+0x4c>)
 80018a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018a4:	6453      	str	r3, [r2, #68]	; 0x44
 80018a6:	4b0d      	ldr	r3, [pc, #52]	; (80018dc <HAL_MspInit+0x4c>)
 80018a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018ae:	607b      	str	r3, [r7, #4]
 80018b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018b2:	2300      	movs	r3, #0
 80018b4:	603b      	str	r3, [r7, #0]
 80018b6:	4b09      	ldr	r3, [pc, #36]	; (80018dc <HAL_MspInit+0x4c>)
 80018b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ba:	4a08      	ldr	r2, [pc, #32]	; (80018dc <HAL_MspInit+0x4c>)
 80018bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018c0:	6413      	str	r3, [r2, #64]	; 0x40
 80018c2:	4b06      	ldr	r3, [pc, #24]	; (80018dc <HAL_MspInit+0x4c>)
 80018c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ca:	603b      	str	r3, [r7, #0]
 80018cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018ce:	bf00      	nop
 80018d0:	370c      	adds	r7, #12
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	40023800 	.word	0x40023800

080018e0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b085      	sub	sp, #20
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a15      	ldr	r2, [pc, #84]	; (8001944 <HAL_TIM_Base_MspInit+0x64>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d10e      	bne.n	8001910 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 80018f2:	2300      	movs	r3, #0
 80018f4:	60fb      	str	r3, [r7, #12]
 80018f6:	4b14      	ldr	r3, [pc, #80]	; (8001948 <HAL_TIM_Base_MspInit+0x68>)
 80018f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018fa:	4a13      	ldr	r2, [pc, #76]	; (8001948 <HAL_TIM_Base_MspInit+0x68>)
 80018fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001900:	6453      	str	r3, [r2, #68]	; 0x44
 8001902:	4b11      	ldr	r3, [pc, #68]	; (8001948 <HAL_TIM_Base_MspInit+0x68>)
 8001904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001906:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800190a:	60fb      	str	r3, [r7, #12]
 800190c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 800190e:	e012      	b.n	8001936 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM11)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a0d      	ldr	r2, [pc, #52]	; (800194c <HAL_TIM_Base_MspInit+0x6c>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d10d      	bne.n	8001936 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	60bb      	str	r3, [r7, #8]
 800191e:	4b0a      	ldr	r3, [pc, #40]	; (8001948 <HAL_TIM_Base_MspInit+0x68>)
 8001920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001922:	4a09      	ldr	r2, [pc, #36]	; (8001948 <HAL_TIM_Base_MspInit+0x68>)
 8001924:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001928:	6453      	str	r3, [r2, #68]	; 0x44
 800192a:	4b07      	ldr	r3, [pc, #28]	; (8001948 <HAL_TIM_Base_MspInit+0x68>)
 800192c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800192e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001932:	60bb      	str	r3, [r7, #8]
 8001934:	68bb      	ldr	r3, [r7, #8]
}
 8001936:	bf00      	nop
 8001938:	3714      	adds	r7, #20
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	40014400 	.word	0x40014400
 8001948:	40023800 	.word	0x40023800
 800194c:	40014800 	.word	0x40014800

08001950 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b08a      	sub	sp, #40	; 0x28
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001958:	f107 0314 	add.w	r3, r7, #20
 800195c:	2200      	movs	r2, #0
 800195e:	601a      	str	r2, [r3, #0]
 8001960:	605a      	str	r2, [r3, #4]
 8001962:	609a      	str	r2, [r3, #8]
 8001964:	60da      	str	r2, [r3, #12]
 8001966:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a1d      	ldr	r2, [pc, #116]	; (80019e4 <HAL_UART_MspInit+0x94>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d134      	bne.n	80019dc <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001972:	2300      	movs	r3, #0
 8001974:	613b      	str	r3, [r7, #16]
 8001976:	4b1c      	ldr	r3, [pc, #112]	; (80019e8 <HAL_UART_MspInit+0x98>)
 8001978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800197a:	4a1b      	ldr	r2, [pc, #108]	; (80019e8 <HAL_UART_MspInit+0x98>)
 800197c:	f043 0310 	orr.w	r3, r3, #16
 8001980:	6453      	str	r3, [r2, #68]	; 0x44
 8001982:	4b19      	ldr	r3, [pc, #100]	; (80019e8 <HAL_UART_MspInit+0x98>)
 8001984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001986:	f003 0310 	and.w	r3, r3, #16
 800198a:	613b      	str	r3, [r7, #16]
 800198c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800198e:	2300      	movs	r3, #0
 8001990:	60fb      	str	r3, [r7, #12]
 8001992:	4b15      	ldr	r3, [pc, #84]	; (80019e8 <HAL_UART_MspInit+0x98>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001996:	4a14      	ldr	r2, [pc, #80]	; (80019e8 <HAL_UART_MspInit+0x98>)
 8001998:	f043 0301 	orr.w	r3, r3, #1
 800199c:	6313      	str	r3, [r2, #48]	; 0x30
 800199e:	4b12      	ldr	r3, [pc, #72]	; (80019e8 <HAL_UART_MspInit+0x98>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	f003 0301 	and.w	r3, r3, #1
 80019a6:	60fb      	str	r3, [r7, #12]
 80019a8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80019aa:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80019ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b0:	2302      	movs	r3, #2
 80019b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b4:	2300      	movs	r3, #0
 80019b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019b8:	2303      	movs	r3, #3
 80019ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019bc:	2307      	movs	r3, #7
 80019be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c0:	f107 0314 	add.w	r3, r7, #20
 80019c4:	4619      	mov	r1, r3
 80019c6:	4809      	ldr	r0, [pc, #36]	; (80019ec <HAL_UART_MspInit+0x9c>)
 80019c8:	f000 fb82 	bl	80020d0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80019cc:	2200      	movs	r2, #0
 80019ce:	2100      	movs	r1, #0
 80019d0:	2025      	movs	r0, #37	; 0x25
 80019d2:	f000 fab4 	bl	8001f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80019d6:	2025      	movs	r0, #37	; 0x25
 80019d8:	f000 facd 	bl	8001f76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80019dc:	bf00      	nop
 80019de:	3728      	adds	r7, #40	; 0x28
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	40011000 	.word	0x40011000
 80019e8:	40023800 	.word	0x40023800
 80019ec:	40020000 	.word	0x40020000

080019f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019f4:	e7fe      	b.n	80019f4 <NMI_Handler+0x4>

080019f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019f6:	b480      	push	{r7}
 80019f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019fa:	e7fe      	b.n	80019fa <HardFault_Handler+0x4>

080019fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a00:	e7fe      	b.n	8001a00 <MemManage_Handler+0x4>

08001a02 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a02:	b480      	push	{r7}
 8001a04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a06:	e7fe      	b.n	8001a06 <BusFault_Handler+0x4>

08001a08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a0c:	e7fe      	b.n	8001a0c <UsageFault_Handler+0x4>

08001a0e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a0e:	b480      	push	{r7}
 8001a10:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a12:	bf00      	nop
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a20:	bf00      	nop
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr

08001a2a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a2a:	b480      	push	{r7}
 8001a2c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a2e:	bf00      	nop
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr

08001a38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a3c:	f000 f960 	bl	8001d00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a40:	bf00      	nop
 8001a42:	bd80      	pop	{r7, pc}

08001a44 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a48:	4802      	ldr	r0, [pc, #8]	; (8001a54 <USART1_IRQHandler+0x10>)
 8001a4a:	f001 fb6f 	bl	800312c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a4e:	bf00      	nop
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	2000077c 	.word	0x2000077c

08001a58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  return 1;
 8001a5c:	2301      	movs	r3, #1
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr

08001a68 <_kill>:

int _kill(int pid, int sig)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a72:	f002 fc65 	bl	8004340 <__errno>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2216      	movs	r2, #22
 8001a7a:	601a      	str	r2, [r3, #0]
  return -1;
 8001a7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3708      	adds	r7, #8
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <_exit>:

void _exit (int status)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a90:	f04f 31ff 	mov.w	r1, #4294967295
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f7ff ffe7 	bl	8001a68 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a9a:	e7fe      	b.n	8001a9a <_exit+0x12>

08001a9c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	60f8      	str	r0, [r7, #12]
 8001aa4:	60b9      	str	r1, [r7, #8]
 8001aa6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	617b      	str	r3, [r7, #20]
 8001aac:	e00a      	b.n	8001ac4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001aae:	f3af 8000 	nop.w
 8001ab2:	4601      	mov	r1, r0
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	1c5a      	adds	r2, r3, #1
 8001ab8:	60ba      	str	r2, [r7, #8]
 8001aba:	b2ca      	uxtb	r2, r1
 8001abc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001abe:	697b      	ldr	r3, [r7, #20]
 8001ac0:	3301      	adds	r3, #1
 8001ac2:	617b      	str	r3, [r7, #20]
 8001ac4:	697a      	ldr	r2, [r7, #20]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	dbf0      	blt.n	8001aae <_read+0x12>
  }

  return len;
 8001acc:	687b      	ldr	r3, [r7, #4]
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3718      	adds	r7, #24
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b086      	sub	sp, #24
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	60f8      	str	r0, [r7, #12]
 8001ade:	60b9      	str	r1, [r7, #8]
 8001ae0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	617b      	str	r3, [r7, #20]
 8001ae6:	e009      	b.n	8001afc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	1c5a      	adds	r2, r3, #1
 8001aec:	60ba      	str	r2, [r7, #8]
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7ff fcf9 	bl	80014e8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	3301      	adds	r3, #1
 8001afa:	617b      	str	r3, [r7, #20]
 8001afc:	697a      	ldr	r2, [r7, #20]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	429a      	cmp	r2, r3
 8001b02:	dbf1      	blt.n	8001ae8 <_write+0x12>
  }
  return len;
 8001b04:	687b      	ldr	r3, [r7, #4]
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3718      	adds	r7, #24
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <_close>:

int _close(int file)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	b083      	sub	sp, #12
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	370c      	adds	r7, #12
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr

08001b26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b26:	b480      	push	{r7}
 8001b28:	b083      	sub	sp, #12
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	6078      	str	r0, [r7, #4]
 8001b2e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b36:	605a      	str	r2, [r3, #4]
  return 0;
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	370c      	adds	r7, #12
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr

08001b46 <_isatty>:

int _isatty(int file)
{
 8001b46:	b480      	push	{r7}
 8001b48:	b083      	sub	sp, #12
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b4e:	2301      	movs	r3, #1
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	60f8      	str	r0, [r7, #12]
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b68:	2300      	movs	r3, #0
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3714      	adds	r7, #20
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
	...

08001b78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b80:	4a14      	ldr	r2, [pc, #80]	; (8001bd4 <_sbrk+0x5c>)
 8001b82:	4b15      	ldr	r3, [pc, #84]	; (8001bd8 <_sbrk+0x60>)
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b8c:	4b13      	ldr	r3, [pc, #76]	; (8001bdc <_sbrk+0x64>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d102      	bne.n	8001b9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b94:	4b11      	ldr	r3, [pc, #68]	; (8001bdc <_sbrk+0x64>)
 8001b96:	4a12      	ldr	r2, [pc, #72]	; (8001be0 <_sbrk+0x68>)
 8001b98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b9a:	4b10      	ldr	r3, [pc, #64]	; (8001bdc <_sbrk+0x64>)
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4413      	add	r3, r2
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d207      	bcs.n	8001bb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ba8:	f002 fbca 	bl	8004340 <__errno>
 8001bac:	4603      	mov	r3, r0
 8001bae:	220c      	movs	r2, #12
 8001bb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb6:	e009      	b.n	8001bcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bb8:	4b08      	ldr	r3, [pc, #32]	; (8001bdc <_sbrk+0x64>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bbe:	4b07      	ldr	r3, [pc, #28]	; (8001bdc <_sbrk+0x64>)
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	4a05      	ldr	r2, [pc, #20]	; (8001bdc <_sbrk+0x64>)
 8001bc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bca:	68fb      	ldr	r3, [r7, #12]
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3718      	adds	r7, #24
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	20020000 	.word	0x20020000
 8001bd8:	00000400 	.word	0x00000400
 8001bdc:	200007c4 	.word	0x200007c4
 8001be0:	20000ad8 	.word	0x20000ad8

08001be4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001be8:	4b06      	ldr	r3, [pc, #24]	; (8001c04 <SystemInit+0x20>)
 8001bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bee:	4a05      	ldr	r2, [pc, #20]	; (8001c04 <SystemInit+0x20>)
 8001bf0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bf4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bf8:	bf00      	nop
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	e000ed00 	.word	0xe000ed00

08001c08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c40 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c0c:	480d      	ldr	r0, [pc, #52]	; (8001c44 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001c0e:	490e      	ldr	r1, [pc, #56]	; (8001c48 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001c10:	4a0e      	ldr	r2, [pc, #56]	; (8001c4c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c14:	e002      	b.n	8001c1c <LoopCopyDataInit>

08001c16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c1a:	3304      	adds	r3, #4

08001c1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c20:	d3f9      	bcc.n	8001c16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c22:	4a0b      	ldr	r2, [pc, #44]	; (8001c50 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001c24:	4c0b      	ldr	r4, [pc, #44]	; (8001c54 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001c26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c28:	e001      	b.n	8001c2e <LoopFillZerobss>

08001c2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c2c:	3204      	adds	r2, #4

08001c2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c30:	d3fb      	bcc.n	8001c2a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c32:	f7ff ffd7 	bl	8001be4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c36:	f002 fb89 	bl	800434c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c3a:	f7ff fc67 	bl	800150c <main>
  bx  lr    
 8001c3e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c48:	200006c4 	.word	0x200006c4
  ldr r2, =_sidata
 8001c4c:	08008f78 	.word	0x08008f78
  ldr r2, =_sbss
 8001c50:	200006c4 	.word	0x200006c4
  ldr r4, =_ebss
 8001c54:	20000ad8 	.word	0x20000ad8

08001c58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c58:	e7fe      	b.n	8001c58 <ADC_IRQHandler>
	...

08001c5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c60:	4b0e      	ldr	r3, [pc, #56]	; (8001c9c <HAL_Init+0x40>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a0d      	ldr	r2, [pc, #52]	; (8001c9c <HAL_Init+0x40>)
 8001c66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c6c:	4b0b      	ldr	r3, [pc, #44]	; (8001c9c <HAL_Init+0x40>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a0a      	ldr	r2, [pc, #40]	; (8001c9c <HAL_Init+0x40>)
 8001c72:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c78:	4b08      	ldr	r3, [pc, #32]	; (8001c9c <HAL_Init+0x40>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a07      	ldr	r2, [pc, #28]	; (8001c9c <HAL_Init+0x40>)
 8001c7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c84:	2003      	movs	r0, #3
 8001c86:	f000 f94f 	bl	8001f28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c8a:	200f      	movs	r0, #15
 8001c8c:	f000 f808 	bl	8001ca0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c90:	f7ff fdfe 	bl	8001890 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c94:	2300      	movs	r3, #0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	40023c00 	.word	0x40023c00

08001ca0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ca8:	4b12      	ldr	r3, [pc, #72]	; (8001cf4 <HAL_InitTick+0x54>)
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	4b12      	ldr	r3, [pc, #72]	; (8001cf8 <HAL_InitTick+0x58>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f000 f967 	bl	8001f92 <HAL_SYSTICK_Config>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e00e      	b.n	8001cec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2b0f      	cmp	r3, #15
 8001cd2:	d80a      	bhi.n	8001cea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	6879      	ldr	r1, [r7, #4]
 8001cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8001cdc:	f000 f92f 	bl	8001f3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ce0:	4a06      	ldr	r2, [pc, #24]	; (8001cfc <HAL_InitTick+0x5c>)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	e000      	b.n	8001cec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	20000004 	.word	0x20000004
 8001cf8:	2000000c 	.word	0x2000000c
 8001cfc:	20000008 	.word	0x20000008

08001d00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d04:	4b06      	ldr	r3, [pc, #24]	; (8001d20 <HAL_IncTick+0x20>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	461a      	mov	r2, r3
 8001d0a:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <HAL_IncTick+0x24>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4413      	add	r3, r2
 8001d10:	4a04      	ldr	r2, [pc, #16]	; (8001d24 <HAL_IncTick+0x24>)
 8001d12:	6013      	str	r3, [r2, #0]
}
 8001d14:	bf00      	nop
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	2000000c 	.word	0x2000000c
 8001d24:	200007c8 	.word	0x200007c8

08001d28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d2c:	4b03      	ldr	r3, [pc, #12]	; (8001d3c <HAL_GetTick+0x14>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	200007c8 	.word	0x200007c8

08001d40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b084      	sub	sp, #16
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d48:	f7ff ffee 	bl	8001d28 <HAL_GetTick>
 8001d4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d58:	d005      	beq.n	8001d66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d5a:	4b0a      	ldr	r3, [pc, #40]	; (8001d84 <HAL_Delay+0x44>)
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	461a      	mov	r2, r3
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	4413      	add	r3, r2
 8001d64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d66:	bf00      	nop
 8001d68:	f7ff ffde 	bl	8001d28 <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	68fa      	ldr	r2, [r7, #12]
 8001d74:	429a      	cmp	r2, r3
 8001d76:	d8f7      	bhi.n	8001d68 <HAL_Delay+0x28>
  {
  }
}
 8001d78:	bf00      	nop
 8001d7a:	bf00      	nop
 8001d7c:	3710      	adds	r7, #16
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	2000000c 	.word	0x2000000c

08001d88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b085      	sub	sp, #20
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f003 0307 	and.w	r3, r3, #7
 8001d96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d98:	4b0c      	ldr	r3, [pc, #48]	; (8001dcc <__NVIC_SetPriorityGrouping+0x44>)
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d9e:	68ba      	ldr	r2, [r7, #8]
 8001da0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001da4:	4013      	ands	r3, r2
 8001da6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001db0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001db4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001db8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dba:	4a04      	ldr	r2, [pc, #16]	; (8001dcc <__NVIC_SetPriorityGrouping+0x44>)
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	60d3      	str	r3, [r2, #12]
}
 8001dc0:	bf00      	nop
 8001dc2:	3714      	adds	r7, #20
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr
 8001dcc:	e000ed00 	.word	0xe000ed00

08001dd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dd4:	4b04      	ldr	r3, [pc, #16]	; (8001de8 <__NVIC_GetPriorityGrouping+0x18>)
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	0a1b      	lsrs	r3, r3, #8
 8001dda:	f003 0307 	and.w	r3, r3, #7
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr
 8001de8:	e000ed00 	.word	0xe000ed00

08001dec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	4603      	mov	r3, r0
 8001df4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	db0b      	blt.n	8001e16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dfe:	79fb      	ldrb	r3, [r7, #7]
 8001e00:	f003 021f 	and.w	r2, r3, #31
 8001e04:	4907      	ldr	r1, [pc, #28]	; (8001e24 <__NVIC_EnableIRQ+0x38>)
 8001e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e0a:	095b      	lsrs	r3, r3, #5
 8001e0c:	2001      	movs	r0, #1
 8001e0e:	fa00 f202 	lsl.w	r2, r0, r2
 8001e12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e16:	bf00      	nop
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	e000e100 	.word	0xe000e100

08001e28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	4603      	mov	r3, r0
 8001e30:	6039      	str	r1, [r7, #0]
 8001e32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	db0a      	blt.n	8001e52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	b2da      	uxtb	r2, r3
 8001e40:	490c      	ldr	r1, [pc, #48]	; (8001e74 <__NVIC_SetPriority+0x4c>)
 8001e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e46:	0112      	lsls	r2, r2, #4
 8001e48:	b2d2      	uxtb	r2, r2
 8001e4a:	440b      	add	r3, r1
 8001e4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e50:	e00a      	b.n	8001e68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	b2da      	uxtb	r2, r3
 8001e56:	4908      	ldr	r1, [pc, #32]	; (8001e78 <__NVIC_SetPriority+0x50>)
 8001e58:	79fb      	ldrb	r3, [r7, #7]
 8001e5a:	f003 030f 	and.w	r3, r3, #15
 8001e5e:	3b04      	subs	r3, #4
 8001e60:	0112      	lsls	r2, r2, #4
 8001e62:	b2d2      	uxtb	r2, r2
 8001e64:	440b      	add	r3, r1
 8001e66:	761a      	strb	r2, [r3, #24]
}
 8001e68:	bf00      	nop
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr
 8001e74:	e000e100 	.word	0xe000e100
 8001e78:	e000ed00 	.word	0xe000ed00

08001e7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b089      	sub	sp, #36	; 0x24
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	60f8      	str	r0, [r7, #12]
 8001e84:	60b9      	str	r1, [r7, #8]
 8001e86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	f003 0307 	and.w	r3, r3, #7
 8001e8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	f1c3 0307 	rsb	r3, r3, #7
 8001e96:	2b04      	cmp	r3, #4
 8001e98:	bf28      	it	cs
 8001e9a:	2304      	movcs	r3, #4
 8001e9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e9e:	69fb      	ldr	r3, [r7, #28]
 8001ea0:	3304      	adds	r3, #4
 8001ea2:	2b06      	cmp	r3, #6
 8001ea4:	d902      	bls.n	8001eac <NVIC_EncodePriority+0x30>
 8001ea6:	69fb      	ldr	r3, [r7, #28]
 8001ea8:	3b03      	subs	r3, #3
 8001eaa:	e000      	b.n	8001eae <NVIC_EncodePriority+0x32>
 8001eac:	2300      	movs	r3, #0
 8001eae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8001eb4:	69bb      	ldr	r3, [r7, #24]
 8001eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eba:	43da      	mvns	r2, r3
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	401a      	ands	r2, r3
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ec4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	fa01 f303 	lsl.w	r3, r1, r3
 8001ece:	43d9      	mvns	r1, r3
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ed4:	4313      	orrs	r3, r2
         );
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3724      	adds	r7, #36	; 0x24
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
	...

08001ee4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	3b01      	subs	r3, #1
 8001ef0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ef4:	d301      	bcc.n	8001efa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e00f      	b.n	8001f1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001efa:	4a0a      	ldr	r2, [pc, #40]	; (8001f24 <SysTick_Config+0x40>)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	3b01      	subs	r3, #1
 8001f00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f02:	210f      	movs	r1, #15
 8001f04:	f04f 30ff 	mov.w	r0, #4294967295
 8001f08:	f7ff ff8e 	bl	8001e28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f0c:	4b05      	ldr	r3, [pc, #20]	; (8001f24 <SysTick_Config+0x40>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f12:	4b04      	ldr	r3, [pc, #16]	; (8001f24 <SysTick_Config+0x40>)
 8001f14:	2207      	movs	r2, #7
 8001f16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f18:	2300      	movs	r3, #0
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3708      	adds	r7, #8
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	e000e010 	.word	0xe000e010

08001f28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f7ff ff29 	bl	8001d88 <__NVIC_SetPriorityGrouping>
}
 8001f36:	bf00      	nop
 8001f38:	3708      	adds	r7, #8
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b086      	sub	sp, #24
 8001f42:	af00      	add	r7, sp, #0
 8001f44:	4603      	mov	r3, r0
 8001f46:	60b9      	str	r1, [r7, #8]
 8001f48:	607a      	str	r2, [r7, #4]
 8001f4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f50:	f7ff ff3e 	bl	8001dd0 <__NVIC_GetPriorityGrouping>
 8001f54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	68b9      	ldr	r1, [r7, #8]
 8001f5a:	6978      	ldr	r0, [r7, #20]
 8001f5c:	f7ff ff8e 	bl	8001e7c <NVIC_EncodePriority>
 8001f60:	4602      	mov	r2, r0
 8001f62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f66:	4611      	mov	r1, r2
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff ff5d 	bl	8001e28 <__NVIC_SetPriority>
}
 8001f6e:	bf00      	nop
 8001f70:	3718      	adds	r7, #24
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}

08001f76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f76:	b580      	push	{r7, lr}
 8001f78:	b082      	sub	sp, #8
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7ff ff31 	bl	8001dec <__NVIC_EnableIRQ>
}
 8001f8a:	bf00      	nop
 8001f8c:	3708      	adds	r7, #8
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}

08001f92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f92:	b580      	push	{r7, lr}
 8001f94:	b082      	sub	sp, #8
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f7ff ffa2 	bl	8001ee4 <SysTick_Config>
 8001fa0:	4603      	mov	r3, r0
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3708      	adds	r7, #8
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}

08001faa <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001faa:	b580      	push	{r7, lr}
 8001fac:	b084      	sub	sp, #16
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fb6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001fb8:	f7ff feb6 	bl	8001d28 <HAL_GetTick>
 8001fbc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d008      	beq.n	8001fdc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2280      	movs	r2, #128	; 0x80
 8001fce:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e052      	b.n	8002082 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f022 0216 	bic.w	r2, r2, #22
 8001fea:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	695a      	ldr	r2, [r3, #20]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ffa:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002000:	2b00      	cmp	r3, #0
 8002002:	d103      	bne.n	800200c <HAL_DMA_Abort+0x62>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002008:	2b00      	cmp	r3, #0
 800200a:	d007      	beq.n	800201c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f022 0208 	bic.w	r2, r2, #8
 800201a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f022 0201 	bic.w	r2, r2, #1
 800202a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800202c:	e013      	b.n	8002056 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800202e:	f7ff fe7b 	bl	8001d28 <HAL_GetTick>
 8002032:	4602      	mov	r2, r0
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	1ad3      	subs	r3, r2, r3
 8002038:	2b05      	cmp	r3, #5
 800203a:	d90c      	bls.n	8002056 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2220      	movs	r2, #32
 8002040:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2203      	movs	r2, #3
 8002046:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2200      	movs	r2, #0
 800204e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e015      	b.n	8002082 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0301 	and.w	r3, r3, #1
 8002060:	2b00      	cmp	r3, #0
 8002062:	d1e4      	bne.n	800202e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002068:	223f      	movs	r2, #63	; 0x3f
 800206a:	409a      	lsls	r2, r3
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2201      	movs	r2, #1
 8002074:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002080:	2300      	movs	r3, #0
}
 8002082:	4618      	mov	r0, r3
 8002084:	3710      	adds	r7, #16
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}

0800208a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800208a:	b480      	push	{r7}
 800208c:	b083      	sub	sp, #12
 800208e:	af00      	add	r7, sp, #0
 8002090:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002098:	b2db      	uxtb	r3, r3
 800209a:	2b02      	cmp	r3, #2
 800209c:	d004      	beq.n	80020a8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2280      	movs	r2, #128	; 0x80
 80020a2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	e00c      	b.n	80020c2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2205      	movs	r2, #5
 80020ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f022 0201 	bic.w	r2, r2, #1
 80020be:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80020c0:	2300      	movs	r3, #0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	370c      	adds	r7, #12
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
	...

080020d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b089      	sub	sp, #36	; 0x24
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80020da:	2300      	movs	r3, #0
 80020dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80020de:	2300      	movs	r3, #0
 80020e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80020e2:	2300      	movs	r3, #0
 80020e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020e6:	2300      	movs	r3, #0
 80020e8:	61fb      	str	r3, [r7, #28]
 80020ea:	e159      	b.n	80023a0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80020ec:	2201      	movs	r2, #1
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	fa02 f303 	lsl.w	r3, r2, r3
 80020f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	697a      	ldr	r2, [r7, #20]
 80020fc:	4013      	ands	r3, r2
 80020fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002100:	693a      	ldr	r2, [r7, #16]
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	429a      	cmp	r2, r3
 8002106:	f040 8148 	bne.w	800239a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f003 0303 	and.w	r3, r3, #3
 8002112:	2b01      	cmp	r3, #1
 8002114:	d005      	beq.n	8002122 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800211e:	2b02      	cmp	r3, #2
 8002120:	d130      	bne.n	8002184 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	005b      	lsls	r3, r3, #1
 800212c:	2203      	movs	r2, #3
 800212e:	fa02 f303 	lsl.w	r3, r2, r3
 8002132:	43db      	mvns	r3, r3
 8002134:	69ba      	ldr	r2, [r7, #24]
 8002136:	4013      	ands	r3, r2
 8002138:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	68da      	ldr	r2, [r3, #12]
 800213e:	69fb      	ldr	r3, [r7, #28]
 8002140:	005b      	lsls	r3, r3, #1
 8002142:	fa02 f303 	lsl.w	r3, r2, r3
 8002146:	69ba      	ldr	r2, [r7, #24]
 8002148:	4313      	orrs	r3, r2
 800214a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	69ba      	ldr	r2, [r7, #24]
 8002150:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002158:	2201      	movs	r2, #1
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	fa02 f303 	lsl.w	r3, r2, r3
 8002160:	43db      	mvns	r3, r3
 8002162:	69ba      	ldr	r2, [r7, #24]
 8002164:	4013      	ands	r3, r2
 8002166:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	091b      	lsrs	r3, r3, #4
 800216e:	f003 0201 	and.w	r2, r3, #1
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	69ba      	ldr	r2, [r7, #24]
 800217a:	4313      	orrs	r3, r2
 800217c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	69ba      	ldr	r2, [r7, #24]
 8002182:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f003 0303 	and.w	r3, r3, #3
 800218c:	2b03      	cmp	r3, #3
 800218e:	d017      	beq.n	80021c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	68db      	ldr	r3, [r3, #12]
 8002194:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	005b      	lsls	r3, r3, #1
 800219a:	2203      	movs	r2, #3
 800219c:	fa02 f303 	lsl.w	r3, r2, r3
 80021a0:	43db      	mvns	r3, r3
 80021a2:	69ba      	ldr	r2, [r7, #24]
 80021a4:	4013      	ands	r3, r2
 80021a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	689a      	ldr	r2, [r3, #8]
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	005b      	lsls	r3, r3, #1
 80021b0:	fa02 f303 	lsl.w	r3, r2, r3
 80021b4:	69ba      	ldr	r2, [r7, #24]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	69ba      	ldr	r2, [r7, #24]
 80021be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f003 0303 	and.w	r3, r3, #3
 80021c8:	2b02      	cmp	r3, #2
 80021ca:	d123      	bne.n	8002214 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	08da      	lsrs	r2, r3, #3
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	3208      	adds	r2, #8
 80021d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	f003 0307 	and.w	r3, r3, #7
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	220f      	movs	r2, #15
 80021e4:	fa02 f303 	lsl.w	r3, r2, r3
 80021e8:	43db      	mvns	r3, r3
 80021ea:	69ba      	ldr	r2, [r7, #24]
 80021ec:	4013      	ands	r3, r2
 80021ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	691a      	ldr	r2, [r3, #16]
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	f003 0307 	and.w	r3, r3, #7
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	69ba      	ldr	r2, [r7, #24]
 8002202:	4313      	orrs	r3, r2
 8002204:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	08da      	lsrs	r2, r3, #3
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	3208      	adds	r2, #8
 800220e:	69b9      	ldr	r1, [r7, #24]
 8002210:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	2203      	movs	r2, #3
 8002220:	fa02 f303 	lsl.w	r3, r2, r3
 8002224:	43db      	mvns	r3, r3
 8002226:	69ba      	ldr	r2, [r7, #24]
 8002228:	4013      	ands	r3, r2
 800222a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f003 0203 	and.w	r2, r3, #3
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	005b      	lsls	r3, r3, #1
 8002238:	fa02 f303 	lsl.w	r3, r2, r3
 800223c:	69ba      	ldr	r2, [r7, #24]
 800223e:	4313      	orrs	r3, r2
 8002240:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	69ba      	ldr	r2, [r7, #24]
 8002246:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002250:	2b00      	cmp	r3, #0
 8002252:	f000 80a2 	beq.w	800239a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002256:	2300      	movs	r3, #0
 8002258:	60fb      	str	r3, [r7, #12]
 800225a:	4b57      	ldr	r3, [pc, #348]	; (80023b8 <HAL_GPIO_Init+0x2e8>)
 800225c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800225e:	4a56      	ldr	r2, [pc, #344]	; (80023b8 <HAL_GPIO_Init+0x2e8>)
 8002260:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002264:	6453      	str	r3, [r2, #68]	; 0x44
 8002266:	4b54      	ldr	r3, [pc, #336]	; (80023b8 <HAL_GPIO_Init+0x2e8>)
 8002268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800226a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800226e:	60fb      	str	r3, [r7, #12]
 8002270:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002272:	4a52      	ldr	r2, [pc, #328]	; (80023bc <HAL_GPIO_Init+0x2ec>)
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	089b      	lsrs	r3, r3, #2
 8002278:	3302      	adds	r3, #2
 800227a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800227e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002280:	69fb      	ldr	r3, [r7, #28]
 8002282:	f003 0303 	and.w	r3, r3, #3
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	220f      	movs	r2, #15
 800228a:	fa02 f303 	lsl.w	r3, r2, r3
 800228e:	43db      	mvns	r3, r3
 8002290:	69ba      	ldr	r2, [r7, #24]
 8002292:	4013      	ands	r3, r2
 8002294:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4a49      	ldr	r2, [pc, #292]	; (80023c0 <HAL_GPIO_Init+0x2f0>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d019      	beq.n	80022d2 <HAL_GPIO_Init+0x202>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4a48      	ldr	r2, [pc, #288]	; (80023c4 <HAL_GPIO_Init+0x2f4>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d013      	beq.n	80022ce <HAL_GPIO_Init+0x1fe>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4a47      	ldr	r2, [pc, #284]	; (80023c8 <HAL_GPIO_Init+0x2f8>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d00d      	beq.n	80022ca <HAL_GPIO_Init+0x1fa>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4a46      	ldr	r2, [pc, #280]	; (80023cc <HAL_GPIO_Init+0x2fc>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d007      	beq.n	80022c6 <HAL_GPIO_Init+0x1f6>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4a45      	ldr	r2, [pc, #276]	; (80023d0 <HAL_GPIO_Init+0x300>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d101      	bne.n	80022c2 <HAL_GPIO_Init+0x1f2>
 80022be:	2304      	movs	r3, #4
 80022c0:	e008      	b.n	80022d4 <HAL_GPIO_Init+0x204>
 80022c2:	2307      	movs	r3, #7
 80022c4:	e006      	b.n	80022d4 <HAL_GPIO_Init+0x204>
 80022c6:	2303      	movs	r3, #3
 80022c8:	e004      	b.n	80022d4 <HAL_GPIO_Init+0x204>
 80022ca:	2302      	movs	r3, #2
 80022cc:	e002      	b.n	80022d4 <HAL_GPIO_Init+0x204>
 80022ce:	2301      	movs	r3, #1
 80022d0:	e000      	b.n	80022d4 <HAL_GPIO_Init+0x204>
 80022d2:	2300      	movs	r3, #0
 80022d4:	69fa      	ldr	r2, [r7, #28]
 80022d6:	f002 0203 	and.w	r2, r2, #3
 80022da:	0092      	lsls	r2, r2, #2
 80022dc:	4093      	lsls	r3, r2
 80022de:	69ba      	ldr	r2, [r7, #24]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022e4:	4935      	ldr	r1, [pc, #212]	; (80023bc <HAL_GPIO_Init+0x2ec>)
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	089b      	lsrs	r3, r3, #2
 80022ea:	3302      	adds	r3, #2
 80022ec:	69ba      	ldr	r2, [r7, #24]
 80022ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022f2:	4b38      	ldr	r3, [pc, #224]	; (80023d4 <HAL_GPIO_Init+0x304>)
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	43db      	mvns	r3, r3
 80022fc:	69ba      	ldr	r2, [r7, #24]
 80022fe:	4013      	ands	r3, r2
 8002300:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d003      	beq.n	8002316 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800230e:	69ba      	ldr	r2, [r7, #24]
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	4313      	orrs	r3, r2
 8002314:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002316:	4a2f      	ldr	r2, [pc, #188]	; (80023d4 <HAL_GPIO_Init+0x304>)
 8002318:	69bb      	ldr	r3, [r7, #24]
 800231a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800231c:	4b2d      	ldr	r3, [pc, #180]	; (80023d4 <HAL_GPIO_Init+0x304>)
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	43db      	mvns	r3, r3
 8002326:	69ba      	ldr	r2, [r7, #24]
 8002328:	4013      	ands	r3, r2
 800232a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002334:	2b00      	cmp	r3, #0
 8002336:	d003      	beq.n	8002340 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002338:	69ba      	ldr	r2, [r7, #24]
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	4313      	orrs	r3, r2
 800233e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002340:	4a24      	ldr	r2, [pc, #144]	; (80023d4 <HAL_GPIO_Init+0x304>)
 8002342:	69bb      	ldr	r3, [r7, #24]
 8002344:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002346:	4b23      	ldr	r3, [pc, #140]	; (80023d4 <HAL_GPIO_Init+0x304>)
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	43db      	mvns	r3, r3
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	4013      	ands	r3, r2
 8002354:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d003      	beq.n	800236a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002362:	69ba      	ldr	r2, [r7, #24]
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	4313      	orrs	r3, r2
 8002368:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800236a:	4a1a      	ldr	r2, [pc, #104]	; (80023d4 <HAL_GPIO_Init+0x304>)
 800236c:	69bb      	ldr	r3, [r7, #24]
 800236e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002370:	4b18      	ldr	r3, [pc, #96]	; (80023d4 <HAL_GPIO_Init+0x304>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	43db      	mvns	r3, r3
 800237a:	69ba      	ldr	r2, [r7, #24]
 800237c:	4013      	ands	r3, r2
 800237e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002388:	2b00      	cmp	r3, #0
 800238a:	d003      	beq.n	8002394 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800238c:	69ba      	ldr	r2, [r7, #24]
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	4313      	orrs	r3, r2
 8002392:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002394:	4a0f      	ldr	r2, [pc, #60]	; (80023d4 <HAL_GPIO_Init+0x304>)
 8002396:	69bb      	ldr	r3, [r7, #24]
 8002398:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800239a:	69fb      	ldr	r3, [r7, #28]
 800239c:	3301      	adds	r3, #1
 800239e:	61fb      	str	r3, [r7, #28]
 80023a0:	69fb      	ldr	r3, [r7, #28]
 80023a2:	2b0f      	cmp	r3, #15
 80023a4:	f67f aea2 	bls.w	80020ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023a8:	bf00      	nop
 80023aa:	bf00      	nop
 80023ac:	3724      	adds	r7, #36	; 0x24
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop
 80023b8:	40023800 	.word	0x40023800
 80023bc:	40013800 	.word	0x40013800
 80023c0:	40020000 	.word	0x40020000
 80023c4:	40020400 	.word	0x40020400
 80023c8:	40020800 	.word	0x40020800
 80023cc:	40020c00 	.word	0x40020c00
 80023d0:	40021000 	.word	0x40021000
 80023d4:	40013c00 	.word	0x40013c00

080023d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80023d8:	b480      	push	{r7}
 80023da:	b085      	sub	sp, #20
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
 80023e0:	460b      	mov	r3, r1
 80023e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	691a      	ldr	r2, [r3, #16]
 80023e8:	887b      	ldrh	r3, [r7, #2]
 80023ea:	4013      	ands	r3, r2
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d002      	beq.n	80023f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80023f0:	2301      	movs	r3, #1
 80023f2:	73fb      	strb	r3, [r7, #15]
 80023f4:	e001      	b.n	80023fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80023f6:	2300      	movs	r3, #0
 80023f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80023fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3714      	adds	r7, #20
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr

08002408 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	460b      	mov	r3, r1
 8002412:	807b      	strh	r3, [r7, #2]
 8002414:	4613      	mov	r3, r2
 8002416:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002418:	787b      	ldrb	r3, [r7, #1]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d003      	beq.n	8002426 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800241e:	887a      	ldrh	r2, [r7, #2]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002424:	e003      	b.n	800242e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002426:	887b      	ldrh	r3, [r7, #2]
 8002428:	041a      	lsls	r2, r3, #16
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	619a      	str	r2, [r3, #24]
}
 800242e:	bf00      	nop
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
	...

0800243c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b086      	sub	sp, #24
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d101      	bne.n	800244e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e267      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 0301 	and.w	r3, r3, #1
 8002456:	2b00      	cmp	r3, #0
 8002458:	d075      	beq.n	8002546 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800245a:	4b88      	ldr	r3, [pc, #544]	; (800267c <HAL_RCC_OscConfig+0x240>)
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	f003 030c 	and.w	r3, r3, #12
 8002462:	2b04      	cmp	r3, #4
 8002464:	d00c      	beq.n	8002480 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002466:	4b85      	ldr	r3, [pc, #532]	; (800267c <HAL_RCC_OscConfig+0x240>)
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800246e:	2b08      	cmp	r3, #8
 8002470:	d112      	bne.n	8002498 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002472:	4b82      	ldr	r3, [pc, #520]	; (800267c <HAL_RCC_OscConfig+0x240>)
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800247a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800247e:	d10b      	bne.n	8002498 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002480:	4b7e      	ldr	r3, [pc, #504]	; (800267c <HAL_RCC_OscConfig+0x240>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002488:	2b00      	cmp	r3, #0
 800248a:	d05b      	beq.n	8002544 <HAL_RCC_OscConfig+0x108>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d157      	bne.n	8002544 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	e242      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024a0:	d106      	bne.n	80024b0 <HAL_RCC_OscConfig+0x74>
 80024a2:	4b76      	ldr	r3, [pc, #472]	; (800267c <HAL_RCC_OscConfig+0x240>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a75      	ldr	r2, [pc, #468]	; (800267c <HAL_RCC_OscConfig+0x240>)
 80024a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024ac:	6013      	str	r3, [r2, #0]
 80024ae:	e01d      	b.n	80024ec <HAL_RCC_OscConfig+0xb0>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024b8:	d10c      	bne.n	80024d4 <HAL_RCC_OscConfig+0x98>
 80024ba:	4b70      	ldr	r3, [pc, #448]	; (800267c <HAL_RCC_OscConfig+0x240>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a6f      	ldr	r2, [pc, #444]	; (800267c <HAL_RCC_OscConfig+0x240>)
 80024c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024c4:	6013      	str	r3, [r2, #0]
 80024c6:	4b6d      	ldr	r3, [pc, #436]	; (800267c <HAL_RCC_OscConfig+0x240>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a6c      	ldr	r2, [pc, #432]	; (800267c <HAL_RCC_OscConfig+0x240>)
 80024cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024d0:	6013      	str	r3, [r2, #0]
 80024d2:	e00b      	b.n	80024ec <HAL_RCC_OscConfig+0xb0>
 80024d4:	4b69      	ldr	r3, [pc, #420]	; (800267c <HAL_RCC_OscConfig+0x240>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a68      	ldr	r2, [pc, #416]	; (800267c <HAL_RCC_OscConfig+0x240>)
 80024da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024de:	6013      	str	r3, [r2, #0]
 80024e0:	4b66      	ldr	r3, [pc, #408]	; (800267c <HAL_RCC_OscConfig+0x240>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a65      	ldr	r2, [pc, #404]	; (800267c <HAL_RCC_OscConfig+0x240>)
 80024e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d013      	beq.n	800251c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024f4:	f7ff fc18 	bl	8001d28 <HAL_GetTick>
 80024f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024fa:	e008      	b.n	800250e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024fc:	f7ff fc14 	bl	8001d28 <HAL_GetTick>
 8002500:	4602      	mov	r2, r0
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	2b64      	cmp	r3, #100	; 0x64
 8002508:	d901      	bls.n	800250e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e207      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800250e:	4b5b      	ldr	r3, [pc, #364]	; (800267c <HAL_RCC_OscConfig+0x240>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002516:	2b00      	cmp	r3, #0
 8002518:	d0f0      	beq.n	80024fc <HAL_RCC_OscConfig+0xc0>
 800251a:	e014      	b.n	8002546 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800251c:	f7ff fc04 	bl	8001d28 <HAL_GetTick>
 8002520:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002522:	e008      	b.n	8002536 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002524:	f7ff fc00 	bl	8001d28 <HAL_GetTick>
 8002528:	4602      	mov	r2, r0
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	2b64      	cmp	r3, #100	; 0x64
 8002530:	d901      	bls.n	8002536 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002532:	2303      	movs	r3, #3
 8002534:	e1f3      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002536:	4b51      	ldr	r3, [pc, #324]	; (800267c <HAL_RCC_OscConfig+0x240>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d1f0      	bne.n	8002524 <HAL_RCC_OscConfig+0xe8>
 8002542:	e000      	b.n	8002546 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002544:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	2b00      	cmp	r3, #0
 8002550:	d063      	beq.n	800261a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002552:	4b4a      	ldr	r3, [pc, #296]	; (800267c <HAL_RCC_OscConfig+0x240>)
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	f003 030c 	and.w	r3, r3, #12
 800255a:	2b00      	cmp	r3, #0
 800255c:	d00b      	beq.n	8002576 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800255e:	4b47      	ldr	r3, [pc, #284]	; (800267c <HAL_RCC_OscConfig+0x240>)
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002566:	2b08      	cmp	r3, #8
 8002568:	d11c      	bne.n	80025a4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800256a:	4b44      	ldr	r3, [pc, #272]	; (800267c <HAL_RCC_OscConfig+0x240>)
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d116      	bne.n	80025a4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002576:	4b41      	ldr	r3, [pc, #260]	; (800267c <HAL_RCC_OscConfig+0x240>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0302 	and.w	r3, r3, #2
 800257e:	2b00      	cmp	r3, #0
 8002580:	d005      	beq.n	800258e <HAL_RCC_OscConfig+0x152>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d001      	beq.n	800258e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e1c7      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800258e:	4b3b      	ldr	r3, [pc, #236]	; (800267c <HAL_RCC_OscConfig+0x240>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	691b      	ldr	r3, [r3, #16]
 800259a:	00db      	lsls	r3, r3, #3
 800259c:	4937      	ldr	r1, [pc, #220]	; (800267c <HAL_RCC_OscConfig+0x240>)
 800259e:	4313      	orrs	r3, r2
 80025a0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025a2:	e03a      	b.n	800261a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d020      	beq.n	80025ee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025ac:	4b34      	ldr	r3, [pc, #208]	; (8002680 <HAL_RCC_OscConfig+0x244>)
 80025ae:	2201      	movs	r2, #1
 80025b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025b2:	f7ff fbb9 	bl	8001d28 <HAL_GetTick>
 80025b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025b8:	e008      	b.n	80025cc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025ba:	f7ff fbb5 	bl	8001d28 <HAL_GetTick>
 80025be:	4602      	mov	r2, r0
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	1ad3      	subs	r3, r2, r3
 80025c4:	2b02      	cmp	r3, #2
 80025c6:	d901      	bls.n	80025cc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80025c8:	2303      	movs	r3, #3
 80025ca:	e1a8      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025cc:	4b2b      	ldr	r3, [pc, #172]	; (800267c <HAL_RCC_OscConfig+0x240>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0302 	and.w	r3, r3, #2
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d0f0      	beq.n	80025ba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025d8:	4b28      	ldr	r3, [pc, #160]	; (800267c <HAL_RCC_OscConfig+0x240>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	691b      	ldr	r3, [r3, #16]
 80025e4:	00db      	lsls	r3, r3, #3
 80025e6:	4925      	ldr	r1, [pc, #148]	; (800267c <HAL_RCC_OscConfig+0x240>)
 80025e8:	4313      	orrs	r3, r2
 80025ea:	600b      	str	r3, [r1, #0]
 80025ec:	e015      	b.n	800261a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025ee:	4b24      	ldr	r3, [pc, #144]	; (8002680 <HAL_RCC_OscConfig+0x244>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025f4:	f7ff fb98 	bl	8001d28 <HAL_GetTick>
 80025f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025fa:	e008      	b.n	800260e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025fc:	f7ff fb94 	bl	8001d28 <HAL_GetTick>
 8002600:	4602      	mov	r2, r0
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	2b02      	cmp	r3, #2
 8002608:	d901      	bls.n	800260e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e187      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800260e:	4b1b      	ldr	r3, [pc, #108]	; (800267c <HAL_RCC_OscConfig+0x240>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0302 	and.w	r3, r3, #2
 8002616:	2b00      	cmp	r3, #0
 8002618:	d1f0      	bne.n	80025fc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f003 0308 	and.w	r3, r3, #8
 8002622:	2b00      	cmp	r3, #0
 8002624:	d036      	beq.n	8002694 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	695b      	ldr	r3, [r3, #20]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d016      	beq.n	800265c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800262e:	4b15      	ldr	r3, [pc, #84]	; (8002684 <HAL_RCC_OscConfig+0x248>)
 8002630:	2201      	movs	r2, #1
 8002632:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002634:	f7ff fb78 	bl	8001d28 <HAL_GetTick>
 8002638:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800263a:	e008      	b.n	800264e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800263c:	f7ff fb74 	bl	8001d28 <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	2b02      	cmp	r3, #2
 8002648:	d901      	bls.n	800264e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e167      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800264e:	4b0b      	ldr	r3, [pc, #44]	; (800267c <HAL_RCC_OscConfig+0x240>)
 8002650:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002652:	f003 0302 	and.w	r3, r3, #2
 8002656:	2b00      	cmp	r3, #0
 8002658:	d0f0      	beq.n	800263c <HAL_RCC_OscConfig+0x200>
 800265a:	e01b      	b.n	8002694 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800265c:	4b09      	ldr	r3, [pc, #36]	; (8002684 <HAL_RCC_OscConfig+0x248>)
 800265e:	2200      	movs	r2, #0
 8002660:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002662:	f7ff fb61 	bl	8001d28 <HAL_GetTick>
 8002666:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002668:	e00e      	b.n	8002688 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800266a:	f7ff fb5d 	bl	8001d28 <HAL_GetTick>
 800266e:	4602      	mov	r2, r0
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	1ad3      	subs	r3, r2, r3
 8002674:	2b02      	cmp	r3, #2
 8002676:	d907      	bls.n	8002688 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002678:	2303      	movs	r3, #3
 800267a:	e150      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
 800267c:	40023800 	.word	0x40023800
 8002680:	42470000 	.word	0x42470000
 8002684:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002688:	4b88      	ldr	r3, [pc, #544]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 800268a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800268c:	f003 0302 	and.w	r3, r3, #2
 8002690:	2b00      	cmp	r3, #0
 8002692:	d1ea      	bne.n	800266a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0304 	and.w	r3, r3, #4
 800269c:	2b00      	cmp	r3, #0
 800269e:	f000 8097 	beq.w	80027d0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026a2:	2300      	movs	r3, #0
 80026a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026a6:	4b81      	ldr	r3, [pc, #516]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 80026a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d10f      	bne.n	80026d2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026b2:	2300      	movs	r3, #0
 80026b4:	60bb      	str	r3, [r7, #8]
 80026b6:	4b7d      	ldr	r3, [pc, #500]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 80026b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ba:	4a7c      	ldr	r2, [pc, #496]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 80026bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026c0:	6413      	str	r3, [r2, #64]	; 0x40
 80026c2:	4b7a      	ldr	r3, [pc, #488]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 80026c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026ca:	60bb      	str	r3, [r7, #8]
 80026cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026ce:	2301      	movs	r3, #1
 80026d0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026d2:	4b77      	ldr	r3, [pc, #476]	; (80028b0 <HAL_RCC_OscConfig+0x474>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d118      	bne.n	8002710 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026de:	4b74      	ldr	r3, [pc, #464]	; (80028b0 <HAL_RCC_OscConfig+0x474>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a73      	ldr	r2, [pc, #460]	; (80028b0 <HAL_RCC_OscConfig+0x474>)
 80026e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026ea:	f7ff fb1d 	bl	8001d28 <HAL_GetTick>
 80026ee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026f0:	e008      	b.n	8002704 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026f2:	f7ff fb19 	bl	8001d28 <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	2b02      	cmp	r3, #2
 80026fe:	d901      	bls.n	8002704 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002700:	2303      	movs	r3, #3
 8002702:	e10c      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002704:	4b6a      	ldr	r3, [pc, #424]	; (80028b0 <HAL_RCC_OscConfig+0x474>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800270c:	2b00      	cmp	r3, #0
 800270e:	d0f0      	beq.n	80026f2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	2b01      	cmp	r3, #1
 8002716:	d106      	bne.n	8002726 <HAL_RCC_OscConfig+0x2ea>
 8002718:	4b64      	ldr	r3, [pc, #400]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 800271a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800271c:	4a63      	ldr	r2, [pc, #396]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 800271e:	f043 0301 	orr.w	r3, r3, #1
 8002722:	6713      	str	r3, [r2, #112]	; 0x70
 8002724:	e01c      	b.n	8002760 <HAL_RCC_OscConfig+0x324>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	2b05      	cmp	r3, #5
 800272c:	d10c      	bne.n	8002748 <HAL_RCC_OscConfig+0x30c>
 800272e:	4b5f      	ldr	r3, [pc, #380]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 8002730:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002732:	4a5e      	ldr	r2, [pc, #376]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 8002734:	f043 0304 	orr.w	r3, r3, #4
 8002738:	6713      	str	r3, [r2, #112]	; 0x70
 800273a:	4b5c      	ldr	r3, [pc, #368]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 800273c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800273e:	4a5b      	ldr	r2, [pc, #364]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 8002740:	f043 0301 	orr.w	r3, r3, #1
 8002744:	6713      	str	r3, [r2, #112]	; 0x70
 8002746:	e00b      	b.n	8002760 <HAL_RCC_OscConfig+0x324>
 8002748:	4b58      	ldr	r3, [pc, #352]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 800274a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800274c:	4a57      	ldr	r2, [pc, #348]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 800274e:	f023 0301 	bic.w	r3, r3, #1
 8002752:	6713      	str	r3, [r2, #112]	; 0x70
 8002754:	4b55      	ldr	r3, [pc, #340]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 8002756:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002758:	4a54      	ldr	r2, [pc, #336]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 800275a:	f023 0304 	bic.w	r3, r3, #4
 800275e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d015      	beq.n	8002794 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002768:	f7ff fade 	bl	8001d28 <HAL_GetTick>
 800276c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800276e:	e00a      	b.n	8002786 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002770:	f7ff fada 	bl	8001d28 <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	f241 3288 	movw	r2, #5000	; 0x1388
 800277e:	4293      	cmp	r3, r2
 8002780:	d901      	bls.n	8002786 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002782:	2303      	movs	r3, #3
 8002784:	e0cb      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002786:	4b49      	ldr	r3, [pc, #292]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 8002788:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b00      	cmp	r3, #0
 8002790:	d0ee      	beq.n	8002770 <HAL_RCC_OscConfig+0x334>
 8002792:	e014      	b.n	80027be <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002794:	f7ff fac8 	bl	8001d28 <HAL_GetTick>
 8002798:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800279a:	e00a      	b.n	80027b2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800279c:	f7ff fac4 	bl	8001d28 <HAL_GetTick>
 80027a0:	4602      	mov	r2, r0
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d901      	bls.n	80027b2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e0b5      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027b2:	4b3e      	ldr	r3, [pc, #248]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 80027b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027b6:	f003 0302 	and.w	r3, r3, #2
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d1ee      	bne.n	800279c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80027be:	7dfb      	ldrb	r3, [r7, #23]
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d105      	bne.n	80027d0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027c4:	4b39      	ldr	r3, [pc, #228]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 80027c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c8:	4a38      	ldr	r2, [pc, #224]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 80027ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027ce:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	699b      	ldr	r3, [r3, #24]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	f000 80a1 	beq.w	800291c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80027da:	4b34      	ldr	r3, [pc, #208]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	f003 030c 	and.w	r3, r3, #12
 80027e2:	2b08      	cmp	r3, #8
 80027e4:	d05c      	beq.n	80028a0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	699b      	ldr	r3, [r3, #24]
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d141      	bne.n	8002872 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027ee:	4b31      	ldr	r3, [pc, #196]	; (80028b4 <HAL_RCC_OscConfig+0x478>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027f4:	f7ff fa98 	bl	8001d28 <HAL_GetTick>
 80027f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027fa:	e008      	b.n	800280e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027fc:	f7ff fa94 	bl	8001d28 <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	2b02      	cmp	r3, #2
 8002808:	d901      	bls.n	800280e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800280a:	2303      	movs	r3, #3
 800280c:	e087      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800280e:	4b27      	ldr	r3, [pc, #156]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d1f0      	bne.n	80027fc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	69da      	ldr	r2, [r3, #28]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a1b      	ldr	r3, [r3, #32]
 8002822:	431a      	orrs	r2, r3
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002828:	019b      	lsls	r3, r3, #6
 800282a:	431a      	orrs	r2, r3
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002830:	085b      	lsrs	r3, r3, #1
 8002832:	3b01      	subs	r3, #1
 8002834:	041b      	lsls	r3, r3, #16
 8002836:	431a      	orrs	r2, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800283c:	061b      	lsls	r3, r3, #24
 800283e:	491b      	ldr	r1, [pc, #108]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 8002840:	4313      	orrs	r3, r2
 8002842:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002844:	4b1b      	ldr	r3, [pc, #108]	; (80028b4 <HAL_RCC_OscConfig+0x478>)
 8002846:	2201      	movs	r2, #1
 8002848:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800284a:	f7ff fa6d 	bl	8001d28 <HAL_GetTick>
 800284e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002850:	e008      	b.n	8002864 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002852:	f7ff fa69 	bl	8001d28 <HAL_GetTick>
 8002856:	4602      	mov	r2, r0
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	1ad3      	subs	r3, r2, r3
 800285c:	2b02      	cmp	r3, #2
 800285e:	d901      	bls.n	8002864 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002860:	2303      	movs	r3, #3
 8002862:	e05c      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002864:	4b11      	ldr	r3, [pc, #68]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d0f0      	beq.n	8002852 <HAL_RCC_OscConfig+0x416>
 8002870:	e054      	b.n	800291c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002872:	4b10      	ldr	r3, [pc, #64]	; (80028b4 <HAL_RCC_OscConfig+0x478>)
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002878:	f7ff fa56 	bl	8001d28 <HAL_GetTick>
 800287c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800287e:	e008      	b.n	8002892 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002880:	f7ff fa52 	bl	8001d28 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	2b02      	cmp	r3, #2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e045      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002892:	4b06      	ldr	r3, [pc, #24]	; (80028ac <HAL_RCC_OscConfig+0x470>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1f0      	bne.n	8002880 <HAL_RCC_OscConfig+0x444>
 800289e:	e03d      	b.n	800291c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	699b      	ldr	r3, [r3, #24]
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d107      	bne.n	80028b8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e038      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
 80028ac:	40023800 	.word	0x40023800
 80028b0:	40007000 	.word	0x40007000
 80028b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80028b8:	4b1b      	ldr	r3, [pc, #108]	; (8002928 <HAL_RCC_OscConfig+0x4ec>)
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	699b      	ldr	r3, [r3, #24]
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d028      	beq.n	8002918 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d121      	bne.n	8002918 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028de:	429a      	cmp	r2, r3
 80028e0:	d11a      	bne.n	8002918 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028e2:	68fa      	ldr	r2, [r7, #12]
 80028e4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80028e8:	4013      	ands	r3, r2
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80028ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d111      	bne.n	8002918 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028fe:	085b      	lsrs	r3, r3, #1
 8002900:	3b01      	subs	r3, #1
 8002902:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002904:	429a      	cmp	r2, r3
 8002906:	d107      	bne.n	8002918 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002912:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002914:	429a      	cmp	r2, r3
 8002916:	d001      	beq.n	800291c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e000      	b.n	800291e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800291c:	2300      	movs	r3, #0
}
 800291e:	4618      	mov	r0, r3
 8002920:	3718      	adds	r7, #24
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	40023800 	.word	0x40023800

0800292c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b084      	sub	sp, #16
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
 8002934:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d101      	bne.n	8002940 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e0cc      	b.n	8002ada <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002940:	4b68      	ldr	r3, [pc, #416]	; (8002ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 0307 	and.w	r3, r3, #7
 8002948:	683a      	ldr	r2, [r7, #0]
 800294a:	429a      	cmp	r2, r3
 800294c:	d90c      	bls.n	8002968 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800294e:	4b65      	ldr	r3, [pc, #404]	; (8002ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8002950:	683a      	ldr	r2, [r7, #0]
 8002952:	b2d2      	uxtb	r2, r2
 8002954:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002956:	4b63      	ldr	r3, [pc, #396]	; (8002ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 0307 	and.w	r3, r3, #7
 800295e:	683a      	ldr	r2, [r7, #0]
 8002960:	429a      	cmp	r2, r3
 8002962:	d001      	beq.n	8002968 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	e0b8      	b.n	8002ada <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0302 	and.w	r3, r3, #2
 8002970:	2b00      	cmp	r3, #0
 8002972:	d020      	beq.n	80029b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0304 	and.w	r3, r3, #4
 800297c:	2b00      	cmp	r3, #0
 800297e:	d005      	beq.n	800298c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002980:	4b59      	ldr	r3, [pc, #356]	; (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	4a58      	ldr	r2, [pc, #352]	; (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8002986:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800298a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f003 0308 	and.w	r3, r3, #8
 8002994:	2b00      	cmp	r3, #0
 8002996:	d005      	beq.n	80029a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002998:	4b53      	ldr	r3, [pc, #332]	; (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	4a52      	ldr	r2, [pc, #328]	; (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 800299e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80029a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029a4:	4b50      	ldr	r3, [pc, #320]	; (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	494d      	ldr	r1, [pc, #308]	; (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80029b2:	4313      	orrs	r3, r2
 80029b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0301 	and.w	r3, r3, #1
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d044      	beq.n	8002a4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	d107      	bne.n	80029da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ca:	4b47      	ldr	r3, [pc, #284]	; (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d119      	bne.n	8002a0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e07f      	b.n	8002ada <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	2b02      	cmp	r3, #2
 80029e0:	d003      	beq.n	80029ea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029e6:	2b03      	cmp	r3, #3
 80029e8:	d107      	bne.n	80029fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029ea:	4b3f      	ldr	r3, [pc, #252]	; (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d109      	bne.n	8002a0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e06f      	b.n	8002ada <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029fa:	4b3b      	ldr	r3, [pc, #236]	; (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0302 	and.w	r3, r3, #2
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d101      	bne.n	8002a0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e067      	b.n	8002ada <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a0a:	4b37      	ldr	r3, [pc, #220]	; (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	f023 0203 	bic.w	r2, r3, #3
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	4934      	ldr	r1, [pc, #208]	; (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a1c:	f7ff f984 	bl	8001d28 <HAL_GetTick>
 8002a20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a22:	e00a      	b.n	8002a3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a24:	f7ff f980 	bl	8001d28 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d901      	bls.n	8002a3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e04f      	b.n	8002ada <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a3a:	4b2b      	ldr	r3, [pc, #172]	; (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	f003 020c 	and.w	r2, r3, #12
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d1eb      	bne.n	8002a24 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a4c:	4b25      	ldr	r3, [pc, #148]	; (8002ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0307 	and.w	r3, r3, #7
 8002a54:	683a      	ldr	r2, [r7, #0]
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d20c      	bcs.n	8002a74 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a5a:	4b22      	ldr	r3, [pc, #136]	; (8002ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a5c:	683a      	ldr	r2, [r7, #0]
 8002a5e:	b2d2      	uxtb	r2, r2
 8002a60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a62:	4b20      	ldr	r3, [pc, #128]	; (8002ae4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 0307 	and.w	r3, r3, #7
 8002a6a:	683a      	ldr	r2, [r7, #0]
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d001      	beq.n	8002a74 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	e032      	b.n	8002ada <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 0304 	and.w	r3, r3, #4
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d008      	beq.n	8002a92 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a80:	4b19      	ldr	r3, [pc, #100]	; (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	4916      	ldr	r1, [pc, #88]	; (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 0308 	and.w	r3, r3, #8
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d009      	beq.n	8002ab2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a9e:	4b12      	ldr	r3, [pc, #72]	; (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	691b      	ldr	r3, [r3, #16]
 8002aaa:	00db      	lsls	r3, r3, #3
 8002aac:	490e      	ldr	r1, [pc, #56]	; (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002ab2:	f000 f821 	bl	8002af8 <HAL_RCC_GetSysClockFreq>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	4b0b      	ldr	r3, [pc, #44]	; (8002ae8 <HAL_RCC_ClockConfig+0x1bc>)
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	091b      	lsrs	r3, r3, #4
 8002abe:	f003 030f 	and.w	r3, r3, #15
 8002ac2:	490a      	ldr	r1, [pc, #40]	; (8002aec <HAL_RCC_ClockConfig+0x1c0>)
 8002ac4:	5ccb      	ldrb	r3, [r1, r3]
 8002ac6:	fa22 f303 	lsr.w	r3, r2, r3
 8002aca:	4a09      	ldr	r2, [pc, #36]	; (8002af0 <HAL_RCC_ClockConfig+0x1c4>)
 8002acc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002ace:	4b09      	ldr	r3, [pc, #36]	; (8002af4 <HAL_RCC_ClockConfig+0x1c8>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7ff f8e4 	bl	8001ca0 <HAL_InitTick>

  return HAL_OK;
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	40023c00 	.word	0x40023c00
 8002ae8:	40023800 	.word	0x40023800
 8002aec:	08008bbc 	.word	0x08008bbc
 8002af0:	20000004 	.word	0x20000004
 8002af4:	20000008 	.word	0x20000008

08002af8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002af8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002afc:	b094      	sub	sp, #80	; 0x50
 8002afe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002b00:	2300      	movs	r3, #0
 8002b02:	647b      	str	r3, [r7, #68]	; 0x44
 8002b04:	2300      	movs	r3, #0
 8002b06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b08:	2300      	movs	r3, #0
 8002b0a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b10:	4b79      	ldr	r3, [pc, #484]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	f003 030c 	and.w	r3, r3, #12
 8002b18:	2b08      	cmp	r3, #8
 8002b1a:	d00d      	beq.n	8002b38 <HAL_RCC_GetSysClockFreq+0x40>
 8002b1c:	2b08      	cmp	r3, #8
 8002b1e:	f200 80e1 	bhi.w	8002ce4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d002      	beq.n	8002b2c <HAL_RCC_GetSysClockFreq+0x34>
 8002b26:	2b04      	cmp	r3, #4
 8002b28:	d003      	beq.n	8002b32 <HAL_RCC_GetSysClockFreq+0x3a>
 8002b2a:	e0db      	b.n	8002ce4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b2c:	4b73      	ldr	r3, [pc, #460]	; (8002cfc <HAL_RCC_GetSysClockFreq+0x204>)
 8002b2e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002b30:	e0db      	b.n	8002cea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b32:	4b73      	ldr	r3, [pc, #460]	; (8002d00 <HAL_RCC_GetSysClockFreq+0x208>)
 8002b34:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002b36:	e0d8      	b.n	8002cea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b38:	4b6f      	ldr	r3, [pc, #444]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b40:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b42:	4b6d      	ldr	r3, [pc, #436]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d063      	beq.n	8002c16 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b4e:	4b6a      	ldr	r3, [pc, #424]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	099b      	lsrs	r3, r3, #6
 8002b54:	2200      	movs	r2, #0
 8002b56:	63bb      	str	r3, [r7, #56]	; 0x38
 8002b58:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b60:	633b      	str	r3, [r7, #48]	; 0x30
 8002b62:	2300      	movs	r3, #0
 8002b64:	637b      	str	r3, [r7, #52]	; 0x34
 8002b66:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002b6a:	4622      	mov	r2, r4
 8002b6c:	462b      	mov	r3, r5
 8002b6e:	f04f 0000 	mov.w	r0, #0
 8002b72:	f04f 0100 	mov.w	r1, #0
 8002b76:	0159      	lsls	r1, r3, #5
 8002b78:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b7c:	0150      	lsls	r0, r2, #5
 8002b7e:	4602      	mov	r2, r0
 8002b80:	460b      	mov	r3, r1
 8002b82:	4621      	mov	r1, r4
 8002b84:	1a51      	subs	r1, r2, r1
 8002b86:	6139      	str	r1, [r7, #16]
 8002b88:	4629      	mov	r1, r5
 8002b8a:	eb63 0301 	sbc.w	r3, r3, r1
 8002b8e:	617b      	str	r3, [r7, #20]
 8002b90:	f04f 0200 	mov.w	r2, #0
 8002b94:	f04f 0300 	mov.w	r3, #0
 8002b98:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002b9c:	4659      	mov	r1, fp
 8002b9e:	018b      	lsls	r3, r1, #6
 8002ba0:	4651      	mov	r1, sl
 8002ba2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002ba6:	4651      	mov	r1, sl
 8002ba8:	018a      	lsls	r2, r1, #6
 8002baa:	4651      	mov	r1, sl
 8002bac:	ebb2 0801 	subs.w	r8, r2, r1
 8002bb0:	4659      	mov	r1, fp
 8002bb2:	eb63 0901 	sbc.w	r9, r3, r1
 8002bb6:	f04f 0200 	mov.w	r2, #0
 8002bba:	f04f 0300 	mov.w	r3, #0
 8002bbe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002bc2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002bc6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002bca:	4690      	mov	r8, r2
 8002bcc:	4699      	mov	r9, r3
 8002bce:	4623      	mov	r3, r4
 8002bd0:	eb18 0303 	adds.w	r3, r8, r3
 8002bd4:	60bb      	str	r3, [r7, #8]
 8002bd6:	462b      	mov	r3, r5
 8002bd8:	eb49 0303 	adc.w	r3, r9, r3
 8002bdc:	60fb      	str	r3, [r7, #12]
 8002bde:	f04f 0200 	mov.w	r2, #0
 8002be2:	f04f 0300 	mov.w	r3, #0
 8002be6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002bea:	4629      	mov	r1, r5
 8002bec:	024b      	lsls	r3, r1, #9
 8002bee:	4621      	mov	r1, r4
 8002bf0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002bf4:	4621      	mov	r1, r4
 8002bf6:	024a      	lsls	r2, r1, #9
 8002bf8:	4610      	mov	r0, r2
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002bfe:	2200      	movs	r2, #0
 8002c00:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c02:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002c04:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002c08:	f7fe f826 	bl	8000c58 <__aeabi_uldivmod>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	460b      	mov	r3, r1
 8002c10:	4613      	mov	r3, r2
 8002c12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c14:	e058      	b.n	8002cc8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c16:	4b38      	ldr	r3, [pc, #224]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	099b      	lsrs	r3, r3, #6
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	4618      	mov	r0, r3
 8002c20:	4611      	mov	r1, r2
 8002c22:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002c26:	623b      	str	r3, [r7, #32]
 8002c28:	2300      	movs	r3, #0
 8002c2a:	627b      	str	r3, [r7, #36]	; 0x24
 8002c2c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002c30:	4642      	mov	r2, r8
 8002c32:	464b      	mov	r3, r9
 8002c34:	f04f 0000 	mov.w	r0, #0
 8002c38:	f04f 0100 	mov.w	r1, #0
 8002c3c:	0159      	lsls	r1, r3, #5
 8002c3e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c42:	0150      	lsls	r0, r2, #5
 8002c44:	4602      	mov	r2, r0
 8002c46:	460b      	mov	r3, r1
 8002c48:	4641      	mov	r1, r8
 8002c4a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002c4e:	4649      	mov	r1, r9
 8002c50:	eb63 0b01 	sbc.w	fp, r3, r1
 8002c54:	f04f 0200 	mov.w	r2, #0
 8002c58:	f04f 0300 	mov.w	r3, #0
 8002c5c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002c60:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002c64:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002c68:	ebb2 040a 	subs.w	r4, r2, sl
 8002c6c:	eb63 050b 	sbc.w	r5, r3, fp
 8002c70:	f04f 0200 	mov.w	r2, #0
 8002c74:	f04f 0300 	mov.w	r3, #0
 8002c78:	00eb      	lsls	r3, r5, #3
 8002c7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c7e:	00e2      	lsls	r2, r4, #3
 8002c80:	4614      	mov	r4, r2
 8002c82:	461d      	mov	r5, r3
 8002c84:	4643      	mov	r3, r8
 8002c86:	18e3      	adds	r3, r4, r3
 8002c88:	603b      	str	r3, [r7, #0]
 8002c8a:	464b      	mov	r3, r9
 8002c8c:	eb45 0303 	adc.w	r3, r5, r3
 8002c90:	607b      	str	r3, [r7, #4]
 8002c92:	f04f 0200 	mov.w	r2, #0
 8002c96:	f04f 0300 	mov.w	r3, #0
 8002c9a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c9e:	4629      	mov	r1, r5
 8002ca0:	028b      	lsls	r3, r1, #10
 8002ca2:	4621      	mov	r1, r4
 8002ca4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ca8:	4621      	mov	r1, r4
 8002caa:	028a      	lsls	r2, r1, #10
 8002cac:	4610      	mov	r0, r2
 8002cae:	4619      	mov	r1, r3
 8002cb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	61bb      	str	r3, [r7, #24]
 8002cb6:	61fa      	str	r2, [r7, #28]
 8002cb8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002cbc:	f7fd ffcc 	bl	8000c58 <__aeabi_uldivmod>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	460b      	mov	r3, r1
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002cc8:	4b0b      	ldr	r3, [pc, #44]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	0c1b      	lsrs	r3, r3, #16
 8002cce:	f003 0303 	and.w	r3, r3, #3
 8002cd2:	3301      	adds	r3, #1
 8002cd4:	005b      	lsls	r3, r3, #1
 8002cd6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002cd8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002cda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ce0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002ce2:	e002      	b.n	8002cea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ce4:	4b05      	ldr	r3, [pc, #20]	; (8002cfc <HAL_RCC_GetSysClockFreq+0x204>)
 8002ce6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002ce8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002cea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3750      	adds	r7, #80	; 0x50
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002cf6:	bf00      	nop
 8002cf8:	40023800 	.word	0x40023800
 8002cfc:	00f42400 	.word	0x00f42400
 8002d00:	007a1200 	.word	0x007a1200

08002d04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d04:	b480      	push	{r7}
 8002d06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d08:	4b03      	ldr	r3, [pc, #12]	; (8002d18 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop
 8002d18:	20000004 	.word	0x20000004

08002d1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002d20:	f7ff fff0 	bl	8002d04 <HAL_RCC_GetHCLKFreq>
 8002d24:	4602      	mov	r2, r0
 8002d26:	4b05      	ldr	r3, [pc, #20]	; (8002d3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	0a9b      	lsrs	r3, r3, #10
 8002d2c:	f003 0307 	and.w	r3, r3, #7
 8002d30:	4903      	ldr	r1, [pc, #12]	; (8002d40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d32:	5ccb      	ldrb	r3, [r1, r3]
 8002d34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	40023800 	.word	0x40023800
 8002d40:	08008bcc 	.word	0x08008bcc

08002d44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002d48:	f7ff ffdc 	bl	8002d04 <HAL_RCC_GetHCLKFreq>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	4b05      	ldr	r3, [pc, #20]	; (8002d64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	0b5b      	lsrs	r3, r3, #13
 8002d54:	f003 0307 	and.w	r3, r3, #7
 8002d58:	4903      	ldr	r1, [pc, #12]	; (8002d68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d5a:	5ccb      	ldrb	r3, [r1, r3]
 8002d5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	40023800 	.word	0x40023800
 8002d68:	08008bcc 	.word	0x08008bcc

08002d6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b082      	sub	sp, #8
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d101      	bne.n	8002d7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e041      	b.n	8002e02 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d106      	bne.n	8002d98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f7fe fda4 	bl	80018e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2202      	movs	r2, #2
 8002d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	3304      	adds	r3, #4
 8002da8:	4619      	mov	r1, r3
 8002daa:	4610      	mov	r0, r2
 8002dac:	f000 f82e 	bl	8002e0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2201      	movs	r2, #1
 8002db4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2201      	movs	r2, #1
 8002dbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2201      	movs	r2, #1
 8002dcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2201      	movs	r2, #1
 8002de4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2201      	movs	r2, #1
 8002dec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2201      	movs	r2, #1
 8002df4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002e00:	2300      	movs	r3, #0
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
	...

08002e0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b085      	sub	sp, #20
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a34      	ldr	r2, [pc, #208]	; (8002ef0 <TIM_Base_SetConfig+0xe4>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d00f      	beq.n	8002e44 <TIM_Base_SetConfig+0x38>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e2a:	d00b      	beq.n	8002e44 <TIM_Base_SetConfig+0x38>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	4a31      	ldr	r2, [pc, #196]	; (8002ef4 <TIM_Base_SetConfig+0xe8>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d007      	beq.n	8002e44 <TIM_Base_SetConfig+0x38>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	4a30      	ldr	r2, [pc, #192]	; (8002ef8 <TIM_Base_SetConfig+0xec>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d003      	beq.n	8002e44 <TIM_Base_SetConfig+0x38>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	4a2f      	ldr	r2, [pc, #188]	; (8002efc <TIM_Base_SetConfig+0xf0>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d108      	bne.n	8002e56 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	68fa      	ldr	r2, [r7, #12]
 8002e52:	4313      	orrs	r3, r2
 8002e54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4a25      	ldr	r2, [pc, #148]	; (8002ef0 <TIM_Base_SetConfig+0xe4>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d01b      	beq.n	8002e96 <TIM_Base_SetConfig+0x8a>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e64:	d017      	beq.n	8002e96 <TIM_Base_SetConfig+0x8a>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4a22      	ldr	r2, [pc, #136]	; (8002ef4 <TIM_Base_SetConfig+0xe8>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d013      	beq.n	8002e96 <TIM_Base_SetConfig+0x8a>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4a21      	ldr	r2, [pc, #132]	; (8002ef8 <TIM_Base_SetConfig+0xec>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d00f      	beq.n	8002e96 <TIM_Base_SetConfig+0x8a>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4a20      	ldr	r2, [pc, #128]	; (8002efc <TIM_Base_SetConfig+0xf0>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d00b      	beq.n	8002e96 <TIM_Base_SetConfig+0x8a>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4a1f      	ldr	r2, [pc, #124]	; (8002f00 <TIM_Base_SetConfig+0xf4>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d007      	beq.n	8002e96 <TIM_Base_SetConfig+0x8a>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	4a1e      	ldr	r2, [pc, #120]	; (8002f04 <TIM_Base_SetConfig+0xf8>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d003      	beq.n	8002e96 <TIM_Base_SetConfig+0x8a>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4a1d      	ldr	r2, [pc, #116]	; (8002f08 <TIM_Base_SetConfig+0xfc>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d108      	bne.n	8002ea8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	68fa      	ldr	r2, [r7, #12]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	68fa      	ldr	r2, [r7, #12]
 8002eba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	689a      	ldr	r2, [r3, #8]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	4a08      	ldr	r2, [pc, #32]	; (8002ef0 <TIM_Base_SetConfig+0xe4>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d103      	bne.n	8002edc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	691a      	ldr	r2, [r3, #16]
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	615a      	str	r2, [r3, #20]
}
 8002ee2:	bf00      	nop
 8002ee4:	3714      	adds	r7, #20
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr
 8002eee:	bf00      	nop
 8002ef0:	40010000 	.word	0x40010000
 8002ef4:	40000400 	.word	0x40000400
 8002ef8:	40000800 	.word	0x40000800
 8002efc:	40000c00 	.word	0x40000c00
 8002f00:	40014000 	.word	0x40014000
 8002f04:	40014400 	.word	0x40014400
 8002f08:	40014800 	.word	0x40014800

08002f0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d101      	bne.n	8002f1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e03f      	b.n	8002f9e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d106      	bne.n	8002f38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f7fe fd0c 	bl	8001950 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2224      	movs	r2, #36	; 0x24
 8002f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	68da      	ldr	r2, [r3, #12]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	f000 fddf 	bl	8003b14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	691a      	ldr	r2, [r3, #16]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	695a      	ldr	r2, [r3, #20]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	68da      	ldr	r2, [r3, #12]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2220      	movs	r2, #32
 8002f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2220      	movs	r2, #32
 8002f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002f9c:	2300      	movs	r3, #0
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3708      	adds	r7, #8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}

08002fa6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fa6:	b580      	push	{r7, lr}
 8002fa8:	b08a      	sub	sp, #40	; 0x28
 8002faa:	af02      	add	r7, sp, #8
 8002fac:	60f8      	str	r0, [r7, #12]
 8002fae:	60b9      	str	r1, [r7, #8]
 8002fb0:	603b      	str	r3, [r7, #0]
 8002fb2:	4613      	mov	r3, r2
 8002fb4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	2b20      	cmp	r3, #32
 8002fc4:	d17c      	bne.n	80030c0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d002      	beq.n	8002fd2 <HAL_UART_Transmit+0x2c>
 8002fcc:	88fb      	ldrh	r3, [r7, #6]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d101      	bne.n	8002fd6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e075      	b.n	80030c2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	d101      	bne.n	8002fe4 <HAL_UART_Transmit+0x3e>
 8002fe0:	2302      	movs	r3, #2
 8002fe2:	e06e      	b.n	80030c2 <HAL_UART_Transmit+0x11c>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2221      	movs	r2, #33	; 0x21
 8002ff6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ffa:	f7fe fe95 	bl	8001d28 <HAL_GetTick>
 8002ffe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	88fa      	ldrh	r2, [r7, #6]
 8003004:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	88fa      	ldrh	r2, [r7, #6]
 800300a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003014:	d108      	bne.n	8003028 <HAL_UART_Transmit+0x82>
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	691b      	ldr	r3, [r3, #16]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d104      	bne.n	8003028 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800301e:	2300      	movs	r3, #0
 8003020:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	61bb      	str	r3, [r7, #24]
 8003026:	e003      	b.n	8003030 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800302c:	2300      	movs	r3, #0
 800302e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2200      	movs	r2, #0
 8003034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003038:	e02a      	b.n	8003090 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	9300      	str	r3, [sp, #0]
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	2200      	movs	r2, #0
 8003042:	2180      	movs	r1, #128	; 0x80
 8003044:	68f8      	ldr	r0, [r7, #12]
 8003046:	f000 fb1f 	bl	8003688 <UART_WaitOnFlagUntilTimeout>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d001      	beq.n	8003054 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003050:	2303      	movs	r3, #3
 8003052:	e036      	b.n	80030c2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d10b      	bne.n	8003072 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800305a:	69bb      	ldr	r3, [r7, #24]
 800305c:	881b      	ldrh	r3, [r3, #0]
 800305e:	461a      	mov	r2, r3
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003068:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800306a:	69bb      	ldr	r3, [r7, #24]
 800306c:	3302      	adds	r3, #2
 800306e:	61bb      	str	r3, [r7, #24]
 8003070:	e007      	b.n	8003082 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003072:	69fb      	ldr	r3, [r7, #28]
 8003074:	781a      	ldrb	r2, [r3, #0]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	3301      	adds	r3, #1
 8003080:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003086:	b29b      	uxth	r3, r3
 8003088:	3b01      	subs	r3, #1
 800308a:	b29a      	uxth	r2, r3
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003094:	b29b      	uxth	r3, r3
 8003096:	2b00      	cmp	r3, #0
 8003098:	d1cf      	bne.n	800303a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	9300      	str	r3, [sp, #0]
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	2200      	movs	r2, #0
 80030a2:	2140      	movs	r1, #64	; 0x40
 80030a4:	68f8      	ldr	r0, [r7, #12]
 80030a6:	f000 faef 	bl	8003688 <UART_WaitOnFlagUntilTimeout>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d001      	beq.n	80030b4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80030b0:	2303      	movs	r3, #3
 80030b2:	e006      	b.n	80030c2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2220      	movs	r2, #32
 80030b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80030bc:	2300      	movs	r3, #0
 80030be:	e000      	b.n	80030c2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80030c0:	2302      	movs	r3, #2
  }
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3720      	adds	r7, #32
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}

080030ca <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80030ca:	b580      	push	{r7, lr}
 80030cc:	b084      	sub	sp, #16
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	60f8      	str	r0, [r7, #12]
 80030d2:	60b9      	str	r1, [r7, #8]
 80030d4:	4613      	mov	r3, r2
 80030d6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	2b20      	cmp	r3, #32
 80030e2:	d11d      	bne.n	8003120 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d002      	beq.n	80030f0 <HAL_UART_Receive_IT+0x26>
 80030ea:	88fb      	ldrh	r3, [r7, #6]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d101      	bne.n	80030f4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e016      	b.n	8003122 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d101      	bne.n	8003102 <HAL_UART_Receive_IT+0x38>
 80030fe:	2302      	movs	r3, #2
 8003100:	e00f      	b.n	8003122 <HAL_UART_Receive_IT+0x58>
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2201      	movs	r2, #1
 8003106:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2200      	movs	r2, #0
 800310e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003110:	88fb      	ldrh	r3, [r7, #6]
 8003112:	461a      	mov	r2, r3
 8003114:	68b9      	ldr	r1, [r7, #8]
 8003116:	68f8      	ldr	r0, [r7, #12]
 8003118:	f000 fb24 	bl	8003764 <UART_Start_Receive_IT>
 800311c:	4603      	mov	r3, r0
 800311e:	e000      	b.n	8003122 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003120:	2302      	movs	r3, #2
  }
}
 8003122:	4618      	mov	r0, r3
 8003124:	3710      	adds	r7, #16
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
	...

0800312c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b0ba      	sub	sp, #232	; 0xe8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	695b      	ldr	r3, [r3, #20]
 800314e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003152:	2300      	movs	r3, #0
 8003154:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003158:	2300      	movs	r3, #0
 800315a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800315e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003162:	f003 030f 	and.w	r3, r3, #15
 8003166:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800316a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800316e:	2b00      	cmp	r3, #0
 8003170:	d10f      	bne.n	8003192 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003176:	f003 0320 	and.w	r3, r3, #32
 800317a:	2b00      	cmp	r3, #0
 800317c:	d009      	beq.n	8003192 <HAL_UART_IRQHandler+0x66>
 800317e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003182:	f003 0320 	and.w	r3, r3, #32
 8003186:	2b00      	cmp	r3, #0
 8003188:	d003      	beq.n	8003192 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	f000 fc07 	bl	800399e <UART_Receive_IT>
      return;
 8003190:	e256      	b.n	8003640 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003192:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003196:	2b00      	cmp	r3, #0
 8003198:	f000 80de 	beq.w	8003358 <HAL_UART_IRQHandler+0x22c>
 800319c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80031a0:	f003 0301 	and.w	r3, r3, #1
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d106      	bne.n	80031b6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80031a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80031ac:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	f000 80d1 	beq.w	8003358 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80031b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031ba:	f003 0301 	and.w	r3, r3, #1
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d00b      	beq.n	80031da <HAL_UART_IRQHandler+0xae>
 80031c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80031c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d005      	beq.n	80031da <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d2:	f043 0201 	orr.w	r2, r3, #1
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80031da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031de:	f003 0304 	and.w	r3, r3, #4
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d00b      	beq.n	80031fe <HAL_UART_IRQHandler+0xd2>
 80031e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80031ea:	f003 0301 	and.w	r3, r3, #1
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d005      	beq.n	80031fe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f6:	f043 0202 	orr.w	r2, r3, #2
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80031fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003202:	f003 0302 	and.w	r3, r3, #2
 8003206:	2b00      	cmp	r3, #0
 8003208:	d00b      	beq.n	8003222 <HAL_UART_IRQHandler+0xf6>
 800320a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800320e:	f003 0301 	and.w	r3, r3, #1
 8003212:	2b00      	cmp	r3, #0
 8003214:	d005      	beq.n	8003222 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800321a:	f043 0204 	orr.w	r2, r3, #4
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003222:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003226:	f003 0308 	and.w	r3, r3, #8
 800322a:	2b00      	cmp	r3, #0
 800322c:	d011      	beq.n	8003252 <HAL_UART_IRQHandler+0x126>
 800322e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003232:	f003 0320 	and.w	r3, r3, #32
 8003236:	2b00      	cmp	r3, #0
 8003238:	d105      	bne.n	8003246 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800323a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800323e:	f003 0301 	and.w	r3, r3, #1
 8003242:	2b00      	cmp	r3, #0
 8003244:	d005      	beq.n	8003252 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324a:	f043 0208 	orr.w	r2, r3, #8
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003256:	2b00      	cmp	r3, #0
 8003258:	f000 81ed 	beq.w	8003636 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800325c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003260:	f003 0320 	and.w	r3, r3, #32
 8003264:	2b00      	cmp	r3, #0
 8003266:	d008      	beq.n	800327a <HAL_UART_IRQHandler+0x14e>
 8003268:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800326c:	f003 0320 	and.w	r3, r3, #32
 8003270:	2b00      	cmp	r3, #0
 8003272:	d002      	beq.n	800327a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f000 fb92 	bl	800399e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	695b      	ldr	r3, [r3, #20]
 8003280:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003284:	2b40      	cmp	r3, #64	; 0x40
 8003286:	bf0c      	ite	eq
 8003288:	2301      	moveq	r3, #1
 800328a:	2300      	movne	r3, #0
 800328c:	b2db      	uxtb	r3, r3
 800328e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003296:	f003 0308 	and.w	r3, r3, #8
 800329a:	2b00      	cmp	r3, #0
 800329c:	d103      	bne.n	80032a6 <HAL_UART_IRQHandler+0x17a>
 800329e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d04f      	beq.n	8003346 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f000 fa9a 	bl	80037e0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	695b      	ldr	r3, [r3, #20]
 80032b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032b6:	2b40      	cmp	r3, #64	; 0x40
 80032b8:	d141      	bne.n	800333e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	3314      	adds	r3, #20
 80032c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80032c8:	e853 3f00 	ldrex	r3, [r3]
 80032cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80032d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80032d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80032d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	3314      	adds	r3, #20
 80032e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80032e6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80032ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80032f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80032f6:	e841 2300 	strex	r3, r2, [r1]
 80032fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80032fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d1d9      	bne.n	80032ba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800330a:	2b00      	cmp	r3, #0
 800330c:	d013      	beq.n	8003336 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003312:	4a7d      	ldr	r2, [pc, #500]	; (8003508 <HAL_UART_IRQHandler+0x3dc>)
 8003314:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800331a:	4618      	mov	r0, r3
 800331c:	f7fe feb5 	bl	800208a <HAL_DMA_Abort_IT>
 8003320:	4603      	mov	r3, r0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d016      	beq.n	8003354 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800332a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800332c:	687a      	ldr	r2, [r7, #4]
 800332e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003330:	4610      	mov	r0, r2
 8003332:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003334:	e00e      	b.n	8003354 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f000 f990 	bl	800365c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800333c:	e00a      	b.n	8003354 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f000 f98c 	bl	800365c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003344:	e006      	b.n	8003354 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f000 f988 	bl	800365c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003352:	e170      	b.n	8003636 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003354:	bf00      	nop
    return;
 8003356:	e16e      	b.n	8003636 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800335c:	2b01      	cmp	r3, #1
 800335e:	f040 814a 	bne.w	80035f6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003362:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003366:	f003 0310 	and.w	r3, r3, #16
 800336a:	2b00      	cmp	r3, #0
 800336c:	f000 8143 	beq.w	80035f6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003370:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003374:	f003 0310 	and.w	r3, r3, #16
 8003378:	2b00      	cmp	r3, #0
 800337a:	f000 813c 	beq.w	80035f6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800337e:	2300      	movs	r3, #0
 8003380:	60bb      	str	r3, [r7, #8]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	60bb      	str	r3, [r7, #8]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	60bb      	str	r3, [r7, #8]
 8003392:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	695b      	ldr	r3, [r3, #20]
 800339a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800339e:	2b40      	cmp	r3, #64	; 0x40
 80033a0:	f040 80b4 	bne.w	800350c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80033b0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	f000 8140 	beq.w	800363a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80033be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80033c2:	429a      	cmp	r2, r3
 80033c4:	f080 8139 	bcs.w	800363a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80033ce:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033d4:	69db      	ldr	r3, [r3, #28]
 80033d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033da:	f000 8088 	beq.w	80034ee <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	330c      	adds	r3, #12
 80033e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80033ec:	e853 3f00 	ldrex	r3, [r3]
 80033f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80033f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80033f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80033fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	330c      	adds	r3, #12
 8003406:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800340a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800340e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003412:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003416:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800341a:	e841 2300 	strex	r3, r2, [r1]
 800341e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003422:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003426:	2b00      	cmp	r3, #0
 8003428:	d1d9      	bne.n	80033de <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	3314      	adds	r3, #20
 8003430:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003432:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003434:	e853 3f00 	ldrex	r3, [r3]
 8003438:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800343a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800343c:	f023 0301 	bic.w	r3, r3, #1
 8003440:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	3314      	adds	r3, #20
 800344a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800344e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003452:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003454:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003456:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800345a:	e841 2300 	strex	r3, r2, [r1]
 800345e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003460:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003462:	2b00      	cmp	r3, #0
 8003464:	d1e1      	bne.n	800342a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	3314      	adds	r3, #20
 800346c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800346e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003470:	e853 3f00 	ldrex	r3, [r3]
 8003474:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003476:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003478:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800347c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	3314      	adds	r3, #20
 8003486:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800348a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800348c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800348e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003490:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003492:	e841 2300 	strex	r3, r2, [r1]
 8003496:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003498:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800349a:	2b00      	cmp	r3, #0
 800349c:	d1e3      	bne.n	8003466 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2220      	movs	r2, #32
 80034a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	330c      	adds	r3, #12
 80034b2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80034b6:	e853 3f00 	ldrex	r3, [r3]
 80034ba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80034bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034be:	f023 0310 	bic.w	r3, r3, #16
 80034c2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	330c      	adds	r3, #12
 80034cc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80034d0:	65ba      	str	r2, [r7, #88]	; 0x58
 80034d2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034d4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80034d6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80034d8:	e841 2300 	strex	r3, r2, [r1]
 80034dc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80034de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d1e3      	bne.n	80034ac <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034e8:	4618      	mov	r0, r3
 80034ea:	f7fe fd5e 	bl	8001faa <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	4619      	mov	r1, r3
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f000 f8b6 	bl	8003670 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003504:	e099      	b.n	800363a <HAL_UART_IRQHandler+0x50e>
 8003506:	bf00      	nop
 8003508:	080038a7 	.word	0x080038a7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003514:	b29b      	uxth	r3, r3
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003520:	b29b      	uxth	r3, r3
 8003522:	2b00      	cmp	r3, #0
 8003524:	f000 808b 	beq.w	800363e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003528:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800352c:	2b00      	cmp	r3, #0
 800352e:	f000 8086 	beq.w	800363e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	330c      	adds	r3, #12
 8003538:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800353a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800353c:	e853 3f00 	ldrex	r3, [r3]
 8003540:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003542:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003544:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003548:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	330c      	adds	r3, #12
 8003552:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003556:	647a      	str	r2, [r7, #68]	; 0x44
 8003558:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800355a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800355c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800355e:	e841 2300 	strex	r3, r2, [r1]
 8003562:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003564:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003566:	2b00      	cmp	r3, #0
 8003568:	d1e3      	bne.n	8003532 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	3314      	adds	r3, #20
 8003570:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003574:	e853 3f00 	ldrex	r3, [r3]
 8003578:	623b      	str	r3, [r7, #32]
   return(result);
 800357a:	6a3b      	ldr	r3, [r7, #32]
 800357c:	f023 0301 	bic.w	r3, r3, #1
 8003580:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	3314      	adds	r3, #20
 800358a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800358e:	633a      	str	r2, [r7, #48]	; 0x30
 8003590:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003592:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003594:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003596:	e841 2300 	strex	r3, r2, [r1]
 800359a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800359c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d1e3      	bne.n	800356a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2220      	movs	r2, #32
 80035a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	330c      	adds	r3, #12
 80035b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	e853 3f00 	ldrex	r3, [r3]
 80035be:	60fb      	str	r3, [r7, #12]
   return(result);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	f023 0310 	bic.w	r3, r3, #16
 80035c6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	330c      	adds	r3, #12
 80035d0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80035d4:	61fa      	str	r2, [r7, #28]
 80035d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035d8:	69b9      	ldr	r1, [r7, #24]
 80035da:	69fa      	ldr	r2, [r7, #28]
 80035dc:	e841 2300 	strex	r3, r2, [r1]
 80035e0:	617b      	str	r3, [r7, #20]
   return(result);
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d1e3      	bne.n	80035b0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80035e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80035ec:	4619      	mov	r1, r3
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f000 f83e 	bl	8003670 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80035f4:	e023      	b.n	800363e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80035f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d009      	beq.n	8003616 <HAL_UART_IRQHandler+0x4ea>
 8003602:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003606:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800360a:	2b00      	cmp	r3, #0
 800360c:	d003      	beq.n	8003616 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f000 f95d 	bl	80038ce <UART_Transmit_IT>
    return;
 8003614:	e014      	b.n	8003640 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003616:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800361a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800361e:	2b00      	cmp	r3, #0
 8003620:	d00e      	beq.n	8003640 <HAL_UART_IRQHandler+0x514>
 8003622:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003626:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800362a:	2b00      	cmp	r3, #0
 800362c:	d008      	beq.n	8003640 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	f000 f99d 	bl	800396e <UART_EndTransmit_IT>
    return;
 8003634:	e004      	b.n	8003640 <HAL_UART_IRQHandler+0x514>
    return;
 8003636:	bf00      	nop
 8003638:	e002      	b.n	8003640 <HAL_UART_IRQHandler+0x514>
      return;
 800363a:	bf00      	nop
 800363c:	e000      	b.n	8003640 <HAL_UART_IRQHandler+0x514>
      return;
 800363e:	bf00      	nop
  }
}
 8003640:	37e8      	adds	r7, #232	; 0xe8
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop

08003648 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003650:	bf00      	nop
 8003652:	370c      	adds	r7, #12
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr

0800365c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003664:	bf00      	nop
 8003666:	370c      	adds	r7, #12
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr

08003670 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	460b      	mov	r3, r1
 800367a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800367c:	bf00      	nop
 800367e:	370c      	adds	r7, #12
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b090      	sub	sp, #64	; 0x40
 800368c:	af00      	add	r7, sp, #0
 800368e:	60f8      	str	r0, [r7, #12]
 8003690:	60b9      	str	r1, [r7, #8]
 8003692:	603b      	str	r3, [r7, #0]
 8003694:	4613      	mov	r3, r2
 8003696:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003698:	e050      	b.n	800373c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800369a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800369c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036a0:	d04c      	beq.n	800373c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80036a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d007      	beq.n	80036b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80036a8:	f7fe fb3e 	bl	8001d28 <HAL_GetTick>
 80036ac:	4602      	mov	r2, r0
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d241      	bcs.n	800373c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	330c      	adds	r3, #12
 80036be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036c2:	e853 3f00 	ldrex	r3, [r3]
 80036c6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80036c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ca:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80036ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	330c      	adds	r3, #12
 80036d6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80036d8:	637a      	str	r2, [r7, #52]	; 0x34
 80036da:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036dc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80036de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80036e0:	e841 2300 	strex	r3, r2, [r1]
 80036e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80036e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d1e5      	bne.n	80036b8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	3314      	adds	r3, #20
 80036f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	e853 3f00 	ldrex	r3, [r3]
 80036fa:	613b      	str	r3, [r7, #16]
   return(result);
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	f023 0301 	bic.w	r3, r3, #1
 8003702:	63bb      	str	r3, [r7, #56]	; 0x38
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	3314      	adds	r3, #20
 800370a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800370c:	623a      	str	r2, [r7, #32]
 800370e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003710:	69f9      	ldr	r1, [r7, #28]
 8003712:	6a3a      	ldr	r2, [r7, #32]
 8003714:	e841 2300 	strex	r3, r2, [r1]
 8003718:	61bb      	str	r3, [r7, #24]
   return(result);
 800371a:	69bb      	ldr	r3, [r7, #24]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d1e5      	bne.n	80036ec <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2220      	movs	r2, #32
 8003724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2220      	movs	r2, #32
 800372c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2200      	movs	r2, #0
 8003734:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003738:	2303      	movs	r3, #3
 800373a:	e00f      	b.n	800375c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	68bb      	ldr	r3, [r7, #8]
 8003744:	4013      	ands	r3, r2
 8003746:	68ba      	ldr	r2, [r7, #8]
 8003748:	429a      	cmp	r2, r3
 800374a:	bf0c      	ite	eq
 800374c:	2301      	moveq	r3, #1
 800374e:	2300      	movne	r3, #0
 8003750:	b2db      	uxtb	r3, r3
 8003752:	461a      	mov	r2, r3
 8003754:	79fb      	ldrb	r3, [r7, #7]
 8003756:	429a      	cmp	r2, r3
 8003758:	d09f      	beq.n	800369a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800375a:	2300      	movs	r3, #0
}
 800375c:	4618      	mov	r0, r3
 800375e:	3740      	adds	r7, #64	; 0x40
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}

08003764 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003764:	b480      	push	{r7}
 8003766:	b085      	sub	sp, #20
 8003768:	af00      	add	r7, sp, #0
 800376a:	60f8      	str	r0, [r7, #12]
 800376c:	60b9      	str	r1, [r7, #8]
 800376e:	4613      	mov	r3, r2
 8003770:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	68ba      	ldr	r2, [r7, #8]
 8003776:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	88fa      	ldrh	r2, [r7, #6]
 800377c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	88fa      	ldrh	r2, [r7, #6]
 8003782:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2200      	movs	r2, #0
 8003788:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2222      	movs	r2, #34	; 0x22
 800378e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2200      	movs	r2, #0
 8003796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	691b      	ldr	r3, [r3, #16]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d007      	beq.n	80037b2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	68da      	ldr	r2, [r3, #12]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037b0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	695a      	ldr	r2, [r3, #20]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f042 0201 	orr.w	r2, r2, #1
 80037c0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	68da      	ldr	r2, [r3, #12]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f042 0220 	orr.w	r2, r2, #32
 80037d0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80037d2:	2300      	movs	r3, #0
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3714      	adds	r7, #20
 80037d8:	46bd      	mov	sp, r7
 80037da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037de:	4770      	bx	lr

080037e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b095      	sub	sp, #84	; 0x54
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	330c      	adds	r3, #12
 80037ee:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037f2:	e853 3f00 	ldrex	r3, [r3]
 80037f6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80037f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037fa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80037fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	330c      	adds	r3, #12
 8003806:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003808:	643a      	str	r2, [r7, #64]	; 0x40
 800380a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800380c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800380e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003810:	e841 2300 	strex	r3, r2, [r1]
 8003814:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003818:	2b00      	cmp	r3, #0
 800381a:	d1e5      	bne.n	80037e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	3314      	adds	r3, #20
 8003822:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003824:	6a3b      	ldr	r3, [r7, #32]
 8003826:	e853 3f00 	ldrex	r3, [r3]
 800382a:	61fb      	str	r3, [r7, #28]
   return(result);
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	f023 0301 	bic.w	r3, r3, #1
 8003832:	64bb      	str	r3, [r7, #72]	; 0x48
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	3314      	adds	r3, #20
 800383a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800383c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800383e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003840:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003842:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003844:	e841 2300 	strex	r3, r2, [r1]
 8003848:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800384a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800384c:	2b00      	cmp	r3, #0
 800384e:	d1e5      	bne.n	800381c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003854:	2b01      	cmp	r3, #1
 8003856:	d119      	bne.n	800388c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	330c      	adds	r3, #12
 800385e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	e853 3f00 	ldrex	r3, [r3]
 8003866:	60bb      	str	r3, [r7, #8]
   return(result);
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	f023 0310 	bic.w	r3, r3, #16
 800386e:	647b      	str	r3, [r7, #68]	; 0x44
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	330c      	adds	r3, #12
 8003876:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003878:	61ba      	str	r2, [r7, #24]
 800387a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800387c:	6979      	ldr	r1, [r7, #20]
 800387e:	69ba      	ldr	r2, [r7, #24]
 8003880:	e841 2300 	strex	r3, r2, [r1]
 8003884:	613b      	str	r3, [r7, #16]
   return(result);
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d1e5      	bne.n	8003858 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2220      	movs	r2, #32
 8003890:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2200      	movs	r2, #0
 8003898:	631a      	str	r2, [r3, #48]	; 0x30
}
 800389a:	bf00      	nop
 800389c:	3754      	adds	r7, #84	; 0x54
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr

080038a6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80038a6:	b580      	push	{r7, lr}
 80038a8:	b084      	sub	sp, #16
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038b2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2200      	movs	r2, #0
 80038b8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2200      	movs	r2, #0
 80038be:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80038c0:	68f8      	ldr	r0, [r7, #12]
 80038c2:	f7ff fecb 	bl	800365c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80038c6:	bf00      	nop
 80038c8:	3710      	adds	r7, #16
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}

080038ce <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80038ce:	b480      	push	{r7}
 80038d0:	b085      	sub	sp, #20
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	2b21      	cmp	r3, #33	; 0x21
 80038e0:	d13e      	bne.n	8003960 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038ea:	d114      	bne.n	8003916 <UART_Transmit_IT+0x48>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	691b      	ldr	r3, [r3, #16]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d110      	bne.n	8003916 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6a1b      	ldr	r3, [r3, #32]
 80038f8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	881b      	ldrh	r3, [r3, #0]
 80038fe:	461a      	mov	r2, r3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003908:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6a1b      	ldr	r3, [r3, #32]
 800390e:	1c9a      	adds	r2, r3, #2
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	621a      	str	r2, [r3, #32]
 8003914:	e008      	b.n	8003928 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6a1b      	ldr	r3, [r3, #32]
 800391a:	1c59      	adds	r1, r3, #1
 800391c:	687a      	ldr	r2, [r7, #4]
 800391e:	6211      	str	r1, [r2, #32]
 8003920:	781a      	ldrb	r2, [r3, #0]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800392c:	b29b      	uxth	r3, r3
 800392e:	3b01      	subs	r3, #1
 8003930:	b29b      	uxth	r3, r3
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	4619      	mov	r1, r3
 8003936:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003938:	2b00      	cmp	r3, #0
 800393a:	d10f      	bne.n	800395c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	68da      	ldr	r2, [r3, #12]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800394a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	68da      	ldr	r2, [r3, #12]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800395a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800395c:	2300      	movs	r3, #0
 800395e:	e000      	b.n	8003962 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003960:	2302      	movs	r3, #2
  }
}
 8003962:	4618      	mov	r0, r3
 8003964:	3714      	adds	r7, #20
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr

0800396e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800396e:	b580      	push	{r7, lr}
 8003970:	b082      	sub	sp, #8
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	68da      	ldr	r2, [r3, #12]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003984:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2220      	movs	r2, #32
 800398a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f7ff fe5a 	bl	8003648 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	3708      	adds	r7, #8
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}

0800399e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800399e:	b580      	push	{r7, lr}
 80039a0:	b08c      	sub	sp, #48	; 0x30
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	2b22      	cmp	r3, #34	; 0x22
 80039b0:	f040 80ab 	bne.w	8003b0a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039bc:	d117      	bne.n	80039ee <UART_Receive_IT+0x50>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	691b      	ldr	r3, [r3, #16]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d113      	bne.n	80039ee <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80039c6:	2300      	movs	r3, #0
 80039c8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039ce:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039dc:	b29a      	uxth	r2, r3
 80039de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039e0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039e6:	1c9a      	adds	r2, r3, #2
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	629a      	str	r2, [r3, #40]	; 0x28
 80039ec:	e026      	b.n	8003a3c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039f2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80039f4:	2300      	movs	r3, #0
 80039f6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a00:	d007      	beq.n	8003a12 <UART_Receive_IT+0x74>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d10a      	bne.n	8003a20 <UART_Receive_IT+0x82>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	691b      	ldr	r3, [r3, #16]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d106      	bne.n	8003a20 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	b2da      	uxtb	r2, r3
 8003a1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a1c:	701a      	strb	r2, [r3, #0]
 8003a1e:	e008      	b.n	8003a32 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a2c:	b2da      	uxtb	r2, r3
 8003a2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a30:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a36:	1c5a      	adds	r2, r3, #1
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	3b01      	subs	r3, #1
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	687a      	ldr	r2, [r7, #4]
 8003a48:	4619      	mov	r1, r3
 8003a4a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d15a      	bne.n	8003b06 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	68da      	ldr	r2, [r3, #12]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f022 0220 	bic.w	r2, r2, #32
 8003a5e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	68da      	ldr	r2, [r3, #12]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a6e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	695a      	ldr	r2, [r3, #20]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f022 0201 	bic.w	r2, r2, #1
 8003a7e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2220      	movs	r2, #32
 8003a84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d135      	bne.n	8003afc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2200      	movs	r2, #0
 8003a94:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	330c      	adds	r3, #12
 8003a9c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	e853 3f00 	ldrex	r3, [r3]
 8003aa4:	613b      	str	r3, [r7, #16]
   return(result);
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	f023 0310 	bic.w	r3, r3, #16
 8003aac:	627b      	str	r3, [r7, #36]	; 0x24
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	330c      	adds	r3, #12
 8003ab4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ab6:	623a      	str	r2, [r7, #32]
 8003ab8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aba:	69f9      	ldr	r1, [r7, #28]
 8003abc:	6a3a      	ldr	r2, [r7, #32]
 8003abe:	e841 2300 	strex	r3, r2, [r1]
 8003ac2:	61bb      	str	r3, [r7, #24]
   return(result);
 8003ac4:	69bb      	ldr	r3, [r7, #24]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d1e5      	bne.n	8003a96 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0310 	and.w	r3, r3, #16
 8003ad4:	2b10      	cmp	r3, #16
 8003ad6:	d10a      	bne.n	8003aee <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003ad8:	2300      	movs	r3, #0
 8003ada:	60fb      	str	r3, [r7, #12]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	60fb      	str	r3, [r7, #12]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	60fb      	str	r3, [r7, #12]
 8003aec:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003af2:	4619      	mov	r1, r3
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	f7ff fdbb 	bl	8003670 <HAL_UARTEx_RxEventCallback>
 8003afa:	e002      	b.n	8003b02 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	f7fd fe97 	bl	8001830 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003b02:	2300      	movs	r3, #0
 8003b04:	e002      	b.n	8003b0c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003b06:	2300      	movs	r3, #0
 8003b08:	e000      	b.n	8003b0c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003b0a:	2302      	movs	r3, #2
  }
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3730      	adds	r7, #48	; 0x30
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b18:	b0c0      	sub	sp, #256	; 0x100
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	691b      	ldr	r3, [r3, #16]
 8003b28:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b30:	68d9      	ldr	r1, [r3, #12]
 8003b32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	ea40 0301 	orr.w	r3, r0, r1
 8003b3c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003b3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b42:	689a      	ldr	r2, [r3, #8]
 8003b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	431a      	orrs	r2, r3
 8003b4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	431a      	orrs	r2, r3
 8003b54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b58:	69db      	ldr	r3, [r3, #28]
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003b6c:	f021 010c 	bic.w	r1, r1, #12
 8003b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003b7a:	430b      	orrs	r3, r1
 8003b7c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	695b      	ldr	r3, [r3, #20]
 8003b86:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003b8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b8e:	6999      	ldr	r1, [r3, #24]
 8003b90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b94:	681a      	ldr	r2, [r3, #0]
 8003b96:	ea40 0301 	orr.w	r3, r0, r1
 8003b9a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	4b8f      	ldr	r3, [pc, #572]	; (8003de0 <UART_SetConfig+0x2cc>)
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d005      	beq.n	8003bb4 <UART_SetConfig+0xa0>
 8003ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	4b8d      	ldr	r3, [pc, #564]	; (8003de4 <UART_SetConfig+0x2d0>)
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d104      	bne.n	8003bbe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003bb4:	f7ff f8c6 	bl	8002d44 <HAL_RCC_GetPCLK2Freq>
 8003bb8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003bbc:	e003      	b.n	8003bc6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003bbe:	f7ff f8ad 	bl	8002d1c <HAL_RCC_GetPCLK1Freq>
 8003bc2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003bc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bca:	69db      	ldr	r3, [r3, #28]
 8003bcc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bd0:	f040 810c 	bne.w	8003dec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003bd4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003bde:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003be2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003be6:	4622      	mov	r2, r4
 8003be8:	462b      	mov	r3, r5
 8003bea:	1891      	adds	r1, r2, r2
 8003bec:	65b9      	str	r1, [r7, #88]	; 0x58
 8003bee:	415b      	adcs	r3, r3
 8003bf0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003bf2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003bf6:	4621      	mov	r1, r4
 8003bf8:	eb12 0801 	adds.w	r8, r2, r1
 8003bfc:	4629      	mov	r1, r5
 8003bfe:	eb43 0901 	adc.w	r9, r3, r1
 8003c02:	f04f 0200 	mov.w	r2, #0
 8003c06:	f04f 0300 	mov.w	r3, #0
 8003c0a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c0e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c12:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c16:	4690      	mov	r8, r2
 8003c18:	4699      	mov	r9, r3
 8003c1a:	4623      	mov	r3, r4
 8003c1c:	eb18 0303 	adds.w	r3, r8, r3
 8003c20:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003c24:	462b      	mov	r3, r5
 8003c26:	eb49 0303 	adc.w	r3, r9, r3
 8003c2a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003c2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	2200      	movs	r2, #0
 8003c36:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003c3a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003c3e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003c42:	460b      	mov	r3, r1
 8003c44:	18db      	adds	r3, r3, r3
 8003c46:	653b      	str	r3, [r7, #80]	; 0x50
 8003c48:	4613      	mov	r3, r2
 8003c4a:	eb42 0303 	adc.w	r3, r2, r3
 8003c4e:	657b      	str	r3, [r7, #84]	; 0x54
 8003c50:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003c54:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003c58:	f7fc fffe 	bl	8000c58 <__aeabi_uldivmod>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	460b      	mov	r3, r1
 8003c60:	4b61      	ldr	r3, [pc, #388]	; (8003de8 <UART_SetConfig+0x2d4>)
 8003c62:	fba3 2302 	umull	r2, r3, r3, r2
 8003c66:	095b      	lsrs	r3, r3, #5
 8003c68:	011c      	lsls	r4, r3, #4
 8003c6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003c6e:	2200      	movs	r2, #0
 8003c70:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003c74:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003c78:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003c7c:	4642      	mov	r2, r8
 8003c7e:	464b      	mov	r3, r9
 8003c80:	1891      	adds	r1, r2, r2
 8003c82:	64b9      	str	r1, [r7, #72]	; 0x48
 8003c84:	415b      	adcs	r3, r3
 8003c86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c88:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003c8c:	4641      	mov	r1, r8
 8003c8e:	eb12 0a01 	adds.w	sl, r2, r1
 8003c92:	4649      	mov	r1, r9
 8003c94:	eb43 0b01 	adc.w	fp, r3, r1
 8003c98:	f04f 0200 	mov.w	r2, #0
 8003c9c:	f04f 0300 	mov.w	r3, #0
 8003ca0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003ca4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003ca8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003cac:	4692      	mov	sl, r2
 8003cae:	469b      	mov	fp, r3
 8003cb0:	4643      	mov	r3, r8
 8003cb2:	eb1a 0303 	adds.w	r3, sl, r3
 8003cb6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003cba:	464b      	mov	r3, r9
 8003cbc:	eb4b 0303 	adc.w	r3, fp, r3
 8003cc0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003cc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003cd0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003cd4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003cd8:	460b      	mov	r3, r1
 8003cda:	18db      	adds	r3, r3, r3
 8003cdc:	643b      	str	r3, [r7, #64]	; 0x40
 8003cde:	4613      	mov	r3, r2
 8003ce0:	eb42 0303 	adc.w	r3, r2, r3
 8003ce4:	647b      	str	r3, [r7, #68]	; 0x44
 8003ce6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003cea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003cee:	f7fc ffb3 	bl	8000c58 <__aeabi_uldivmod>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	460b      	mov	r3, r1
 8003cf6:	4611      	mov	r1, r2
 8003cf8:	4b3b      	ldr	r3, [pc, #236]	; (8003de8 <UART_SetConfig+0x2d4>)
 8003cfa:	fba3 2301 	umull	r2, r3, r3, r1
 8003cfe:	095b      	lsrs	r3, r3, #5
 8003d00:	2264      	movs	r2, #100	; 0x64
 8003d02:	fb02 f303 	mul.w	r3, r2, r3
 8003d06:	1acb      	subs	r3, r1, r3
 8003d08:	00db      	lsls	r3, r3, #3
 8003d0a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003d0e:	4b36      	ldr	r3, [pc, #216]	; (8003de8 <UART_SetConfig+0x2d4>)
 8003d10:	fba3 2302 	umull	r2, r3, r3, r2
 8003d14:	095b      	lsrs	r3, r3, #5
 8003d16:	005b      	lsls	r3, r3, #1
 8003d18:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003d1c:	441c      	add	r4, r3
 8003d1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003d22:	2200      	movs	r2, #0
 8003d24:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003d28:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003d2c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003d30:	4642      	mov	r2, r8
 8003d32:	464b      	mov	r3, r9
 8003d34:	1891      	adds	r1, r2, r2
 8003d36:	63b9      	str	r1, [r7, #56]	; 0x38
 8003d38:	415b      	adcs	r3, r3
 8003d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003d3c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003d40:	4641      	mov	r1, r8
 8003d42:	1851      	adds	r1, r2, r1
 8003d44:	6339      	str	r1, [r7, #48]	; 0x30
 8003d46:	4649      	mov	r1, r9
 8003d48:	414b      	adcs	r3, r1
 8003d4a:	637b      	str	r3, [r7, #52]	; 0x34
 8003d4c:	f04f 0200 	mov.w	r2, #0
 8003d50:	f04f 0300 	mov.w	r3, #0
 8003d54:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003d58:	4659      	mov	r1, fp
 8003d5a:	00cb      	lsls	r3, r1, #3
 8003d5c:	4651      	mov	r1, sl
 8003d5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d62:	4651      	mov	r1, sl
 8003d64:	00ca      	lsls	r2, r1, #3
 8003d66:	4610      	mov	r0, r2
 8003d68:	4619      	mov	r1, r3
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	4642      	mov	r2, r8
 8003d6e:	189b      	adds	r3, r3, r2
 8003d70:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003d74:	464b      	mov	r3, r9
 8003d76:	460a      	mov	r2, r1
 8003d78:	eb42 0303 	adc.w	r3, r2, r3
 8003d7c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003d80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	2200      	movs	r2, #0
 8003d88:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003d8c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003d90:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003d94:	460b      	mov	r3, r1
 8003d96:	18db      	adds	r3, r3, r3
 8003d98:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d9a:	4613      	mov	r3, r2
 8003d9c:	eb42 0303 	adc.w	r3, r2, r3
 8003da0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003da2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003da6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003daa:	f7fc ff55 	bl	8000c58 <__aeabi_uldivmod>
 8003dae:	4602      	mov	r2, r0
 8003db0:	460b      	mov	r3, r1
 8003db2:	4b0d      	ldr	r3, [pc, #52]	; (8003de8 <UART_SetConfig+0x2d4>)
 8003db4:	fba3 1302 	umull	r1, r3, r3, r2
 8003db8:	095b      	lsrs	r3, r3, #5
 8003dba:	2164      	movs	r1, #100	; 0x64
 8003dbc:	fb01 f303 	mul.w	r3, r1, r3
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	00db      	lsls	r3, r3, #3
 8003dc4:	3332      	adds	r3, #50	; 0x32
 8003dc6:	4a08      	ldr	r2, [pc, #32]	; (8003de8 <UART_SetConfig+0x2d4>)
 8003dc8:	fba2 2303 	umull	r2, r3, r2, r3
 8003dcc:	095b      	lsrs	r3, r3, #5
 8003dce:	f003 0207 	and.w	r2, r3, #7
 8003dd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4422      	add	r2, r4
 8003dda:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003ddc:	e106      	b.n	8003fec <UART_SetConfig+0x4d8>
 8003dde:	bf00      	nop
 8003de0:	40011000 	.word	0x40011000
 8003de4:	40011400 	.word	0x40011400
 8003de8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003dec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003df0:	2200      	movs	r2, #0
 8003df2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003df6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003dfa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003dfe:	4642      	mov	r2, r8
 8003e00:	464b      	mov	r3, r9
 8003e02:	1891      	adds	r1, r2, r2
 8003e04:	6239      	str	r1, [r7, #32]
 8003e06:	415b      	adcs	r3, r3
 8003e08:	627b      	str	r3, [r7, #36]	; 0x24
 8003e0a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003e0e:	4641      	mov	r1, r8
 8003e10:	1854      	adds	r4, r2, r1
 8003e12:	4649      	mov	r1, r9
 8003e14:	eb43 0501 	adc.w	r5, r3, r1
 8003e18:	f04f 0200 	mov.w	r2, #0
 8003e1c:	f04f 0300 	mov.w	r3, #0
 8003e20:	00eb      	lsls	r3, r5, #3
 8003e22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e26:	00e2      	lsls	r2, r4, #3
 8003e28:	4614      	mov	r4, r2
 8003e2a:	461d      	mov	r5, r3
 8003e2c:	4643      	mov	r3, r8
 8003e2e:	18e3      	adds	r3, r4, r3
 8003e30:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003e34:	464b      	mov	r3, r9
 8003e36:	eb45 0303 	adc.w	r3, r5, r3
 8003e3a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003e3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003e4a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003e4e:	f04f 0200 	mov.w	r2, #0
 8003e52:	f04f 0300 	mov.w	r3, #0
 8003e56:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003e5a:	4629      	mov	r1, r5
 8003e5c:	008b      	lsls	r3, r1, #2
 8003e5e:	4621      	mov	r1, r4
 8003e60:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e64:	4621      	mov	r1, r4
 8003e66:	008a      	lsls	r2, r1, #2
 8003e68:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003e6c:	f7fc fef4 	bl	8000c58 <__aeabi_uldivmod>
 8003e70:	4602      	mov	r2, r0
 8003e72:	460b      	mov	r3, r1
 8003e74:	4b60      	ldr	r3, [pc, #384]	; (8003ff8 <UART_SetConfig+0x4e4>)
 8003e76:	fba3 2302 	umull	r2, r3, r3, r2
 8003e7a:	095b      	lsrs	r3, r3, #5
 8003e7c:	011c      	lsls	r4, r3, #4
 8003e7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e82:	2200      	movs	r2, #0
 8003e84:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003e88:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003e8c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003e90:	4642      	mov	r2, r8
 8003e92:	464b      	mov	r3, r9
 8003e94:	1891      	adds	r1, r2, r2
 8003e96:	61b9      	str	r1, [r7, #24]
 8003e98:	415b      	adcs	r3, r3
 8003e9a:	61fb      	str	r3, [r7, #28]
 8003e9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ea0:	4641      	mov	r1, r8
 8003ea2:	1851      	adds	r1, r2, r1
 8003ea4:	6139      	str	r1, [r7, #16]
 8003ea6:	4649      	mov	r1, r9
 8003ea8:	414b      	adcs	r3, r1
 8003eaa:	617b      	str	r3, [r7, #20]
 8003eac:	f04f 0200 	mov.w	r2, #0
 8003eb0:	f04f 0300 	mov.w	r3, #0
 8003eb4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003eb8:	4659      	mov	r1, fp
 8003eba:	00cb      	lsls	r3, r1, #3
 8003ebc:	4651      	mov	r1, sl
 8003ebe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ec2:	4651      	mov	r1, sl
 8003ec4:	00ca      	lsls	r2, r1, #3
 8003ec6:	4610      	mov	r0, r2
 8003ec8:	4619      	mov	r1, r3
 8003eca:	4603      	mov	r3, r0
 8003ecc:	4642      	mov	r2, r8
 8003ece:	189b      	adds	r3, r3, r2
 8003ed0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003ed4:	464b      	mov	r3, r9
 8003ed6:	460a      	mov	r2, r1
 8003ed8:	eb42 0303 	adc.w	r3, r2, r3
 8003edc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	67bb      	str	r3, [r7, #120]	; 0x78
 8003eea:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003eec:	f04f 0200 	mov.w	r2, #0
 8003ef0:	f04f 0300 	mov.w	r3, #0
 8003ef4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003ef8:	4649      	mov	r1, r9
 8003efa:	008b      	lsls	r3, r1, #2
 8003efc:	4641      	mov	r1, r8
 8003efe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f02:	4641      	mov	r1, r8
 8003f04:	008a      	lsls	r2, r1, #2
 8003f06:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003f0a:	f7fc fea5 	bl	8000c58 <__aeabi_uldivmod>
 8003f0e:	4602      	mov	r2, r0
 8003f10:	460b      	mov	r3, r1
 8003f12:	4611      	mov	r1, r2
 8003f14:	4b38      	ldr	r3, [pc, #224]	; (8003ff8 <UART_SetConfig+0x4e4>)
 8003f16:	fba3 2301 	umull	r2, r3, r3, r1
 8003f1a:	095b      	lsrs	r3, r3, #5
 8003f1c:	2264      	movs	r2, #100	; 0x64
 8003f1e:	fb02 f303 	mul.w	r3, r2, r3
 8003f22:	1acb      	subs	r3, r1, r3
 8003f24:	011b      	lsls	r3, r3, #4
 8003f26:	3332      	adds	r3, #50	; 0x32
 8003f28:	4a33      	ldr	r2, [pc, #204]	; (8003ff8 <UART_SetConfig+0x4e4>)
 8003f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f2e:	095b      	lsrs	r3, r3, #5
 8003f30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f34:	441c      	add	r4, r3
 8003f36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	673b      	str	r3, [r7, #112]	; 0x70
 8003f3e:	677a      	str	r2, [r7, #116]	; 0x74
 8003f40:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003f44:	4642      	mov	r2, r8
 8003f46:	464b      	mov	r3, r9
 8003f48:	1891      	adds	r1, r2, r2
 8003f4a:	60b9      	str	r1, [r7, #8]
 8003f4c:	415b      	adcs	r3, r3
 8003f4e:	60fb      	str	r3, [r7, #12]
 8003f50:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003f54:	4641      	mov	r1, r8
 8003f56:	1851      	adds	r1, r2, r1
 8003f58:	6039      	str	r1, [r7, #0]
 8003f5a:	4649      	mov	r1, r9
 8003f5c:	414b      	adcs	r3, r1
 8003f5e:	607b      	str	r3, [r7, #4]
 8003f60:	f04f 0200 	mov.w	r2, #0
 8003f64:	f04f 0300 	mov.w	r3, #0
 8003f68:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003f6c:	4659      	mov	r1, fp
 8003f6e:	00cb      	lsls	r3, r1, #3
 8003f70:	4651      	mov	r1, sl
 8003f72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f76:	4651      	mov	r1, sl
 8003f78:	00ca      	lsls	r2, r1, #3
 8003f7a:	4610      	mov	r0, r2
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	4603      	mov	r3, r0
 8003f80:	4642      	mov	r2, r8
 8003f82:	189b      	adds	r3, r3, r2
 8003f84:	66bb      	str	r3, [r7, #104]	; 0x68
 8003f86:	464b      	mov	r3, r9
 8003f88:	460a      	mov	r2, r1
 8003f8a:	eb42 0303 	adc.w	r3, r2, r3
 8003f8e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	663b      	str	r3, [r7, #96]	; 0x60
 8003f9a:	667a      	str	r2, [r7, #100]	; 0x64
 8003f9c:	f04f 0200 	mov.w	r2, #0
 8003fa0:	f04f 0300 	mov.w	r3, #0
 8003fa4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003fa8:	4649      	mov	r1, r9
 8003faa:	008b      	lsls	r3, r1, #2
 8003fac:	4641      	mov	r1, r8
 8003fae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003fb2:	4641      	mov	r1, r8
 8003fb4:	008a      	lsls	r2, r1, #2
 8003fb6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003fba:	f7fc fe4d 	bl	8000c58 <__aeabi_uldivmod>
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	460b      	mov	r3, r1
 8003fc2:	4b0d      	ldr	r3, [pc, #52]	; (8003ff8 <UART_SetConfig+0x4e4>)
 8003fc4:	fba3 1302 	umull	r1, r3, r3, r2
 8003fc8:	095b      	lsrs	r3, r3, #5
 8003fca:	2164      	movs	r1, #100	; 0x64
 8003fcc:	fb01 f303 	mul.w	r3, r1, r3
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	011b      	lsls	r3, r3, #4
 8003fd4:	3332      	adds	r3, #50	; 0x32
 8003fd6:	4a08      	ldr	r2, [pc, #32]	; (8003ff8 <UART_SetConfig+0x4e4>)
 8003fd8:	fba2 2303 	umull	r2, r3, r2, r3
 8003fdc:	095b      	lsrs	r3, r3, #5
 8003fde:	f003 020f 	and.w	r2, r3, #15
 8003fe2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4422      	add	r2, r4
 8003fea:	609a      	str	r2, [r3, #8]
}
 8003fec:	bf00      	nop
 8003fee:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ff8:	51eb851f 	.word	0x51eb851f

08003ffc <std>:
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	b510      	push	{r4, lr}
 8004000:	4604      	mov	r4, r0
 8004002:	e9c0 3300 	strd	r3, r3, [r0]
 8004006:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800400a:	6083      	str	r3, [r0, #8]
 800400c:	8181      	strh	r1, [r0, #12]
 800400e:	6643      	str	r3, [r0, #100]	; 0x64
 8004010:	81c2      	strh	r2, [r0, #14]
 8004012:	6183      	str	r3, [r0, #24]
 8004014:	4619      	mov	r1, r3
 8004016:	2208      	movs	r2, #8
 8004018:	305c      	adds	r0, #92	; 0x5c
 800401a:	f000 f942 	bl	80042a2 <memset>
 800401e:	4b05      	ldr	r3, [pc, #20]	; (8004034 <std+0x38>)
 8004020:	6223      	str	r3, [r4, #32]
 8004022:	4b05      	ldr	r3, [pc, #20]	; (8004038 <std+0x3c>)
 8004024:	6263      	str	r3, [r4, #36]	; 0x24
 8004026:	4b05      	ldr	r3, [pc, #20]	; (800403c <std+0x40>)
 8004028:	62a3      	str	r3, [r4, #40]	; 0x28
 800402a:	4b05      	ldr	r3, [pc, #20]	; (8004040 <std+0x44>)
 800402c:	61e4      	str	r4, [r4, #28]
 800402e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004030:	bd10      	pop	{r4, pc}
 8004032:	bf00      	nop
 8004034:	0800421d 	.word	0x0800421d
 8004038:	0800423f 	.word	0x0800423f
 800403c:	08004277 	.word	0x08004277
 8004040:	0800429b 	.word	0x0800429b

08004044 <stdio_exit_handler>:
 8004044:	4a02      	ldr	r2, [pc, #8]	; (8004050 <stdio_exit_handler+0xc>)
 8004046:	4903      	ldr	r1, [pc, #12]	; (8004054 <stdio_exit_handler+0x10>)
 8004048:	4803      	ldr	r0, [pc, #12]	; (8004058 <stdio_exit_handler+0x14>)
 800404a:	f000 b869 	b.w	8004120 <_fwalk_sglue>
 800404e:	bf00      	nop
 8004050:	20000010 	.word	0x20000010
 8004054:	08006961 	.word	0x08006961
 8004058:	20000020 	.word	0x20000020

0800405c <cleanup_stdio>:
 800405c:	6841      	ldr	r1, [r0, #4]
 800405e:	4b0c      	ldr	r3, [pc, #48]	; (8004090 <cleanup_stdio+0x34>)
 8004060:	4299      	cmp	r1, r3
 8004062:	b510      	push	{r4, lr}
 8004064:	4604      	mov	r4, r0
 8004066:	d001      	beq.n	800406c <cleanup_stdio+0x10>
 8004068:	f002 fc7a 	bl	8006960 <_fclose_r>
 800406c:	68a1      	ldr	r1, [r4, #8]
 800406e:	4b09      	ldr	r3, [pc, #36]	; (8004094 <cleanup_stdio+0x38>)
 8004070:	4299      	cmp	r1, r3
 8004072:	d002      	beq.n	800407a <cleanup_stdio+0x1e>
 8004074:	4620      	mov	r0, r4
 8004076:	f002 fc73 	bl	8006960 <_fclose_r>
 800407a:	68e1      	ldr	r1, [r4, #12]
 800407c:	4b06      	ldr	r3, [pc, #24]	; (8004098 <cleanup_stdio+0x3c>)
 800407e:	4299      	cmp	r1, r3
 8004080:	d004      	beq.n	800408c <cleanup_stdio+0x30>
 8004082:	4620      	mov	r0, r4
 8004084:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004088:	f002 bc6a 	b.w	8006960 <_fclose_r>
 800408c:	bd10      	pop	{r4, pc}
 800408e:	bf00      	nop
 8004090:	200007cc 	.word	0x200007cc
 8004094:	20000834 	.word	0x20000834
 8004098:	2000089c 	.word	0x2000089c

0800409c <global_stdio_init.part.0>:
 800409c:	b510      	push	{r4, lr}
 800409e:	4b0b      	ldr	r3, [pc, #44]	; (80040cc <global_stdio_init.part.0+0x30>)
 80040a0:	4c0b      	ldr	r4, [pc, #44]	; (80040d0 <global_stdio_init.part.0+0x34>)
 80040a2:	4a0c      	ldr	r2, [pc, #48]	; (80040d4 <global_stdio_init.part.0+0x38>)
 80040a4:	601a      	str	r2, [r3, #0]
 80040a6:	4620      	mov	r0, r4
 80040a8:	2200      	movs	r2, #0
 80040aa:	2104      	movs	r1, #4
 80040ac:	f7ff ffa6 	bl	8003ffc <std>
 80040b0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80040b4:	2201      	movs	r2, #1
 80040b6:	2109      	movs	r1, #9
 80040b8:	f7ff ffa0 	bl	8003ffc <std>
 80040bc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80040c0:	2202      	movs	r2, #2
 80040c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040c6:	2112      	movs	r1, #18
 80040c8:	f7ff bf98 	b.w	8003ffc <std>
 80040cc:	20000904 	.word	0x20000904
 80040d0:	200007cc 	.word	0x200007cc
 80040d4:	08004045 	.word	0x08004045

080040d8 <__sfp_lock_acquire>:
 80040d8:	4801      	ldr	r0, [pc, #4]	; (80040e0 <__sfp_lock_acquire+0x8>)
 80040da:	f000 b95d 	b.w	8004398 <__retarget_lock_acquire_recursive>
 80040de:	bf00      	nop
 80040e0:	2000090e 	.word	0x2000090e

080040e4 <__sfp_lock_release>:
 80040e4:	4801      	ldr	r0, [pc, #4]	; (80040ec <__sfp_lock_release+0x8>)
 80040e6:	f000 b958 	b.w	800439a <__retarget_lock_release_recursive>
 80040ea:	bf00      	nop
 80040ec:	2000090e 	.word	0x2000090e

080040f0 <__sinit>:
 80040f0:	b510      	push	{r4, lr}
 80040f2:	4604      	mov	r4, r0
 80040f4:	f7ff fff0 	bl	80040d8 <__sfp_lock_acquire>
 80040f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80040fa:	b11b      	cbz	r3, 8004104 <__sinit+0x14>
 80040fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004100:	f7ff bff0 	b.w	80040e4 <__sfp_lock_release>
 8004104:	4b04      	ldr	r3, [pc, #16]	; (8004118 <__sinit+0x28>)
 8004106:	6363      	str	r3, [r4, #52]	; 0x34
 8004108:	4b04      	ldr	r3, [pc, #16]	; (800411c <__sinit+0x2c>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d1f5      	bne.n	80040fc <__sinit+0xc>
 8004110:	f7ff ffc4 	bl	800409c <global_stdio_init.part.0>
 8004114:	e7f2      	b.n	80040fc <__sinit+0xc>
 8004116:	bf00      	nop
 8004118:	0800405d 	.word	0x0800405d
 800411c:	20000904 	.word	0x20000904

08004120 <_fwalk_sglue>:
 8004120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004124:	4607      	mov	r7, r0
 8004126:	4688      	mov	r8, r1
 8004128:	4614      	mov	r4, r2
 800412a:	2600      	movs	r6, #0
 800412c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004130:	f1b9 0901 	subs.w	r9, r9, #1
 8004134:	d505      	bpl.n	8004142 <_fwalk_sglue+0x22>
 8004136:	6824      	ldr	r4, [r4, #0]
 8004138:	2c00      	cmp	r4, #0
 800413a:	d1f7      	bne.n	800412c <_fwalk_sglue+0xc>
 800413c:	4630      	mov	r0, r6
 800413e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004142:	89ab      	ldrh	r3, [r5, #12]
 8004144:	2b01      	cmp	r3, #1
 8004146:	d907      	bls.n	8004158 <_fwalk_sglue+0x38>
 8004148:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800414c:	3301      	adds	r3, #1
 800414e:	d003      	beq.n	8004158 <_fwalk_sglue+0x38>
 8004150:	4629      	mov	r1, r5
 8004152:	4638      	mov	r0, r7
 8004154:	47c0      	blx	r8
 8004156:	4306      	orrs	r6, r0
 8004158:	3568      	adds	r5, #104	; 0x68
 800415a:	e7e9      	b.n	8004130 <_fwalk_sglue+0x10>

0800415c <printf>:
 800415c:	b40f      	push	{r0, r1, r2, r3}
 800415e:	b507      	push	{r0, r1, r2, lr}
 8004160:	4906      	ldr	r1, [pc, #24]	; (800417c <printf+0x20>)
 8004162:	ab04      	add	r3, sp, #16
 8004164:	6808      	ldr	r0, [r1, #0]
 8004166:	f853 2b04 	ldr.w	r2, [r3], #4
 800416a:	6881      	ldr	r1, [r0, #8]
 800416c:	9301      	str	r3, [sp, #4]
 800416e:	f000 fc7f 	bl	8004a70 <_vfprintf_r>
 8004172:	b003      	add	sp, #12
 8004174:	f85d eb04 	ldr.w	lr, [sp], #4
 8004178:	b004      	add	sp, #16
 800417a:	4770      	bx	lr
 800417c:	20000140 	.word	0x20000140

08004180 <_puts_r>:
 8004180:	b530      	push	{r4, r5, lr}
 8004182:	4605      	mov	r5, r0
 8004184:	b089      	sub	sp, #36	; 0x24
 8004186:	4608      	mov	r0, r1
 8004188:	460c      	mov	r4, r1
 800418a:	f7fc f829 	bl	80001e0 <strlen>
 800418e:	4b1e      	ldr	r3, [pc, #120]	; (8004208 <_puts_r+0x88>)
 8004190:	9306      	str	r3, [sp, #24]
 8004192:	2301      	movs	r3, #1
 8004194:	e9cd 4004 	strd	r4, r0, [sp, #16]
 8004198:	9307      	str	r3, [sp, #28]
 800419a:	4418      	add	r0, r3
 800419c:	ab04      	add	r3, sp, #16
 800419e:	9301      	str	r3, [sp, #4]
 80041a0:	2302      	movs	r3, #2
 80041a2:	9302      	str	r3, [sp, #8]
 80041a4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80041a6:	68ac      	ldr	r4, [r5, #8]
 80041a8:	9003      	str	r0, [sp, #12]
 80041aa:	b913      	cbnz	r3, 80041b2 <_puts_r+0x32>
 80041ac:	4628      	mov	r0, r5
 80041ae:	f7ff ff9f 	bl	80040f0 <__sinit>
 80041b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80041b4:	07db      	lsls	r3, r3, #31
 80041b6:	d405      	bmi.n	80041c4 <_puts_r+0x44>
 80041b8:	89a3      	ldrh	r3, [r4, #12]
 80041ba:	0598      	lsls	r0, r3, #22
 80041bc:	d402      	bmi.n	80041c4 <_puts_r+0x44>
 80041be:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80041c0:	f000 f8ea 	bl	8004398 <__retarget_lock_acquire_recursive>
 80041c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041c8:	0499      	lsls	r1, r3, #18
 80041ca:	d406      	bmi.n	80041da <_puts_r+0x5a>
 80041cc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80041d0:	81a3      	strh	r3, [r4, #12]
 80041d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80041d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80041d8:	6663      	str	r3, [r4, #100]	; 0x64
 80041da:	4628      	mov	r0, r5
 80041dc:	aa01      	add	r2, sp, #4
 80041de:	4621      	mov	r1, r4
 80041e0:	f002 fcca 	bl	8006b78 <__sfvwrite_r>
 80041e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80041e6:	2800      	cmp	r0, #0
 80041e8:	bf14      	ite	ne
 80041ea:	f04f 35ff 	movne.w	r5, #4294967295
 80041ee:	250a      	moveq	r5, #10
 80041f0:	07da      	lsls	r2, r3, #31
 80041f2:	d405      	bmi.n	8004200 <_puts_r+0x80>
 80041f4:	89a3      	ldrh	r3, [r4, #12]
 80041f6:	059b      	lsls	r3, r3, #22
 80041f8:	d402      	bmi.n	8004200 <_puts_r+0x80>
 80041fa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80041fc:	f000 f8cd 	bl	800439a <__retarget_lock_release_recursive>
 8004200:	4628      	mov	r0, r5
 8004202:	b009      	add	sp, #36	; 0x24
 8004204:	bd30      	pop	{r4, r5, pc}
 8004206:	bf00      	nop
 8004208:	08008f5f 	.word	0x08008f5f

0800420c <puts>:
 800420c:	4b02      	ldr	r3, [pc, #8]	; (8004218 <puts+0xc>)
 800420e:	4601      	mov	r1, r0
 8004210:	6818      	ldr	r0, [r3, #0]
 8004212:	f7ff bfb5 	b.w	8004180 <_puts_r>
 8004216:	bf00      	nop
 8004218:	20000140 	.word	0x20000140

0800421c <__sread>:
 800421c:	b510      	push	{r4, lr}
 800421e:	460c      	mov	r4, r1
 8004220:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004224:	f000 f868 	bl	80042f8 <_read_r>
 8004228:	2800      	cmp	r0, #0
 800422a:	bfab      	itete	ge
 800422c:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800422e:	89a3      	ldrhlt	r3, [r4, #12]
 8004230:	181b      	addge	r3, r3, r0
 8004232:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004236:	bfac      	ite	ge
 8004238:	6523      	strge	r3, [r4, #80]	; 0x50
 800423a:	81a3      	strhlt	r3, [r4, #12]
 800423c:	bd10      	pop	{r4, pc}

0800423e <__swrite>:
 800423e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004242:	461f      	mov	r7, r3
 8004244:	898b      	ldrh	r3, [r1, #12]
 8004246:	05db      	lsls	r3, r3, #23
 8004248:	4605      	mov	r5, r0
 800424a:	460c      	mov	r4, r1
 800424c:	4616      	mov	r6, r2
 800424e:	d505      	bpl.n	800425c <__swrite+0x1e>
 8004250:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004254:	2302      	movs	r3, #2
 8004256:	2200      	movs	r2, #0
 8004258:	f000 f83c 	bl	80042d4 <_lseek_r>
 800425c:	89a3      	ldrh	r3, [r4, #12]
 800425e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004262:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004266:	81a3      	strh	r3, [r4, #12]
 8004268:	4632      	mov	r2, r6
 800426a:	463b      	mov	r3, r7
 800426c:	4628      	mov	r0, r5
 800426e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004272:	f000 b853 	b.w	800431c <_write_r>

08004276 <__sseek>:
 8004276:	b510      	push	{r4, lr}
 8004278:	460c      	mov	r4, r1
 800427a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800427e:	f000 f829 	bl	80042d4 <_lseek_r>
 8004282:	1c43      	adds	r3, r0, #1
 8004284:	89a3      	ldrh	r3, [r4, #12]
 8004286:	bf15      	itete	ne
 8004288:	6520      	strne	r0, [r4, #80]	; 0x50
 800428a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800428e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004292:	81a3      	strheq	r3, [r4, #12]
 8004294:	bf18      	it	ne
 8004296:	81a3      	strhne	r3, [r4, #12]
 8004298:	bd10      	pop	{r4, pc}

0800429a <__sclose>:
 800429a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800429e:	f000 b809 	b.w	80042b4 <_close_r>

080042a2 <memset>:
 80042a2:	4402      	add	r2, r0
 80042a4:	4603      	mov	r3, r0
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d100      	bne.n	80042ac <memset+0xa>
 80042aa:	4770      	bx	lr
 80042ac:	f803 1b01 	strb.w	r1, [r3], #1
 80042b0:	e7f9      	b.n	80042a6 <memset+0x4>
	...

080042b4 <_close_r>:
 80042b4:	b538      	push	{r3, r4, r5, lr}
 80042b6:	4d06      	ldr	r5, [pc, #24]	; (80042d0 <_close_r+0x1c>)
 80042b8:	2300      	movs	r3, #0
 80042ba:	4604      	mov	r4, r0
 80042bc:	4608      	mov	r0, r1
 80042be:	602b      	str	r3, [r5, #0]
 80042c0:	f7fd fc25 	bl	8001b0e <_close>
 80042c4:	1c43      	adds	r3, r0, #1
 80042c6:	d102      	bne.n	80042ce <_close_r+0x1a>
 80042c8:	682b      	ldr	r3, [r5, #0]
 80042ca:	b103      	cbz	r3, 80042ce <_close_r+0x1a>
 80042cc:	6023      	str	r3, [r4, #0]
 80042ce:	bd38      	pop	{r3, r4, r5, pc}
 80042d0:	20000908 	.word	0x20000908

080042d4 <_lseek_r>:
 80042d4:	b538      	push	{r3, r4, r5, lr}
 80042d6:	4d07      	ldr	r5, [pc, #28]	; (80042f4 <_lseek_r+0x20>)
 80042d8:	4604      	mov	r4, r0
 80042da:	4608      	mov	r0, r1
 80042dc:	4611      	mov	r1, r2
 80042de:	2200      	movs	r2, #0
 80042e0:	602a      	str	r2, [r5, #0]
 80042e2:	461a      	mov	r2, r3
 80042e4:	f7fd fc3a 	bl	8001b5c <_lseek>
 80042e8:	1c43      	adds	r3, r0, #1
 80042ea:	d102      	bne.n	80042f2 <_lseek_r+0x1e>
 80042ec:	682b      	ldr	r3, [r5, #0]
 80042ee:	b103      	cbz	r3, 80042f2 <_lseek_r+0x1e>
 80042f0:	6023      	str	r3, [r4, #0]
 80042f2:	bd38      	pop	{r3, r4, r5, pc}
 80042f4:	20000908 	.word	0x20000908

080042f8 <_read_r>:
 80042f8:	b538      	push	{r3, r4, r5, lr}
 80042fa:	4d07      	ldr	r5, [pc, #28]	; (8004318 <_read_r+0x20>)
 80042fc:	4604      	mov	r4, r0
 80042fe:	4608      	mov	r0, r1
 8004300:	4611      	mov	r1, r2
 8004302:	2200      	movs	r2, #0
 8004304:	602a      	str	r2, [r5, #0]
 8004306:	461a      	mov	r2, r3
 8004308:	f7fd fbc8 	bl	8001a9c <_read>
 800430c:	1c43      	adds	r3, r0, #1
 800430e:	d102      	bne.n	8004316 <_read_r+0x1e>
 8004310:	682b      	ldr	r3, [r5, #0]
 8004312:	b103      	cbz	r3, 8004316 <_read_r+0x1e>
 8004314:	6023      	str	r3, [r4, #0]
 8004316:	bd38      	pop	{r3, r4, r5, pc}
 8004318:	20000908 	.word	0x20000908

0800431c <_write_r>:
 800431c:	b538      	push	{r3, r4, r5, lr}
 800431e:	4d07      	ldr	r5, [pc, #28]	; (800433c <_write_r+0x20>)
 8004320:	4604      	mov	r4, r0
 8004322:	4608      	mov	r0, r1
 8004324:	4611      	mov	r1, r2
 8004326:	2200      	movs	r2, #0
 8004328:	602a      	str	r2, [r5, #0]
 800432a:	461a      	mov	r2, r3
 800432c:	f7fd fbd3 	bl	8001ad6 <_write>
 8004330:	1c43      	adds	r3, r0, #1
 8004332:	d102      	bne.n	800433a <_write_r+0x1e>
 8004334:	682b      	ldr	r3, [r5, #0]
 8004336:	b103      	cbz	r3, 800433a <_write_r+0x1e>
 8004338:	6023      	str	r3, [r4, #0]
 800433a:	bd38      	pop	{r3, r4, r5, pc}
 800433c:	20000908 	.word	0x20000908

08004340 <__errno>:
 8004340:	4b01      	ldr	r3, [pc, #4]	; (8004348 <__errno+0x8>)
 8004342:	6818      	ldr	r0, [r3, #0]
 8004344:	4770      	bx	lr
 8004346:	bf00      	nop
 8004348:	20000140 	.word	0x20000140

0800434c <__libc_init_array>:
 800434c:	b570      	push	{r4, r5, r6, lr}
 800434e:	4d0d      	ldr	r5, [pc, #52]	; (8004384 <__libc_init_array+0x38>)
 8004350:	4c0d      	ldr	r4, [pc, #52]	; (8004388 <__libc_init_array+0x3c>)
 8004352:	1b64      	subs	r4, r4, r5
 8004354:	10a4      	asrs	r4, r4, #2
 8004356:	2600      	movs	r6, #0
 8004358:	42a6      	cmp	r6, r4
 800435a:	d109      	bne.n	8004370 <__libc_init_array+0x24>
 800435c:	4d0b      	ldr	r5, [pc, #44]	; (800438c <__libc_init_array+0x40>)
 800435e:	4c0c      	ldr	r4, [pc, #48]	; (8004390 <__libc_init_array+0x44>)
 8004360:	f004 fbf2 	bl	8008b48 <_init>
 8004364:	1b64      	subs	r4, r4, r5
 8004366:	10a4      	asrs	r4, r4, #2
 8004368:	2600      	movs	r6, #0
 800436a:	42a6      	cmp	r6, r4
 800436c:	d105      	bne.n	800437a <__libc_init_array+0x2e>
 800436e:	bd70      	pop	{r4, r5, r6, pc}
 8004370:	f855 3b04 	ldr.w	r3, [r5], #4
 8004374:	4798      	blx	r3
 8004376:	3601      	adds	r6, #1
 8004378:	e7ee      	b.n	8004358 <__libc_init_array+0xc>
 800437a:	f855 3b04 	ldr.w	r3, [r5], #4
 800437e:	4798      	blx	r3
 8004380:	3601      	adds	r6, #1
 8004382:	e7f2      	b.n	800436a <__libc_init_array+0x1e>
 8004384:	08008f6c 	.word	0x08008f6c
 8004388:	08008f6c 	.word	0x08008f6c
 800438c:	08008f6c 	.word	0x08008f6c
 8004390:	08008f74 	.word	0x08008f74

08004394 <__retarget_lock_init_recursive>:
 8004394:	4770      	bx	lr

08004396 <__retarget_lock_close_recursive>:
 8004396:	4770      	bx	lr

08004398 <__retarget_lock_acquire_recursive>:
 8004398:	4770      	bx	lr

0800439a <__retarget_lock_release_recursive>:
 800439a:	4770      	bx	lr

0800439c <register_fini>:
 800439c:	4b02      	ldr	r3, [pc, #8]	; (80043a8 <register_fini+0xc>)
 800439e:	b113      	cbz	r3, 80043a6 <register_fini+0xa>
 80043a0:	4802      	ldr	r0, [pc, #8]	; (80043ac <register_fini+0x10>)
 80043a2:	f000 b805 	b.w	80043b0 <atexit>
 80043a6:	4770      	bx	lr
 80043a8:	00000000 	.word	0x00000000
 80043ac:	08007021 	.word	0x08007021

080043b0 <atexit>:
 80043b0:	2300      	movs	r3, #0
 80043b2:	4601      	mov	r1, r0
 80043b4:	461a      	mov	r2, r3
 80043b6:	4618      	mov	r0, r3
 80043b8:	f002 be98 	b.w	80070ec <__register_exitproc>

080043bc <_malloc_trim_r>:
 80043bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043c0:	4606      	mov	r6, r0
 80043c2:	2008      	movs	r0, #8
 80043c4:	460c      	mov	r4, r1
 80043c6:	f002 fe3f 	bl	8007048 <sysconf>
 80043ca:	4f23      	ldr	r7, [pc, #140]	; (8004458 <_malloc_trim_r+0x9c>)
 80043cc:	4680      	mov	r8, r0
 80043ce:	4630      	mov	r0, r6
 80043d0:	f000 fb42 	bl	8004a58 <__malloc_lock>
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	685d      	ldr	r5, [r3, #4]
 80043d8:	f025 0503 	bic.w	r5, r5, #3
 80043dc:	1b2c      	subs	r4, r5, r4
 80043de:	3c11      	subs	r4, #17
 80043e0:	4444      	add	r4, r8
 80043e2:	fbb4 f4f8 	udiv	r4, r4, r8
 80043e6:	3c01      	subs	r4, #1
 80043e8:	fb08 f404 	mul.w	r4, r8, r4
 80043ec:	45a0      	cmp	r8, r4
 80043ee:	dd05      	ble.n	80043fc <_malloc_trim_r+0x40>
 80043f0:	4630      	mov	r0, r6
 80043f2:	f000 fb37 	bl	8004a64 <__malloc_unlock>
 80043f6:	2000      	movs	r0, #0
 80043f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043fc:	2100      	movs	r1, #0
 80043fe:	4630      	mov	r0, r6
 8004400:	f002 fdfe 	bl	8007000 <_sbrk_r>
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	442b      	add	r3, r5
 8004408:	4298      	cmp	r0, r3
 800440a:	d1f1      	bne.n	80043f0 <_malloc_trim_r+0x34>
 800440c:	4261      	negs	r1, r4
 800440e:	4630      	mov	r0, r6
 8004410:	f002 fdf6 	bl	8007000 <_sbrk_r>
 8004414:	3001      	adds	r0, #1
 8004416:	d110      	bne.n	800443a <_malloc_trim_r+0x7e>
 8004418:	2100      	movs	r1, #0
 800441a:	4630      	mov	r0, r6
 800441c:	f002 fdf0 	bl	8007000 <_sbrk_r>
 8004420:	68ba      	ldr	r2, [r7, #8]
 8004422:	1a83      	subs	r3, r0, r2
 8004424:	2b0f      	cmp	r3, #15
 8004426:	dde3      	ble.n	80043f0 <_malloc_trim_r+0x34>
 8004428:	490c      	ldr	r1, [pc, #48]	; (800445c <_malloc_trim_r+0xa0>)
 800442a:	6809      	ldr	r1, [r1, #0]
 800442c:	1a40      	subs	r0, r0, r1
 800442e:	490c      	ldr	r1, [pc, #48]	; (8004460 <_malloc_trim_r+0xa4>)
 8004430:	f043 0301 	orr.w	r3, r3, #1
 8004434:	6008      	str	r0, [r1, #0]
 8004436:	6053      	str	r3, [r2, #4]
 8004438:	e7da      	b.n	80043f0 <_malloc_trim_r+0x34>
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	4a08      	ldr	r2, [pc, #32]	; (8004460 <_malloc_trim_r+0xa4>)
 800443e:	1b2d      	subs	r5, r5, r4
 8004440:	f045 0501 	orr.w	r5, r5, #1
 8004444:	605d      	str	r5, [r3, #4]
 8004446:	6813      	ldr	r3, [r2, #0]
 8004448:	4630      	mov	r0, r6
 800444a:	1b1b      	subs	r3, r3, r4
 800444c:	6013      	str	r3, [r2, #0]
 800444e:	f000 fb09 	bl	8004a64 <__malloc_unlock>
 8004452:	2001      	movs	r0, #1
 8004454:	e7d0      	b.n	80043f8 <_malloc_trim_r+0x3c>
 8004456:	bf00      	nop
 8004458:	20000148 	.word	0x20000148
 800445c:	20000550 	.word	0x20000550
 8004460:	20000914 	.word	0x20000914

08004464 <_free_r>:
 8004464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004466:	4605      	mov	r5, r0
 8004468:	460f      	mov	r7, r1
 800446a:	2900      	cmp	r1, #0
 800446c:	f000 80b1 	beq.w	80045d2 <_free_r+0x16e>
 8004470:	f000 faf2 	bl	8004a58 <__malloc_lock>
 8004474:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8004478:	4856      	ldr	r0, [pc, #344]	; (80045d4 <_free_r+0x170>)
 800447a:	f022 0401 	bic.w	r4, r2, #1
 800447e:	f1a7 0308 	sub.w	r3, r7, #8
 8004482:	eb03 0c04 	add.w	ip, r3, r4
 8004486:	6881      	ldr	r1, [r0, #8]
 8004488:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800448c:	4561      	cmp	r1, ip
 800448e:	f026 0603 	bic.w	r6, r6, #3
 8004492:	f002 0201 	and.w	r2, r2, #1
 8004496:	d11b      	bne.n	80044d0 <_free_r+0x6c>
 8004498:	4426      	add	r6, r4
 800449a:	b93a      	cbnz	r2, 80044ac <_free_r+0x48>
 800449c:	f857 2c08 	ldr.w	r2, [r7, #-8]
 80044a0:	1a9b      	subs	r3, r3, r2
 80044a2:	4416      	add	r6, r2
 80044a4:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 80044a8:	60ca      	str	r2, [r1, #12]
 80044aa:	6091      	str	r1, [r2, #8]
 80044ac:	f046 0201 	orr.w	r2, r6, #1
 80044b0:	605a      	str	r2, [r3, #4]
 80044b2:	6083      	str	r3, [r0, #8]
 80044b4:	4b48      	ldr	r3, [pc, #288]	; (80045d8 <_free_r+0x174>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	42b3      	cmp	r3, r6
 80044ba:	d804      	bhi.n	80044c6 <_free_r+0x62>
 80044bc:	4b47      	ldr	r3, [pc, #284]	; (80045dc <_free_r+0x178>)
 80044be:	4628      	mov	r0, r5
 80044c0:	6819      	ldr	r1, [r3, #0]
 80044c2:	f7ff ff7b 	bl	80043bc <_malloc_trim_r>
 80044c6:	4628      	mov	r0, r5
 80044c8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80044cc:	f000 baca 	b.w	8004a64 <__malloc_unlock>
 80044d0:	f8cc 6004 	str.w	r6, [ip, #4]
 80044d4:	2a00      	cmp	r2, #0
 80044d6:	d138      	bne.n	800454a <_free_r+0xe6>
 80044d8:	f857 1c08 	ldr.w	r1, [r7, #-8]
 80044dc:	1a5b      	subs	r3, r3, r1
 80044de:	440c      	add	r4, r1
 80044e0:	6899      	ldr	r1, [r3, #8]
 80044e2:	f100 0708 	add.w	r7, r0, #8
 80044e6:	42b9      	cmp	r1, r7
 80044e8:	d031      	beq.n	800454e <_free_r+0xea>
 80044ea:	68df      	ldr	r7, [r3, #12]
 80044ec:	60cf      	str	r7, [r1, #12]
 80044ee:	60b9      	str	r1, [r7, #8]
 80044f0:	eb0c 0106 	add.w	r1, ip, r6
 80044f4:	6849      	ldr	r1, [r1, #4]
 80044f6:	07c9      	lsls	r1, r1, #31
 80044f8:	d40b      	bmi.n	8004512 <_free_r+0xae>
 80044fa:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80044fe:	4434      	add	r4, r6
 8004500:	bb3a      	cbnz	r2, 8004552 <_free_r+0xee>
 8004502:	4e37      	ldr	r6, [pc, #220]	; (80045e0 <_free_r+0x17c>)
 8004504:	42b1      	cmp	r1, r6
 8004506:	d124      	bne.n	8004552 <_free_r+0xee>
 8004508:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800450c:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8004510:	2201      	movs	r2, #1
 8004512:	f044 0101 	orr.w	r1, r4, #1
 8004516:	6059      	str	r1, [r3, #4]
 8004518:	511c      	str	r4, [r3, r4]
 800451a:	2a00      	cmp	r2, #0
 800451c:	d1d3      	bne.n	80044c6 <_free_r+0x62>
 800451e:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8004522:	d21b      	bcs.n	800455c <_free_r+0xf8>
 8004524:	08e2      	lsrs	r2, r4, #3
 8004526:	2101      	movs	r1, #1
 8004528:	0964      	lsrs	r4, r4, #5
 800452a:	40a1      	lsls	r1, r4
 800452c:	6844      	ldr	r4, [r0, #4]
 800452e:	3201      	adds	r2, #1
 8004530:	4321      	orrs	r1, r4
 8004532:	6041      	str	r1, [r0, #4]
 8004534:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8004538:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800453c:	3908      	subs	r1, #8
 800453e:	e9c3 4102 	strd	r4, r1, [r3, #8]
 8004542:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 8004546:	60e3      	str	r3, [r4, #12]
 8004548:	e7bd      	b.n	80044c6 <_free_r+0x62>
 800454a:	2200      	movs	r2, #0
 800454c:	e7d0      	b.n	80044f0 <_free_r+0x8c>
 800454e:	2201      	movs	r2, #1
 8004550:	e7ce      	b.n	80044f0 <_free_r+0x8c>
 8004552:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8004556:	60ce      	str	r6, [r1, #12]
 8004558:	60b1      	str	r1, [r6, #8]
 800455a:	e7da      	b.n	8004512 <_free_r+0xae>
 800455c:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8004560:	ea4f 2254 	mov.w	r2, r4, lsr #9
 8004564:	d214      	bcs.n	8004590 <_free_r+0x12c>
 8004566:	09a2      	lsrs	r2, r4, #6
 8004568:	3238      	adds	r2, #56	; 0x38
 800456a:	1c51      	adds	r1, r2, #1
 800456c:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8004570:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8004574:	428e      	cmp	r6, r1
 8004576:	d125      	bne.n	80045c4 <_free_r+0x160>
 8004578:	2401      	movs	r4, #1
 800457a:	1092      	asrs	r2, r2, #2
 800457c:	fa04 f202 	lsl.w	r2, r4, r2
 8004580:	6844      	ldr	r4, [r0, #4]
 8004582:	4322      	orrs	r2, r4
 8004584:	6042      	str	r2, [r0, #4]
 8004586:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800458a:	60b3      	str	r3, [r6, #8]
 800458c:	60cb      	str	r3, [r1, #12]
 800458e:	e79a      	b.n	80044c6 <_free_r+0x62>
 8004590:	2a14      	cmp	r2, #20
 8004592:	d801      	bhi.n	8004598 <_free_r+0x134>
 8004594:	325b      	adds	r2, #91	; 0x5b
 8004596:	e7e8      	b.n	800456a <_free_r+0x106>
 8004598:	2a54      	cmp	r2, #84	; 0x54
 800459a:	d802      	bhi.n	80045a2 <_free_r+0x13e>
 800459c:	0b22      	lsrs	r2, r4, #12
 800459e:	326e      	adds	r2, #110	; 0x6e
 80045a0:	e7e3      	b.n	800456a <_free_r+0x106>
 80045a2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80045a6:	d802      	bhi.n	80045ae <_free_r+0x14a>
 80045a8:	0be2      	lsrs	r2, r4, #15
 80045aa:	3277      	adds	r2, #119	; 0x77
 80045ac:	e7dd      	b.n	800456a <_free_r+0x106>
 80045ae:	f240 5154 	movw	r1, #1364	; 0x554
 80045b2:	428a      	cmp	r2, r1
 80045b4:	bf9a      	itte	ls
 80045b6:	0ca2      	lsrls	r2, r4, #18
 80045b8:	327c      	addls	r2, #124	; 0x7c
 80045ba:	227e      	movhi	r2, #126	; 0x7e
 80045bc:	e7d5      	b.n	800456a <_free_r+0x106>
 80045be:	6889      	ldr	r1, [r1, #8]
 80045c0:	428e      	cmp	r6, r1
 80045c2:	d004      	beq.n	80045ce <_free_r+0x16a>
 80045c4:	684a      	ldr	r2, [r1, #4]
 80045c6:	f022 0203 	bic.w	r2, r2, #3
 80045ca:	42a2      	cmp	r2, r4
 80045cc:	d8f7      	bhi.n	80045be <_free_r+0x15a>
 80045ce:	68ce      	ldr	r6, [r1, #12]
 80045d0:	e7d9      	b.n	8004586 <_free_r+0x122>
 80045d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045d4:	20000148 	.word	0x20000148
 80045d8:	20000554 	.word	0x20000554
 80045dc:	20000944 	.word	0x20000944
 80045e0:	20000150 	.word	0x20000150

080045e4 <_malloc_r>:
 80045e4:	f101 030b 	add.w	r3, r1, #11
 80045e8:	2b16      	cmp	r3, #22
 80045ea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045ee:	4605      	mov	r5, r0
 80045f0:	d906      	bls.n	8004600 <_malloc_r+0x1c>
 80045f2:	f033 0707 	bics.w	r7, r3, #7
 80045f6:	d504      	bpl.n	8004602 <_malloc_r+0x1e>
 80045f8:	230c      	movs	r3, #12
 80045fa:	602b      	str	r3, [r5, #0]
 80045fc:	2400      	movs	r4, #0
 80045fe:	e1a3      	b.n	8004948 <_malloc_r+0x364>
 8004600:	2710      	movs	r7, #16
 8004602:	42b9      	cmp	r1, r7
 8004604:	d8f8      	bhi.n	80045f8 <_malloc_r+0x14>
 8004606:	4628      	mov	r0, r5
 8004608:	f000 fa26 	bl	8004a58 <__malloc_lock>
 800460c:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8004610:	4eaf      	ldr	r6, [pc, #700]	; (80048d0 <_malloc_r+0x2ec>)
 8004612:	d237      	bcs.n	8004684 <_malloc_r+0xa0>
 8004614:	f107 0208 	add.w	r2, r7, #8
 8004618:	4432      	add	r2, r6
 800461a:	f1a2 0108 	sub.w	r1, r2, #8
 800461e:	6854      	ldr	r4, [r2, #4]
 8004620:	428c      	cmp	r4, r1
 8004622:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8004626:	d102      	bne.n	800462e <_malloc_r+0x4a>
 8004628:	68d4      	ldr	r4, [r2, #12]
 800462a:	42a2      	cmp	r2, r4
 800462c:	d010      	beq.n	8004650 <_malloc_r+0x6c>
 800462e:	6863      	ldr	r3, [r4, #4]
 8004630:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8004634:	f023 0303 	bic.w	r3, r3, #3
 8004638:	60ca      	str	r2, [r1, #12]
 800463a:	4423      	add	r3, r4
 800463c:	6091      	str	r1, [r2, #8]
 800463e:	685a      	ldr	r2, [r3, #4]
 8004640:	f042 0201 	orr.w	r2, r2, #1
 8004644:	605a      	str	r2, [r3, #4]
 8004646:	4628      	mov	r0, r5
 8004648:	f000 fa0c 	bl	8004a64 <__malloc_unlock>
 800464c:	3408      	adds	r4, #8
 800464e:	e17b      	b.n	8004948 <_malloc_r+0x364>
 8004650:	3302      	adds	r3, #2
 8004652:	6934      	ldr	r4, [r6, #16]
 8004654:	499f      	ldr	r1, [pc, #636]	; (80048d4 <_malloc_r+0x2f0>)
 8004656:	428c      	cmp	r4, r1
 8004658:	d077      	beq.n	800474a <_malloc_r+0x166>
 800465a:	6862      	ldr	r2, [r4, #4]
 800465c:	f022 0c03 	bic.w	ip, r2, #3
 8004660:	ebac 0007 	sub.w	r0, ip, r7
 8004664:	280f      	cmp	r0, #15
 8004666:	dd48      	ble.n	80046fa <_malloc_r+0x116>
 8004668:	19e2      	adds	r2, r4, r7
 800466a:	f040 0301 	orr.w	r3, r0, #1
 800466e:	f047 0701 	orr.w	r7, r7, #1
 8004672:	6067      	str	r7, [r4, #4]
 8004674:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8004678:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800467c:	6053      	str	r3, [r2, #4]
 800467e:	f844 000c 	str.w	r0, [r4, ip]
 8004682:	e7e0      	b.n	8004646 <_malloc_r+0x62>
 8004684:	0a7b      	lsrs	r3, r7, #9
 8004686:	d02a      	beq.n	80046de <_malloc_r+0xfa>
 8004688:	2b04      	cmp	r3, #4
 800468a:	d812      	bhi.n	80046b2 <_malloc_r+0xce>
 800468c:	09bb      	lsrs	r3, r7, #6
 800468e:	3338      	adds	r3, #56	; 0x38
 8004690:	1c5a      	adds	r2, r3, #1
 8004692:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8004696:	f1a2 0c08 	sub.w	ip, r2, #8
 800469a:	6854      	ldr	r4, [r2, #4]
 800469c:	4564      	cmp	r4, ip
 800469e:	d006      	beq.n	80046ae <_malloc_r+0xca>
 80046a0:	6862      	ldr	r2, [r4, #4]
 80046a2:	f022 0203 	bic.w	r2, r2, #3
 80046a6:	1bd0      	subs	r0, r2, r7
 80046a8:	280f      	cmp	r0, #15
 80046aa:	dd1c      	ble.n	80046e6 <_malloc_r+0x102>
 80046ac:	3b01      	subs	r3, #1
 80046ae:	3301      	adds	r3, #1
 80046b0:	e7cf      	b.n	8004652 <_malloc_r+0x6e>
 80046b2:	2b14      	cmp	r3, #20
 80046b4:	d801      	bhi.n	80046ba <_malloc_r+0xd6>
 80046b6:	335b      	adds	r3, #91	; 0x5b
 80046b8:	e7ea      	b.n	8004690 <_malloc_r+0xac>
 80046ba:	2b54      	cmp	r3, #84	; 0x54
 80046bc:	d802      	bhi.n	80046c4 <_malloc_r+0xe0>
 80046be:	0b3b      	lsrs	r3, r7, #12
 80046c0:	336e      	adds	r3, #110	; 0x6e
 80046c2:	e7e5      	b.n	8004690 <_malloc_r+0xac>
 80046c4:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80046c8:	d802      	bhi.n	80046d0 <_malloc_r+0xec>
 80046ca:	0bfb      	lsrs	r3, r7, #15
 80046cc:	3377      	adds	r3, #119	; 0x77
 80046ce:	e7df      	b.n	8004690 <_malloc_r+0xac>
 80046d0:	f240 5254 	movw	r2, #1364	; 0x554
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d804      	bhi.n	80046e2 <_malloc_r+0xfe>
 80046d8:	0cbb      	lsrs	r3, r7, #18
 80046da:	337c      	adds	r3, #124	; 0x7c
 80046dc:	e7d8      	b.n	8004690 <_malloc_r+0xac>
 80046de:	233f      	movs	r3, #63	; 0x3f
 80046e0:	e7d6      	b.n	8004690 <_malloc_r+0xac>
 80046e2:	237e      	movs	r3, #126	; 0x7e
 80046e4:	e7d4      	b.n	8004690 <_malloc_r+0xac>
 80046e6:	2800      	cmp	r0, #0
 80046e8:	68e1      	ldr	r1, [r4, #12]
 80046ea:	db04      	blt.n	80046f6 <_malloc_r+0x112>
 80046ec:	68a3      	ldr	r3, [r4, #8]
 80046ee:	60d9      	str	r1, [r3, #12]
 80046f0:	608b      	str	r3, [r1, #8]
 80046f2:	18a3      	adds	r3, r4, r2
 80046f4:	e7a3      	b.n	800463e <_malloc_r+0x5a>
 80046f6:	460c      	mov	r4, r1
 80046f8:	e7d0      	b.n	800469c <_malloc_r+0xb8>
 80046fa:	2800      	cmp	r0, #0
 80046fc:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8004700:	db07      	blt.n	8004712 <_malloc_r+0x12e>
 8004702:	44a4      	add	ip, r4
 8004704:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8004708:	f043 0301 	orr.w	r3, r3, #1
 800470c:	f8cc 3004 	str.w	r3, [ip, #4]
 8004710:	e799      	b.n	8004646 <_malloc_r+0x62>
 8004712:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8004716:	6870      	ldr	r0, [r6, #4]
 8004718:	f080 8095 	bcs.w	8004846 <_malloc_r+0x262>
 800471c:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8004720:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8004724:	f04f 0c01 	mov.w	ip, #1
 8004728:	3201      	adds	r2, #1
 800472a:	fa0c fc0e 	lsl.w	ip, ip, lr
 800472e:	ea4c 0000 	orr.w	r0, ip, r0
 8004732:	6070      	str	r0, [r6, #4]
 8004734:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8004738:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800473c:	3808      	subs	r0, #8
 800473e:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8004742:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8004746:	f8cc 400c 	str.w	r4, [ip, #12]
 800474a:	1098      	asrs	r0, r3, #2
 800474c:	2201      	movs	r2, #1
 800474e:	4082      	lsls	r2, r0
 8004750:	6870      	ldr	r0, [r6, #4]
 8004752:	4290      	cmp	r0, r2
 8004754:	d326      	bcc.n	80047a4 <_malloc_r+0x1c0>
 8004756:	4210      	tst	r0, r2
 8004758:	d106      	bne.n	8004768 <_malloc_r+0x184>
 800475a:	f023 0303 	bic.w	r3, r3, #3
 800475e:	0052      	lsls	r2, r2, #1
 8004760:	4210      	tst	r0, r2
 8004762:	f103 0304 	add.w	r3, r3, #4
 8004766:	d0fa      	beq.n	800475e <_malloc_r+0x17a>
 8004768:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 800476c:	46c1      	mov	r9, r8
 800476e:	469e      	mov	lr, r3
 8004770:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8004774:	454c      	cmp	r4, r9
 8004776:	f040 80b9 	bne.w	80048ec <_malloc_r+0x308>
 800477a:	f10e 0e01 	add.w	lr, lr, #1
 800477e:	f01e 0f03 	tst.w	lr, #3
 8004782:	f109 0908 	add.w	r9, r9, #8
 8004786:	d1f3      	bne.n	8004770 <_malloc_r+0x18c>
 8004788:	0798      	lsls	r0, r3, #30
 800478a:	f040 80e3 	bne.w	8004954 <_malloc_r+0x370>
 800478e:	6873      	ldr	r3, [r6, #4]
 8004790:	ea23 0302 	bic.w	r3, r3, r2
 8004794:	6073      	str	r3, [r6, #4]
 8004796:	6870      	ldr	r0, [r6, #4]
 8004798:	0052      	lsls	r2, r2, #1
 800479a:	4290      	cmp	r0, r2
 800479c:	d302      	bcc.n	80047a4 <_malloc_r+0x1c0>
 800479e:	2a00      	cmp	r2, #0
 80047a0:	f040 80e5 	bne.w	800496e <_malloc_r+0x38a>
 80047a4:	f8d6 a008 	ldr.w	sl, [r6, #8]
 80047a8:	f8da 3004 	ldr.w	r3, [sl, #4]
 80047ac:	f023 0903 	bic.w	r9, r3, #3
 80047b0:	45b9      	cmp	r9, r7
 80047b2:	d304      	bcc.n	80047be <_malloc_r+0x1da>
 80047b4:	eba9 0207 	sub.w	r2, r9, r7
 80047b8:	2a0f      	cmp	r2, #15
 80047ba:	f300 8141 	bgt.w	8004a40 <_malloc_r+0x45c>
 80047be:	4b46      	ldr	r3, [pc, #280]	; (80048d8 <_malloc_r+0x2f4>)
 80047c0:	6819      	ldr	r1, [r3, #0]
 80047c2:	3110      	adds	r1, #16
 80047c4:	4439      	add	r1, r7
 80047c6:	2008      	movs	r0, #8
 80047c8:	9101      	str	r1, [sp, #4]
 80047ca:	f002 fc3d 	bl	8007048 <sysconf>
 80047ce:	4a43      	ldr	r2, [pc, #268]	; (80048dc <_malloc_r+0x2f8>)
 80047d0:	9901      	ldr	r1, [sp, #4]
 80047d2:	6813      	ldr	r3, [r2, #0]
 80047d4:	3301      	adds	r3, #1
 80047d6:	bf1f      	itttt	ne
 80047d8:	f101 31ff 	addne.w	r1, r1, #4294967295
 80047dc:	1809      	addne	r1, r1, r0
 80047de:	4243      	negne	r3, r0
 80047e0:	4019      	andne	r1, r3
 80047e2:	4680      	mov	r8, r0
 80047e4:	4628      	mov	r0, r5
 80047e6:	9101      	str	r1, [sp, #4]
 80047e8:	f002 fc0a 	bl	8007000 <_sbrk_r>
 80047ec:	1c42      	adds	r2, r0, #1
 80047ee:	eb0a 0b09 	add.w	fp, sl, r9
 80047f2:	4604      	mov	r4, r0
 80047f4:	f000 80f7 	beq.w	80049e6 <_malloc_r+0x402>
 80047f8:	4583      	cmp	fp, r0
 80047fa:	9901      	ldr	r1, [sp, #4]
 80047fc:	4a37      	ldr	r2, [pc, #220]	; (80048dc <_malloc_r+0x2f8>)
 80047fe:	d902      	bls.n	8004806 <_malloc_r+0x222>
 8004800:	45b2      	cmp	sl, r6
 8004802:	f040 80f0 	bne.w	80049e6 <_malloc_r+0x402>
 8004806:	4b36      	ldr	r3, [pc, #216]	; (80048e0 <_malloc_r+0x2fc>)
 8004808:	6818      	ldr	r0, [r3, #0]
 800480a:	45a3      	cmp	fp, r4
 800480c:	eb00 0e01 	add.w	lr, r0, r1
 8004810:	f8c3 e000 	str.w	lr, [r3]
 8004814:	f108 3cff 	add.w	ip, r8, #4294967295
 8004818:	f040 80ab 	bne.w	8004972 <_malloc_r+0x38e>
 800481c:	ea1b 0f0c 	tst.w	fp, ip
 8004820:	f040 80a7 	bne.w	8004972 <_malloc_r+0x38e>
 8004824:	68b2      	ldr	r2, [r6, #8]
 8004826:	4449      	add	r1, r9
 8004828:	f041 0101 	orr.w	r1, r1, #1
 800482c:	6051      	str	r1, [r2, #4]
 800482e:	4a2d      	ldr	r2, [pc, #180]	; (80048e4 <_malloc_r+0x300>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	6811      	ldr	r1, [r2, #0]
 8004834:	428b      	cmp	r3, r1
 8004836:	bf88      	it	hi
 8004838:	6013      	strhi	r3, [r2, #0]
 800483a:	4a2b      	ldr	r2, [pc, #172]	; (80048e8 <_malloc_r+0x304>)
 800483c:	6811      	ldr	r1, [r2, #0]
 800483e:	428b      	cmp	r3, r1
 8004840:	bf88      	it	hi
 8004842:	6013      	strhi	r3, [r2, #0]
 8004844:	e0cf      	b.n	80049e6 <_malloc_r+0x402>
 8004846:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 800484a:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800484e:	d218      	bcs.n	8004882 <_malloc_r+0x29e>
 8004850:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8004854:	3238      	adds	r2, #56	; 0x38
 8004856:	f102 0e01 	add.w	lr, r2, #1
 800485a:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 800485e:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8004862:	45f0      	cmp	r8, lr
 8004864:	d12b      	bne.n	80048be <_malloc_r+0x2da>
 8004866:	1092      	asrs	r2, r2, #2
 8004868:	f04f 0c01 	mov.w	ip, #1
 800486c:	fa0c f202 	lsl.w	r2, ip, r2
 8004870:	4302      	orrs	r2, r0
 8004872:	6072      	str	r2, [r6, #4]
 8004874:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8004878:	f8c8 4008 	str.w	r4, [r8, #8]
 800487c:	f8ce 400c 	str.w	r4, [lr, #12]
 8004880:	e763      	b.n	800474a <_malloc_r+0x166>
 8004882:	2a14      	cmp	r2, #20
 8004884:	d801      	bhi.n	800488a <_malloc_r+0x2a6>
 8004886:	325b      	adds	r2, #91	; 0x5b
 8004888:	e7e5      	b.n	8004856 <_malloc_r+0x272>
 800488a:	2a54      	cmp	r2, #84	; 0x54
 800488c:	d803      	bhi.n	8004896 <_malloc_r+0x2b2>
 800488e:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8004892:	326e      	adds	r2, #110	; 0x6e
 8004894:	e7df      	b.n	8004856 <_malloc_r+0x272>
 8004896:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800489a:	d803      	bhi.n	80048a4 <_malloc_r+0x2c0>
 800489c:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 80048a0:	3277      	adds	r2, #119	; 0x77
 80048a2:	e7d8      	b.n	8004856 <_malloc_r+0x272>
 80048a4:	f240 5e54 	movw	lr, #1364	; 0x554
 80048a8:	4572      	cmp	r2, lr
 80048aa:	bf9a      	itte	ls
 80048ac:	ea4f 429c 	movls.w	r2, ip, lsr #18
 80048b0:	327c      	addls	r2, #124	; 0x7c
 80048b2:	227e      	movhi	r2, #126	; 0x7e
 80048b4:	e7cf      	b.n	8004856 <_malloc_r+0x272>
 80048b6:	f8de e008 	ldr.w	lr, [lr, #8]
 80048ba:	45f0      	cmp	r8, lr
 80048bc:	d005      	beq.n	80048ca <_malloc_r+0x2e6>
 80048be:	f8de 2004 	ldr.w	r2, [lr, #4]
 80048c2:	f022 0203 	bic.w	r2, r2, #3
 80048c6:	4562      	cmp	r2, ip
 80048c8:	d8f5      	bhi.n	80048b6 <_malloc_r+0x2d2>
 80048ca:	f8de 800c 	ldr.w	r8, [lr, #12]
 80048ce:	e7d1      	b.n	8004874 <_malloc_r+0x290>
 80048d0:	20000148 	.word	0x20000148
 80048d4:	20000150 	.word	0x20000150
 80048d8:	20000944 	.word	0x20000944
 80048dc:	20000550 	.word	0x20000550
 80048e0:	20000914 	.word	0x20000914
 80048e4:	2000093c 	.word	0x2000093c
 80048e8:	20000940 	.word	0x20000940
 80048ec:	6860      	ldr	r0, [r4, #4]
 80048ee:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 80048f2:	f020 0003 	bic.w	r0, r0, #3
 80048f6:	eba0 0a07 	sub.w	sl, r0, r7
 80048fa:	f1ba 0f0f 	cmp.w	sl, #15
 80048fe:	dd12      	ble.n	8004926 <_malloc_r+0x342>
 8004900:	68a3      	ldr	r3, [r4, #8]
 8004902:	19e2      	adds	r2, r4, r7
 8004904:	f047 0701 	orr.w	r7, r7, #1
 8004908:	6067      	str	r7, [r4, #4]
 800490a:	f8c3 c00c 	str.w	ip, [r3, #12]
 800490e:	f8cc 3008 	str.w	r3, [ip, #8]
 8004912:	f04a 0301 	orr.w	r3, sl, #1
 8004916:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800491a:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800491e:	6053      	str	r3, [r2, #4]
 8004920:	f844 a000 	str.w	sl, [r4, r0]
 8004924:	e68f      	b.n	8004646 <_malloc_r+0x62>
 8004926:	f1ba 0f00 	cmp.w	sl, #0
 800492a:	db11      	blt.n	8004950 <_malloc_r+0x36c>
 800492c:	4420      	add	r0, r4
 800492e:	6843      	ldr	r3, [r0, #4]
 8004930:	f043 0301 	orr.w	r3, r3, #1
 8004934:	6043      	str	r3, [r0, #4]
 8004936:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800493a:	4628      	mov	r0, r5
 800493c:	f8c3 c00c 	str.w	ip, [r3, #12]
 8004940:	f8cc 3008 	str.w	r3, [ip, #8]
 8004944:	f000 f88e 	bl	8004a64 <__malloc_unlock>
 8004948:	4620      	mov	r0, r4
 800494a:	b003      	add	sp, #12
 800494c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004950:	4664      	mov	r4, ip
 8004952:	e70f      	b.n	8004774 <_malloc_r+0x190>
 8004954:	f858 0908 	ldr.w	r0, [r8], #-8
 8004958:	4540      	cmp	r0, r8
 800495a:	f103 33ff 	add.w	r3, r3, #4294967295
 800495e:	f43f af13 	beq.w	8004788 <_malloc_r+0x1a4>
 8004962:	e718      	b.n	8004796 <_malloc_r+0x1b2>
 8004964:	3304      	adds	r3, #4
 8004966:	0052      	lsls	r2, r2, #1
 8004968:	4210      	tst	r0, r2
 800496a:	d0fb      	beq.n	8004964 <_malloc_r+0x380>
 800496c:	e6fc      	b.n	8004768 <_malloc_r+0x184>
 800496e:	4673      	mov	r3, lr
 8004970:	e7fa      	b.n	8004968 <_malloc_r+0x384>
 8004972:	6810      	ldr	r0, [r2, #0]
 8004974:	3001      	adds	r0, #1
 8004976:	bf1b      	ittet	ne
 8004978:	eba4 0b0b 	subne.w	fp, r4, fp
 800497c:	eb0b 020e 	addne.w	r2, fp, lr
 8004980:	6014      	streq	r4, [r2, #0]
 8004982:	601a      	strne	r2, [r3, #0]
 8004984:	f014 0b07 	ands.w	fp, r4, #7
 8004988:	bf1a      	itte	ne
 800498a:	f1cb 0008 	rsbne	r0, fp, #8
 800498e:	1824      	addne	r4, r4, r0
 8004990:	4658      	moveq	r0, fp
 8004992:	1862      	adds	r2, r4, r1
 8004994:	ea02 010c 	and.w	r1, r2, ip
 8004998:	4480      	add	r8, r0
 800499a:	eba8 0801 	sub.w	r8, r8, r1
 800499e:	ea08 080c 	and.w	r8, r8, ip
 80049a2:	4641      	mov	r1, r8
 80049a4:	4628      	mov	r0, r5
 80049a6:	9201      	str	r2, [sp, #4]
 80049a8:	f002 fb2a 	bl	8007000 <_sbrk_r>
 80049ac:	1c43      	adds	r3, r0, #1
 80049ae:	9a01      	ldr	r2, [sp, #4]
 80049b0:	4b28      	ldr	r3, [pc, #160]	; (8004a54 <_malloc_r+0x470>)
 80049b2:	d107      	bne.n	80049c4 <_malloc_r+0x3e0>
 80049b4:	f1bb 0f00 	cmp.w	fp, #0
 80049b8:	d023      	beq.n	8004a02 <_malloc_r+0x41e>
 80049ba:	f1ab 0008 	sub.w	r0, fp, #8
 80049be:	4410      	add	r0, r2
 80049c0:	f04f 0800 	mov.w	r8, #0
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	60b4      	str	r4, [r6, #8]
 80049c8:	1b00      	subs	r0, r0, r4
 80049ca:	4440      	add	r0, r8
 80049cc:	4442      	add	r2, r8
 80049ce:	f040 0001 	orr.w	r0, r0, #1
 80049d2:	45b2      	cmp	sl, r6
 80049d4:	601a      	str	r2, [r3, #0]
 80049d6:	6060      	str	r0, [r4, #4]
 80049d8:	f43f af29 	beq.w	800482e <_malloc_r+0x24a>
 80049dc:	f1b9 0f0f 	cmp.w	r9, #15
 80049e0:	d812      	bhi.n	8004a08 <_malloc_r+0x424>
 80049e2:	2301      	movs	r3, #1
 80049e4:	6063      	str	r3, [r4, #4]
 80049e6:	68b3      	ldr	r3, [r6, #8]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	f023 0303 	bic.w	r3, r3, #3
 80049ee:	42bb      	cmp	r3, r7
 80049f0:	eba3 0207 	sub.w	r2, r3, r7
 80049f4:	d301      	bcc.n	80049fa <_malloc_r+0x416>
 80049f6:	2a0f      	cmp	r2, #15
 80049f8:	dc22      	bgt.n	8004a40 <_malloc_r+0x45c>
 80049fa:	4628      	mov	r0, r5
 80049fc:	f000 f832 	bl	8004a64 <__malloc_unlock>
 8004a00:	e5fc      	b.n	80045fc <_malloc_r+0x18>
 8004a02:	4610      	mov	r0, r2
 8004a04:	46d8      	mov	r8, fp
 8004a06:	e7dd      	b.n	80049c4 <_malloc_r+0x3e0>
 8004a08:	f8da 2004 	ldr.w	r2, [sl, #4]
 8004a0c:	f1a9 090c 	sub.w	r9, r9, #12
 8004a10:	f029 0907 	bic.w	r9, r9, #7
 8004a14:	f002 0201 	and.w	r2, r2, #1
 8004a18:	ea42 0209 	orr.w	r2, r2, r9
 8004a1c:	f8ca 2004 	str.w	r2, [sl, #4]
 8004a20:	2105      	movs	r1, #5
 8004a22:	eb0a 0209 	add.w	r2, sl, r9
 8004a26:	f1b9 0f0f 	cmp.w	r9, #15
 8004a2a:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8004a2e:	f67f aefe 	bls.w	800482e <_malloc_r+0x24a>
 8004a32:	f10a 0108 	add.w	r1, sl, #8
 8004a36:	4628      	mov	r0, r5
 8004a38:	f7ff fd14 	bl	8004464 <_free_r>
 8004a3c:	4b05      	ldr	r3, [pc, #20]	; (8004a54 <_malloc_r+0x470>)
 8004a3e:	e6f6      	b.n	800482e <_malloc_r+0x24a>
 8004a40:	68b4      	ldr	r4, [r6, #8]
 8004a42:	f047 0301 	orr.w	r3, r7, #1
 8004a46:	4427      	add	r7, r4
 8004a48:	f042 0201 	orr.w	r2, r2, #1
 8004a4c:	6063      	str	r3, [r4, #4]
 8004a4e:	60b7      	str	r7, [r6, #8]
 8004a50:	607a      	str	r2, [r7, #4]
 8004a52:	e5f8      	b.n	8004646 <_malloc_r+0x62>
 8004a54:	20000914 	.word	0x20000914

08004a58 <__malloc_lock>:
 8004a58:	4801      	ldr	r0, [pc, #4]	; (8004a60 <__malloc_lock+0x8>)
 8004a5a:	f7ff bc9d 	b.w	8004398 <__retarget_lock_acquire_recursive>
 8004a5e:	bf00      	nop
 8004a60:	2000090d 	.word	0x2000090d

08004a64 <__malloc_unlock>:
 8004a64:	4801      	ldr	r0, [pc, #4]	; (8004a6c <__malloc_unlock+0x8>)
 8004a66:	f7ff bc98 	b.w	800439a <__retarget_lock_release_recursive>
 8004a6a:	bf00      	nop
 8004a6c:	2000090d 	.word	0x2000090d

08004a70 <_vfprintf_r>:
 8004a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a74:	ed2d 8b04 	vpush	{d8-d9}
 8004a78:	b0cf      	sub	sp, #316	; 0x13c
 8004a7a:	468b      	mov	fp, r1
 8004a7c:	4691      	mov	r9, r2
 8004a7e:	461c      	mov	r4, r3
 8004a80:	461d      	mov	r5, r3
 8004a82:	4682      	mov	sl, r0
 8004a84:	f002 fab8 	bl	8006ff8 <_localeconv_r>
 8004a88:	6803      	ldr	r3, [r0, #0]
 8004a8a:	9313      	str	r3, [sp, #76]	; 0x4c
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f7fb fba7 	bl	80001e0 <strlen>
 8004a92:	900e      	str	r0, [sp, #56]	; 0x38
 8004a94:	f1ba 0f00 	cmp.w	sl, #0
 8004a98:	d005      	beq.n	8004aa6 <_vfprintf_r+0x36>
 8004a9a:	f8da 3034 	ldr.w	r3, [sl, #52]	; 0x34
 8004a9e:	b913      	cbnz	r3, 8004aa6 <_vfprintf_r+0x36>
 8004aa0:	4650      	mov	r0, sl
 8004aa2:	f7ff fb25 	bl	80040f0 <__sinit>
 8004aa6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
 8004aaa:	07d8      	lsls	r0, r3, #31
 8004aac:	d407      	bmi.n	8004abe <_vfprintf_r+0x4e>
 8004aae:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8004ab2:	0599      	lsls	r1, r3, #22
 8004ab4:	d403      	bmi.n	8004abe <_vfprintf_r+0x4e>
 8004ab6:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
 8004aba:	f7ff fc6d 	bl	8004398 <__retarget_lock_acquire_recursive>
 8004abe:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 8004ac2:	049a      	lsls	r2, r3, #18
 8004ac4:	d409      	bmi.n	8004ada <_vfprintf_r+0x6a>
 8004ac6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004aca:	f8ab 300c 	strh.w	r3, [fp, #12]
 8004ace:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
 8004ad2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004ad6:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
 8004ada:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8004ade:	071b      	lsls	r3, r3, #28
 8004ae0:	d502      	bpl.n	8004ae8 <_vfprintf_r+0x78>
 8004ae2:	f8db 3010 	ldr.w	r3, [fp, #16]
 8004ae6:	b9d3      	cbnz	r3, 8004b1e <_vfprintf_r+0xae>
 8004ae8:	4659      	mov	r1, fp
 8004aea:	4650      	mov	r0, sl
 8004aec:	f002 f98e 	bl	8006e0c <__swsetup_r>
 8004af0:	b1a8      	cbz	r0, 8004b1e <_vfprintf_r+0xae>
 8004af2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
 8004af6:	07df      	lsls	r7, r3, #31
 8004af8:	d508      	bpl.n	8004b0c <_vfprintf_r+0x9c>
 8004afa:	f04f 33ff 	mov.w	r3, #4294967295
 8004afe:	930f      	str	r3, [sp, #60]	; 0x3c
 8004b00:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004b02:	b04f      	add	sp, #316	; 0x13c
 8004b04:	ecbd 8b04 	vpop	{d8-d9}
 8004b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b0c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8004b10:	059e      	lsls	r6, r3, #22
 8004b12:	d4f2      	bmi.n	8004afa <_vfprintf_r+0x8a>
 8004b14:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
 8004b18:	f7ff fc3f 	bl	800439a <__retarget_lock_release_recursive>
 8004b1c:	e7ed      	b.n	8004afa <_vfprintf_r+0x8a>
 8004b1e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8004b22:	f003 021a 	and.w	r2, r3, #26
 8004b26:	2a0a      	cmp	r2, #10
 8004b28:	d118      	bne.n	8004b5c <_vfprintf_r+0xec>
 8004b2a:	f9bb 200e 	ldrsh.w	r2, [fp, #14]
 8004b2e:	2a00      	cmp	r2, #0
 8004b30:	db14      	blt.n	8004b5c <_vfprintf_r+0xec>
 8004b32:	f8db 2064 	ldr.w	r2, [fp, #100]	; 0x64
 8004b36:	07d5      	lsls	r5, r2, #31
 8004b38:	d405      	bmi.n	8004b46 <_vfprintf_r+0xd6>
 8004b3a:	0598      	lsls	r0, r3, #22
 8004b3c:	d403      	bmi.n	8004b46 <_vfprintf_r+0xd6>
 8004b3e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
 8004b42:	f7ff fc2a 	bl	800439a <__retarget_lock_release_recursive>
 8004b46:	4623      	mov	r3, r4
 8004b48:	464a      	mov	r2, r9
 8004b4a:	4659      	mov	r1, fp
 8004b4c:	4650      	mov	r0, sl
 8004b4e:	b04f      	add	sp, #316	; 0x13c
 8004b50:	ecbd 8b04 	vpop	{d8-d9}
 8004b54:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b58:	f001 b9be 	b.w	8005ed8 <__sbprintf>
 8004b5c:	ed9f 7b92 	vldr	d7, [pc, #584]	; 8004da8 <_vfprintf_r+0x338>
 8004b60:	2300      	movs	r3, #0
 8004b62:	e9cd 3323 	strd	r3, r3, [sp, #140]	; 0x8c
 8004b66:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8004b6a:	e9cd 3315 	strd	r3, r3, [sp, #84]	; 0x54
 8004b6e:	ac25      	add	r4, sp, #148	; 0x94
 8004b70:	9422      	str	r4, [sp, #136]	; 0x88
 8004b72:	9305      	str	r3, [sp, #20]
 8004b74:	930a      	str	r3, [sp, #40]	; 0x28
 8004b76:	9312      	str	r3, [sp, #72]	; 0x48
 8004b78:	9314      	str	r3, [sp, #80]	; 0x50
 8004b7a:	930f      	str	r3, [sp, #60]	; 0x3c
 8004b7c:	464b      	mov	r3, r9
 8004b7e:	461e      	mov	r6, r3
 8004b80:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b84:	b10a      	cbz	r2, 8004b8a <_vfprintf_r+0x11a>
 8004b86:	2a25      	cmp	r2, #37	; 0x25
 8004b88:	d1f9      	bne.n	8004b7e <_vfprintf_r+0x10e>
 8004b8a:	ebb6 0709 	subs.w	r7, r6, r9
 8004b8e:	d00d      	beq.n	8004bac <_vfprintf_r+0x13c>
 8004b90:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004b92:	443b      	add	r3, r7
 8004b94:	9324      	str	r3, [sp, #144]	; 0x90
 8004b96:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004b98:	3301      	adds	r3, #1
 8004b9a:	2b07      	cmp	r3, #7
 8004b9c:	e9c4 9700 	strd	r9, r7, [r4]
 8004ba0:	9323      	str	r3, [sp, #140]	; 0x8c
 8004ba2:	dc79      	bgt.n	8004c98 <_vfprintf_r+0x228>
 8004ba4:	3408      	adds	r4, #8
 8004ba6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004ba8:	443b      	add	r3, r7
 8004baa:	930f      	str	r3, [sp, #60]	; 0x3c
 8004bac:	7833      	ldrb	r3, [r6, #0]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	f001 814e 	beq.w	8005e50 <_vfprintf_r+0x13e0>
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	f04f 32ff 	mov.w	r2, #4294967295
 8004bba:	3601      	adds	r6, #1
 8004bbc:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8004bc0:	9204      	str	r2, [sp, #16]
 8004bc2:	9310      	str	r3, [sp, #64]	; 0x40
 8004bc4:	4698      	mov	r8, r3
 8004bc6:	270a      	movs	r7, #10
 8004bc8:	212b      	movs	r1, #43	; 0x2b
 8004bca:	4633      	mov	r3, r6
 8004bcc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004bd0:	9207      	str	r2, [sp, #28]
 8004bd2:	930b      	str	r3, [sp, #44]	; 0x2c
 8004bd4:	9b07      	ldr	r3, [sp, #28]
 8004bd6:	3b20      	subs	r3, #32
 8004bd8:	2b5a      	cmp	r3, #90	; 0x5a
 8004bda:	f200 85c4 	bhi.w	8005766 <_vfprintf_r+0xcf6>
 8004bde:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004be2:	007e      	.short	0x007e
 8004be4:	05c205c2 	.word	0x05c205c2
 8004be8:	05c20086 	.word	0x05c20086
 8004bec:	05c205c2 	.word	0x05c205c2
 8004bf0:	05c20065 	.word	0x05c20065
 8004bf4:	008905c2 	.word	0x008905c2
 8004bf8:	05c20093 	.word	0x05c20093
 8004bfc:	00960090 	.word	0x00960090
 8004c00:	00b205c2 	.word	0x00b205c2
 8004c04:	00b500b5 	.word	0x00b500b5
 8004c08:	00b500b5 	.word	0x00b500b5
 8004c0c:	00b500b5 	.word	0x00b500b5
 8004c10:	00b500b5 	.word	0x00b500b5
 8004c14:	05c200b5 	.word	0x05c200b5
 8004c18:	05c205c2 	.word	0x05c205c2
 8004c1c:	05c205c2 	.word	0x05c205c2
 8004c20:	05c205c2 	.word	0x05c205c2
 8004c24:	05c2012a 	.word	0x05c2012a
 8004c28:	00fa00e7 	.word	0x00fa00e7
 8004c2c:	012a012a 	.word	0x012a012a
 8004c30:	05c2012a 	.word	0x05c2012a
 8004c34:	05c205c2 	.word	0x05c205c2
 8004c38:	00c505c2 	.word	0x00c505c2
 8004c3c:	05c205c2 	.word	0x05c205c2
 8004c40:	05c204a2 	.word	0x05c204a2
 8004c44:	05c205c2 	.word	0x05c205c2
 8004c48:	05c204eb 	.word	0x05c204eb
 8004c4c:	05c2050c 	.word	0x05c2050c
 8004c50:	052e05c2 	.word	0x052e05c2
 8004c54:	05c205c2 	.word	0x05c205c2
 8004c58:	05c205c2 	.word	0x05c205c2
 8004c5c:	05c205c2 	.word	0x05c205c2
 8004c60:	05c205c2 	.word	0x05c205c2
 8004c64:	05c2012a 	.word	0x05c2012a
 8004c68:	00fc00e7 	.word	0x00fc00e7
 8004c6c:	012a012a 	.word	0x012a012a
 8004c70:	00c8012a 	.word	0x00c8012a
 8004c74:	00dc00fc 	.word	0x00dc00fc
 8004c78:	00d505c2 	.word	0x00d505c2
 8004c7c:	047d05c2 	.word	0x047d05c2
 8004c80:	04da04a4 	.word	0x04da04a4
 8004c84:	05c200dc 	.word	0x05c200dc
 8004c88:	007c04eb 	.word	0x007c04eb
 8004c8c:	05c2050e 	.word	0x05c2050e
 8004c90:	054d05c2 	.word	0x054d05c2
 8004c94:	007c05c2 	.word	0x007c05c2
 8004c98:	aa22      	add	r2, sp, #136	; 0x88
 8004c9a:	4659      	mov	r1, fp
 8004c9c:	4650      	mov	r0, sl
 8004c9e:	f001 f95b 	bl	8005f58 <__sprint_r>
 8004ca2:	2800      	cmp	r0, #0
 8004ca4:	f040 8135 	bne.w	8004f12 <_vfprintf_r+0x4a2>
 8004ca8:	ac25      	add	r4, sp, #148	; 0x94
 8004caa:	e77c      	b.n	8004ba6 <_vfprintf_r+0x136>
 8004cac:	4650      	mov	r0, sl
 8004cae:	f002 f9a3 	bl	8006ff8 <_localeconv_r>
 8004cb2:	6843      	ldr	r3, [r0, #4]
 8004cb4:	9314      	str	r3, [sp, #80]	; 0x50
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f7fb fa92 	bl	80001e0 <strlen>
 8004cbc:	9012      	str	r0, [sp, #72]	; 0x48
 8004cbe:	4650      	mov	r0, sl
 8004cc0:	f002 f99a 	bl	8006ff8 <_localeconv_r>
 8004cc4:	6883      	ldr	r3, [r0, #8]
 8004cc6:	930a      	str	r3, [sp, #40]	; 0x28
 8004cc8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004cca:	212b      	movs	r1, #43	; 0x2b
 8004ccc:	b12b      	cbz	r3, 8004cda <_vfprintf_r+0x26a>
 8004cce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cd0:	b11b      	cbz	r3, 8004cda <_vfprintf_r+0x26a>
 8004cd2:	781b      	ldrb	r3, [r3, #0]
 8004cd4:	b10b      	cbz	r3, 8004cda <_vfprintf_r+0x26a>
 8004cd6:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8004cda:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8004cdc:	e775      	b.n	8004bca <_vfprintf_r+0x15a>
 8004cde:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d1f9      	bne.n	8004cda <_vfprintf_r+0x26a>
 8004ce6:	2320      	movs	r3, #32
 8004ce8:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8004cec:	e7f5      	b.n	8004cda <_vfprintf_r+0x26a>
 8004cee:	f048 0801 	orr.w	r8, r8, #1
 8004cf2:	e7f2      	b.n	8004cda <_vfprintf_r+0x26a>
 8004cf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004cf8:	9310      	str	r3, [sp, #64]	; 0x40
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	daed      	bge.n	8004cda <_vfprintf_r+0x26a>
 8004cfe:	425b      	negs	r3, r3
 8004d00:	9310      	str	r3, [sp, #64]	; 0x40
 8004d02:	f048 0804 	orr.w	r8, r8, #4
 8004d06:	e7e8      	b.n	8004cda <_vfprintf_r+0x26a>
 8004d08:	f88d 106b 	strb.w	r1, [sp, #107]	; 0x6b
 8004d0c:	e7e5      	b.n	8004cda <_vfprintf_r+0x26a>
 8004d0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d10:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d14:	9207      	str	r2, [sp, #28]
 8004d16:	2a2a      	cmp	r2, #42	; 0x2a
 8004d18:	d112      	bne.n	8004d40 <_vfprintf_r+0x2d0>
 8004d1a:	f855 2b04 	ldr.w	r2, [r5], #4
 8004d1e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004d20:	ea42 72e2 	orr.w	r2, r2, r2, asr #31
 8004d24:	9204      	str	r2, [sp, #16]
 8004d26:	e7d8      	b.n	8004cda <_vfprintf_r+0x26a>
 8004d28:	9804      	ldr	r0, [sp, #16]
 8004d2a:	fb07 2200 	mla	r2, r7, r0, r2
 8004d2e:	9204      	str	r2, [sp, #16]
 8004d30:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d34:	9207      	str	r2, [sp, #28]
 8004d36:	9a07      	ldr	r2, [sp, #28]
 8004d38:	3a30      	subs	r2, #48	; 0x30
 8004d3a:	2a09      	cmp	r2, #9
 8004d3c:	d9f4      	bls.n	8004d28 <_vfprintf_r+0x2b8>
 8004d3e:	e748      	b.n	8004bd2 <_vfprintf_r+0x162>
 8004d40:	2200      	movs	r2, #0
 8004d42:	9204      	str	r2, [sp, #16]
 8004d44:	e7f7      	b.n	8004d36 <_vfprintf_r+0x2c6>
 8004d46:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8004d4a:	e7c6      	b.n	8004cda <_vfprintf_r+0x26a>
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d50:	9210      	str	r2, [sp, #64]	; 0x40
 8004d52:	9a07      	ldr	r2, [sp, #28]
 8004d54:	9810      	ldr	r0, [sp, #64]	; 0x40
 8004d56:	3a30      	subs	r2, #48	; 0x30
 8004d58:	fb07 2200 	mla	r2, r7, r0, r2
 8004d5c:	9210      	str	r2, [sp, #64]	; 0x40
 8004d5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d62:	9207      	str	r2, [sp, #28]
 8004d64:	3a30      	subs	r2, #48	; 0x30
 8004d66:	2a09      	cmp	r2, #9
 8004d68:	d9f3      	bls.n	8004d52 <_vfprintf_r+0x2e2>
 8004d6a:	e732      	b.n	8004bd2 <_vfprintf_r+0x162>
 8004d6c:	f048 0808 	orr.w	r8, r8, #8
 8004d70:	e7b3      	b.n	8004cda <_vfprintf_r+0x26a>
 8004d72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d74:	781b      	ldrb	r3, [r3, #0]
 8004d76:	2b68      	cmp	r3, #104	; 0x68
 8004d78:	bf01      	itttt	eq
 8004d7a:	9b0b      	ldreq	r3, [sp, #44]	; 0x2c
 8004d7c:	3301      	addeq	r3, #1
 8004d7e:	930b      	streq	r3, [sp, #44]	; 0x2c
 8004d80:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8004d84:	bf18      	it	ne
 8004d86:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 8004d8a:	e7a6      	b.n	8004cda <_vfprintf_r+0x26a>
 8004d8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d8e:	781b      	ldrb	r3, [r3, #0]
 8004d90:	2b6c      	cmp	r3, #108	; 0x6c
 8004d92:	d105      	bne.n	8004da0 <_vfprintf_r+0x330>
 8004d94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d96:	3301      	adds	r3, #1
 8004d98:	930b      	str	r3, [sp, #44]	; 0x2c
 8004d9a:	f048 0820 	orr.w	r8, r8, #32
 8004d9e:	e79c      	b.n	8004cda <_vfprintf_r+0x26a>
 8004da0:	f048 0810 	orr.w	r8, r8, #16
 8004da4:	e799      	b.n	8004cda <_vfprintf_r+0x26a>
 8004da6:	bf00      	nop
	...
 8004db0:	462a      	mov	r2, r5
 8004db2:	f852 3b04 	ldr.w	r3, [r2], #4
 8004db6:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 8004dba:	2300      	movs	r3, #0
 8004dbc:	9206      	str	r2, [sp, #24]
 8004dbe:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8004dc2:	2600      	movs	r6, #0
 8004dc4:	9303      	str	r3, [sp, #12]
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e9cd 6608 	strd	r6, r6, [sp, #32]
 8004dcc:	9304      	str	r3, [sp, #16]
 8004dce:	4635      	mov	r5, r6
 8004dd0:	f10d 09d4 	add.w	r9, sp, #212	; 0xd4
 8004dd4:	e1c6      	b.n	8005164 <_vfprintf_r+0x6f4>
 8004dd6:	f048 0810 	orr.w	r8, r8, #16
 8004dda:	f018 0f20 	tst.w	r8, #32
 8004dde:	d012      	beq.n	8004e06 <_vfprintf_r+0x396>
 8004de0:	3507      	adds	r5, #7
 8004de2:	f025 0307 	bic.w	r3, r5, #7
 8004de6:	461a      	mov	r2, r3
 8004de8:	685e      	ldr	r6, [r3, #4]
 8004dea:	f852 5b08 	ldr.w	r5, [r2], #8
 8004dee:	9206      	str	r2, [sp, #24]
 8004df0:	2e00      	cmp	r6, #0
 8004df2:	da06      	bge.n	8004e02 <_vfprintf_r+0x392>
 8004df4:	426d      	negs	r5, r5
 8004df6:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8004dfa:	eb66 0646 	sbc.w	r6, r6, r6, lsl #1
 8004dfe:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8004e02:	2301      	movs	r3, #1
 8004e04:	e3a2      	b.n	800554c <_vfprintf_r+0xadc>
 8004e06:	462b      	mov	r3, r5
 8004e08:	f018 0f10 	tst.w	r8, #16
 8004e0c:	f853 6b04 	ldr.w	r6, [r3], #4
 8004e10:	9306      	str	r3, [sp, #24]
 8004e12:	d002      	beq.n	8004e1a <_vfprintf_r+0x3aa>
 8004e14:	4635      	mov	r5, r6
 8004e16:	17f6      	asrs	r6, r6, #31
 8004e18:	e7ea      	b.n	8004df0 <_vfprintf_r+0x380>
 8004e1a:	f018 0f40 	tst.w	r8, #64	; 0x40
 8004e1e:	d003      	beq.n	8004e28 <_vfprintf_r+0x3b8>
 8004e20:	b235      	sxth	r5, r6
 8004e22:	f346 36c0 	sbfx	r6, r6, #15, #1
 8004e26:	e7e3      	b.n	8004df0 <_vfprintf_r+0x380>
 8004e28:	f418 7f00 	tst.w	r8, #512	; 0x200
 8004e2c:	d0f2      	beq.n	8004e14 <_vfprintf_r+0x3a4>
 8004e2e:	b275      	sxtb	r5, r6
 8004e30:	f346 16c0 	sbfx	r6, r6, #7, #1
 8004e34:	e7dc      	b.n	8004df0 <_vfprintf_r+0x380>
 8004e36:	3507      	adds	r5, #7
 8004e38:	f025 0307 	bic.w	r3, r5, #7
 8004e3c:	ecb3 7b02 	vldmia	r3!, {d7}
 8004e40:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8004e44:	9306      	str	r3, [sp, #24]
 8004e46:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004e48:	ee09 3a10 	vmov	s18, r3
 8004e4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004e4e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004e52:	ee09 3a90 	vmov	s19, r3
 8004e56:	f04f 32ff 	mov.w	r2, #4294967295
 8004e5a:	4b3f      	ldr	r3, [pc, #252]	; (8004f58 <_vfprintf_r+0x4e8>)
 8004e5c:	ec51 0b19 	vmov	r0, r1, d9
 8004e60:	f7fb fe6c 	bl	8000b3c <__aeabi_dcmpun>
 8004e64:	bb10      	cbnz	r0, 8004eac <_vfprintf_r+0x43c>
 8004e66:	4b3c      	ldr	r3, [pc, #240]	; (8004f58 <_vfprintf_r+0x4e8>)
 8004e68:	ec51 0b19 	vmov	r0, r1, d9
 8004e6c:	f04f 32ff 	mov.w	r2, #4294967295
 8004e70:	f7fb fe46 	bl	8000b00 <__aeabi_dcmple>
 8004e74:	b9d0      	cbnz	r0, 8004eac <_vfprintf_r+0x43c>
 8004e76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	f7fb fe35 	bl	8000aec <__aeabi_dcmplt>
 8004e82:	b110      	cbz	r0, 8004e8a <_vfprintf_r+0x41a>
 8004e84:	232d      	movs	r3, #45	; 0x2d
 8004e86:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8004e8a:	4a34      	ldr	r2, [pc, #208]	; (8004f5c <_vfprintf_r+0x4ec>)
 8004e8c:	4b34      	ldr	r3, [pc, #208]	; (8004f60 <_vfprintf_r+0x4f0>)
 8004e8e:	9907      	ldr	r1, [sp, #28]
 8004e90:	2947      	cmp	r1, #71	; 0x47
 8004e92:	bfd4      	ite	le
 8004e94:	4691      	movle	r9, r2
 8004e96:	4699      	movgt	r9, r3
 8004e98:	2100      	movs	r1, #0
 8004e9a:	2303      	movs	r3, #3
 8004e9c:	e9cd 1303 	strd	r1, r3, [sp, #12]
 8004ea0:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8004ea4:	2600      	movs	r6, #0
 8004ea6:	4633      	mov	r3, r6
 8004ea8:	f001 b80c 	b.w	8005ec4 <_vfprintf_r+0x1454>
 8004eac:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004eb0:	4610      	mov	r0, r2
 8004eb2:	4619      	mov	r1, r3
 8004eb4:	f7fb fe42 	bl	8000b3c <__aeabi_dcmpun>
 8004eb8:	b140      	cbz	r0, 8004ecc <_vfprintf_r+0x45c>
 8004eba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ebc:	4a29      	ldr	r2, [pc, #164]	; (8004f64 <_vfprintf_r+0x4f4>)
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	bfbc      	itt	lt
 8004ec2:	232d      	movlt	r3, #45	; 0x2d
 8004ec4:	f88d 306b 	strblt.w	r3, [sp, #107]	; 0x6b
 8004ec8:	4b27      	ldr	r3, [pc, #156]	; (8004f68 <_vfprintf_r+0x4f8>)
 8004eca:	e7e0      	b.n	8004e8e <_vfprintf_r+0x41e>
 8004ecc:	9b07      	ldr	r3, [sp, #28]
 8004ece:	f023 0320 	bic.w	r3, r3, #32
 8004ed2:	2b41      	cmp	r3, #65	; 0x41
 8004ed4:	9308      	str	r3, [sp, #32]
 8004ed6:	d12e      	bne.n	8004f36 <_vfprintf_r+0x4c6>
 8004ed8:	2330      	movs	r3, #48	; 0x30
 8004eda:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 8004ede:	9b07      	ldr	r3, [sp, #28]
 8004ee0:	2b61      	cmp	r3, #97	; 0x61
 8004ee2:	bf0c      	ite	eq
 8004ee4:	2378      	moveq	r3, #120	; 0x78
 8004ee6:	2358      	movne	r3, #88	; 0x58
 8004ee8:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 8004eec:	9b04      	ldr	r3, [sp, #16]
 8004eee:	2b63      	cmp	r3, #99	; 0x63
 8004ef0:	f048 0802 	orr.w	r8, r8, #2
 8004ef4:	dd3a      	ble.n	8004f6c <_vfprintf_r+0x4fc>
 8004ef6:	1c59      	adds	r1, r3, #1
 8004ef8:	4650      	mov	r0, sl
 8004efa:	f7ff fb73 	bl	80045e4 <_malloc_r>
 8004efe:	4681      	mov	r9, r0
 8004f00:	2800      	cmp	r0, #0
 8004f02:	f040 8207 	bne.w	8005314 <_vfprintf_r+0x8a4>
 8004f06:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8004f0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f0e:	f8ab 300c 	strh.w	r3, [fp, #12]
 8004f12:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
 8004f16:	07d9      	lsls	r1, r3, #31
 8004f18:	d407      	bmi.n	8004f2a <_vfprintf_r+0x4ba>
 8004f1a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8004f1e:	059a      	lsls	r2, r3, #22
 8004f20:	d403      	bmi.n	8004f2a <_vfprintf_r+0x4ba>
 8004f22:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
 8004f26:	f7ff fa38 	bl	800439a <__retarget_lock_release_recursive>
 8004f2a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8004f2e:	065b      	lsls	r3, r3, #25
 8004f30:	f57f ade6 	bpl.w	8004b00 <_vfprintf_r+0x90>
 8004f34:	e5e1      	b.n	8004afa <_vfprintf_r+0x8a>
 8004f36:	9b04      	ldr	r3, [sp, #16]
 8004f38:	3301      	adds	r3, #1
 8004f3a:	f000 81ed 	beq.w	8005318 <_vfprintf_r+0x8a8>
 8004f3e:	9b08      	ldr	r3, [sp, #32]
 8004f40:	2b47      	cmp	r3, #71	; 0x47
 8004f42:	f040 81ec 	bne.w	800531e <_vfprintf_r+0x8ae>
 8004f46:	9b04      	ldr	r3, [sp, #16]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	f040 81e8 	bne.w	800531e <_vfprintf_r+0x8ae>
 8004f4e:	9303      	str	r3, [sp, #12]
 8004f50:	2301      	movs	r3, #1
 8004f52:	9304      	str	r3, [sp, #16]
 8004f54:	e00d      	b.n	8004f72 <_vfprintf_r+0x502>
 8004f56:	bf00      	nop
 8004f58:	7fefffff 	.word	0x7fefffff
 8004f5c:	08008bd4 	.word	0x08008bd4
 8004f60:	08008bd8 	.word	0x08008bd8
 8004f64:	08008bdc 	.word	0x08008bdc
 8004f68:	08008be0 	.word	0x08008be0
 8004f6c:	9003      	str	r0, [sp, #12]
 8004f6e:	f10d 09d4 	add.w	r9, sp, #212	; 0xd4
 8004f72:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8004f76:	9311      	str	r3, [sp, #68]	; 0x44
 8004f78:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	f280 81d1 	bge.w	8005322 <_vfprintf_r+0x8b2>
 8004f80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f82:	ee08 3a10 	vmov	s16, r3
 8004f86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004f88:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004f8c:	ee08 3a90 	vmov	s17, r3
 8004f90:	232d      	movs	r3, #45	; 0x2d
 8004f92:	9318      	str	r3, [sp, #96]	; 0x60
 8004f94:	9b08      	ldr	r3, [sp, #32]
 8004f96:	2b41      	cmp	r3, #65	; 0x41
 8004f98:	f040 81e1 	bne.w	800535e <_vfprintf_r+0x8ee>
 8004f9c:	eeb0 0a48 	vmov.f32	s0, s16
 8004fa0:	eef0 0a68 	vmov.f32	s1, s17
 8004fa4:	a81c      	add	r0, sp, #112	; 0x70
 8004fa6:	f002 f869 	bl	800707c <frexp>
 8004faa:	2200      	movs	r2, #0
 8004fac:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8004fb0:	ec51 0b10 	vmov	r0, r1, d0
 8004fb4:	f7fb fb28 	bl	8000608 <__aeabi_dmul>
 8004fb8:	2200      	movs	r2, #0
 8004fba:	2300      	movs	r3, #0
 8004fbc:	4606      	mov	r6, r0
 8004fbe:	460f      	mov	r7, r1
 8004fc0:	f7fb fd8a 	bl	8000ad8 <__aeabi_dcmpeq>
 8004fc4:	b108      	cbz	r0, 8004fca <_vfprintf_r+0x55a>
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	931c      	str	r3, [sp, #112]	; 0x70
 8004fca:	4ba7      	ldr	r3, [pc, #668]	; (8005268 <_vfprintf_r+0x7f8>)
 8004fcc:	4aa7      	ldr	r2, [pc, #668]	; (800526c <_vfprintf_r+0x7fc>)
 8004fce:	9907      	ldr	r1, [sp, #28]
 8004fd0:	2961      	cmp	r1, #97	; 0x61
 8004fd2:	bf18      	it	ne
 8004fd4:	461a      	movne	r2, r3
 8004fd6:	9b04      	ldr	r3, [sp, #16]
 8004fd8:	9217      	str	r2, [sp, #92]	; 0x5c
 8004fda:	3b01      	subs	r3, #1
 8004fdc:	9305      	str	r3, [sp, #20]
 8004fde:	464d      	mov	r5, r9
 8004fe0:	4ba3      	ldr	r3, [pc, #652]	; (8005270 <_vfprintf_r+0x800>)
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	4630      	mov	r0, r6
 8004fe6:	4639      	mov	r1, r7
 8004fe8:	f7fb fb0e 	bl	8000608 <__aeabi_dmul>
 8004fec:	460f      	mov	r7, r1
 8004fee:	4606      	mov	r6, r0
 8004ff0:	f7fb fdba 	bl	8000b68 <__aeabi_d2iz>
 8004ff4:	9019      	str	r0, [sp, #100]	; 0x64
 8004ff6:	f7fb fa9d 	bl	8000534 <__aeabi_i2d>
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	460b      	mov	r3, r1
 8004ffe:	4630      	mov	r0, r6
 8005000:	4639      	mov	r1, r7
 8005002:	f7fb f949 	bl	8000298 <__aeabi_dsub>
 8005006:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005008:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800500a:	5c9b      	ldrb	r3, [r3, r2]
 800500c:	f805 3b01 	strb.w	r3, [r5], #1
 8005010:	9b05      	ldr	r3, [sp, #20]
 8005012:	9309      	str	r3, [sp, #36]	; 0x24
 8005014:	1c5a      	adds	r2, r3, #1
 8005016:	4606      	mov	r6, r0
 8005018:	460f      	mov	r7, r1
 800501a:	d007      	beq.n	800502c <_vfprintf_r+0x5bc>
 800501c:	3b01      	subs	r3, #1
 800501e:	9305      	str	r3, [sp, #20]
 8005020:	2200      	movs	r2, #0
 8005022:	2300      	movs	r3, #0
 8005024:	f7fb fd58 	bl	8000ad8 <__aeabi_dcmpeq>
 8005028:	2800      	cmp	r0, #0
 800502a:	d0d9      	beq.n	8004fe0 <_vfprintf_r+0x570>
 800502c:	4b91      	ldr	r3, [pc, #580]	; (8005274 <_vfprintf_r+0x804>)
 800502e:	2200      	movs	r2, #0
 8005030:	4630      	mov	r0, r6
 8005032:	4639      	mov	r1, r7
 8005034:	f7fb fd78 	bl	8000b28 <__aeabi_dcmpgt>
 8005038:	b960      	cbnz	r0, 8005054 <_vfprintf_r+0x5e4>
 800503a:	4b8e      	ldr	r3, [pc, #568]	; (8005274 <_vfprintf_r+0x804>)
 800503c:	2200      	movs	r2, #0
 800503e:	4630      	mov	r0, r6
 8005040:	4639      	mov	r1, r7
 8005042:	f7fb fd49 	bl	8000ad8 <__aeabi_dcmpeq>
 8005046:	2800      	cmp	r0, #0
 8005048:	f000 8184 	beq.w	8005354 <_vfprintf_r+0x8e4>
 800504c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800504e:	07da      	lsls	r2, r3, #31
 8005050:	f140 8180 	bpl.w	8005354 <_vfprintf_r+0x8e4>
 8005054:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005056:	9520      	str	r5, [sp, #128]	; 0x80
 8005058:	7bd9      	ldrb	r1, [r3, #15]
 800505a:	2030      	movs	r0, #48	; 0x30
 800505c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800505e:	1e53      	subs	r3, r2, #1
 8005060:	9320      	str	r3, [sp, #128]	; 0x80
 8005062:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8005066:	428b      	cmp	r3, r1
 8005068:	f000 8163 	beq.w	8005332 <_vfprintf_r+0x8c2>
 800506c:	2b39      	cmp	r3, #57	; 0x39
 800506e:	bf0b      	itete	eq
 8005070:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8005072:	3301      	addne	r3, #1
 8005074:	7a9b      	ldrbeq	r3, [r3, #10]
 8005076:	b2db      	uxtbne	r3, r3
 8005078:	f802 3c01 	strb.w	r3, [r2, #-1]
 800507c:	eba5 0309 	sub.w	r3, r5, r9
 8005080:	9305      	str	r3, [sp, #20]
 8005082:	9b08      	ldr	r3, [sp, #32]
 8005084:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8005086:	2b47      	cmp	r3, #71	; 0x47
 8005088:	f040 81b3 	bne.w	80053f2 <_vfprintf_r+0x982>
 800508c:	1ceb      	adds	r3, r5, #3
 800508e:	db03      	blt.n	8005098 <_vfprintf_r+0x628>
 8005090:	9b04      	ldr	r3, [sp, #16]
 8005092:	42ab      	cmp	r3, r5
 8005094:	f280 81d3 	bge.w	800543e <_vfprintf_r+0x9ce>
 8005098:	9b07      	ldr	r3, [sp, #28]
 800509a:	3b02      	subs	r3, #2
 800509c:	9307      	str	r3, [sp, #28]
 800509e:	9907      	ldr	r1, [sp, #28]
 80050a0:	f89d 201c 	ldrb.w	r2, [sp, #28]
 80050a4:	f021 0120 	bic.w	r1, r1, #32
 80050a8:	2941      	cmp	r1, #65	; 0x41
 80050aa:	bf08      	it	eq
 80050ac:	320f      	addeq	r2, #15
 80050ae:	f105 33ff 	add.w	r3, r5, #4294967295
 80050b2:	bf06      	itte	eq
 80050b4:	b2d2      	uxtbeq	r2, r2
 80050b6:	2101      	moveq	r1, #1
 80050b8:	2100      	movne	r1, #0
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	931c      	str	r3, [sp, #112]	; 0x70
 80050be:	bfb8      	it	lt
 80050c0:	f1c5 0301 	rsblt	r3, r5, #1
 80050c4:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 80050c8:	bfb4      	ite	lt
 80050ca:	222d      	movlt	r2, #45	; 0x2d
 80050cc:	222b      	movge	r2, #43	; 0x2b
 80050ce:	2b09      	cmp	r3, #9
 80050d0:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
 80050d4:	f340 81a6 	ble.w	8005424 <_vfprintf_r+0x9b4>
 80050d8:	f10d 0087 	add.w	r0, sp, #135	; 0x87
 80050dc:	260a      	movs	r6, #10
 80050de:	4602      	mov	r2, r0
 80050e0:	fb93 f5f6 	sdiv	r5, r3, r6
 80050e4:	fb06 3115 	mls	r1, r6, r5, r3
 80050e8:	3130      	adds	r1, #48	; 0x30
 80050ea:	f802 1c01 	strb.w	r1, [r2, #-1]
 80050ee:	4619      	mov	r1, r3
 80050f0:	2963      	cmp	r1, #99	; 0x63
 80050f2:	f100 30ff 	add.w	r0, r0, #4294967295
 80050f6:	462b      	mov	r3, r5
 80050f8:	dcf1      	bgt.n	80050de <_vfprintf_r+0x66e>
 80050fa:	3330      	adds	r3, #48	; 0x30
 80050fc:	1e91      	subs	r1, r2, #2
 80050fe:	f800 3c01 	strb.w	r3, [r0, #-1]
 8005102:	f10d 0579 	add.w	r5, sp, #121	; 0x79
 8005106:	460b      	mov	r3, r1
 8005108:	f10d 0087 	add.w	r0, sp, #135	; 0x87
 800510c:	4283      	cmp	r3, r0
 800510e:	f0c0 8184 	bcc.w	800541a <_vfprintf_r+0x9aa>
 8005112:	f10d 0389 	add.w	r3, sp, #137	; 0x89
 8005116:	1a9b      	subs	r3, r3, r2
 8005118:	4281      	cmp	r1, r0
 800511a:	bf88      	it	hi
 800511c:	2300      	movhi	r3, #0
 800511e:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 8005122:	441a      	add	r2, r3
 8005124:	ab1e      	add	r3, sp, #120	; 0x78
 8005126:	1ad3      	subs	r3, r2, r3
 8005128:	9a05      	ldr	r2, [sp, #20]
 800512a:	9315      	str	r3, [sp, #84]	; 0x54
 800512c:	2a01      	cmp	r2, #1
 800512e:	4413      	add	r3, r2
 8005130:	9304      	str	r3, [sp, #16]
 8005132:	dc02      	bgt.n	800513a <_vfprintf_r+0x6ca>
 8005134:	f018 0f01 	tst.w	r8, #1
 8005138:	d003      	beq.n	8005142 <_vfprintf_r+0x6d2>
 800513a:	9b04      	ldr	r3, [sp, #16]
 800513c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800513e:	4413      	add	r3, r2
 8005140:	9304      	str	r3, [sp, #16]
 8005142:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8005146:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800514a:	9311      	str	r3, [sp, #68]	; 0x44
 800514c:	2300      	movs	r3, #0
 800514e:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8005152:	461d      	mov	r5, r3
 8005154:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8005156:	b113      	cbz	r3, 800515e <_vfprintf_r+0x6ee>
 8005158:	232d      	movs	r3, #45	; 0x2d
 800515a:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 800515e:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
 8005162:	2600      	movs	r6, #0
 8005164:	9b04      	ldr	r3, [sp, #16]
 8005166:	42b3      	cmp	r3, r6
 8005168:	bfb8      	it	lt
 800516a:	4633      	movlt	r3, r6
 800516c:	9311      	str	r3, [sp, #68]	; 0x44
 800516e:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8005172:	b113      	cbz	r3, 800517a <_vfprintf_r+0x70a>
 8005174:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005176:	3301      	adds	r3, #1
 8005178:	9311      	str	r3, [sp, #68]	; 0x44
 800517a:	f018 0302 	ands.w	r3, r8, #2
 800517e:	9317      	str	r3, [sp, #92]	; 0x5c
 8005180:	bf1e      	ittt	ne
 8005182:	9b11      	ldrne	r3, [sp, #68]	; 0x44
 8005184:	3302      	addne	r3, #2
 8005186:	9311      	strne	r3, [sp, #68]	; 0x44
 8005188:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800518c:	9318      	str	r3, [sp, #96]	; 0x60
 800518e:	d11f      	bne.n	80051d0 <_vfprintf_r+0x760>
 8005190:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8005194:	1a9f      	subs	r7, r3, r2
 8005196:	2f00      	cmp	r7, #0
 8005198:	dd1a      	ble.n	80051d0 <_vfprintf_r+0x760>
 800519a:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 800519e:	4836      	ldr	r0, [pc, #216]	; (8005278 <_vfprintf_r+0x808>)
 80051a0:	6020      	str	r0, [r4, #0]
 80051a2:	2f10      	cmp	r7, #16
 80051a4:	f103 0301 	add.w	r3, r3, #1
 80051a8:	f104 0108 	add.w	r1, r4, #8
 80051ac:	f300 82ea 	bgt.w	8005784 <_vfprintf_r+0xd14>
 80051b0:	6067      	str	r7, [r4, #4]
 80051b2:	2b07      	cmp	r3, #7
 80051b4:	4417      	add	r7, r2
 80051b6:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 80051ba:	f340 82f6 	ble.w	80057aa <_vfprintf_r+0xd3a>
 80051be:	aa22      	add	r2, sp, #136	; 0x88
 80051c0:	4659      	mov	r1, fp
 80051c2:	4650      	mov	r0, sl
 80051c4:	f000 fec8 	bl	8005f58 <__sprint_r>
 80051c8:	2800      	cmp	r0, #0
 80051ca:	f040 861f 	bne.w	8005e0c <_vfprintf_r+0x139c>
 80051ce:	ac25      	add	r4, sp, #148	; 0x94
 80051d0:	f89d 206b 	ldrb.w	r2, [sp, #107]	; 0x6b
 80051d4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80051d6:	b16a      	cbz	r2, 80051f4 <_vfprintf_r+0x784>
 80051d8:	f10d 026b 	add.w	r2, sp, #107	; 0x6b
 80051dc:	6022      	str	r2, [r4, #0]
 80051de:	2201      	movs	r2, #1
 80051e0:	4413      	add	r3, r2
 80051e2:	9324      	str	r3, [sp, #144]	; 0x90
 80051e4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80051e6:	6062      	str	r2, [r4, #4]
 80051e8:	4413      	add	r3, r2
 80051ea:	2b07      	cmp	r3, #7
 80051ec:	9323      	str	r3, [sp, #140]	; 0x8c
 80051ee:	f300 82de 	bgt.w	80057ae <_vfprintf_r+0xd3e>
 80051f2:	3408      	adds	r4, #8
 80051f4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80051f6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80051f8:	b162      	cbz	r2, 8005214 <_vfprintf_r+0x7a4>
 80051fa:	aa1b      	add	r2, sp, #108	; 0x6c
 80051fc:	6022      	str	r2, [r4, #0]
 80051fe:	2202      	movs	r2, #2
 8005200:	4413      	add	r3, r2
 8005202:	9324      	str	r3, [sp, #144]	; 0x90
 8005204:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005206:	6062      	str	r2, [r4, #4]
 8005208:	3301      	adds	r3, #1
 800520a:	2b07      	cmp	r3, #7
 800520c:	9323      	str	r3, [sp, #140]	; 0x8c
 800520e:	f300 82d8 	bgt.w	80057c2 <_vfprintf_r+0xd52>
 8005212:	3408      	adds	r4, #8
 8005214:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8005216:	2b80      	cmp	r3, #128	; 0x80
 8005218:	d11f      	bne.n	800525a <_vfprintf_r+0x7ea>
 800521a:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 800521e:	1a9f      	subs	r7, r3, r2
 8005220:	2f00      	cmp	r7, #0
 8005222:	dd1a      	ble.n	800525a <_vfprintf_r+0x7ea>
 8005224:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8005228:	4814      	ldr	r0, [pc, #80]	; (800527c <_vfprintf_r+0x80c>)
 800522a:	6020      	str	r0, [r4, #0]
 800522c:	2f10      	cmp	r7, #16
 800522e:	f103 0301 	add.w	r3, r3, #1
 8005232:	f104 0108 	add.w	r1, r4, #8
 8005236:	f300 82ce 	bgt.w	80057d6 <_vfprintf_r+0xd66>
 800523a:	6067      	str	r7, [r4, #4]
 800523c:	2b07      	cmp	r3, #7
 800523e:	4417      	add	r7, r2
 8005240:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 8005244:	f340 82da 	ble.w	80057fc <_vfprintf_r+0xd8c>
 8005248:	aa22      	add	r2, sp, #136	; 0x88
 800524a:	4659      	mov	r1, fp
 800524c:	4650      	mov	r0, sl
 800524e:	f000 fe83 	bl	8005f58 <__sprint_r>
 8005252:	2800      	cmp	r0, #0
 8005254:	f040 85da 	bne.w	8005e0c <_vfprintf_r+0x139c>
 8005258:	ac25      	add	r4, sp, #148	; 0x94
 800525a:	9b04      	ldr	r3, [sp, #16]
 800525c:	1af6      	subs	r6, r6, r3
 800525e:	2e00      	cmp	r6, #0
 8005260:	dd28      	ble.n	80052b4 <_vfprintf_r+0x844>
 8005262:	4f06      	ldr	r7, [pc, #24]	; (800527c <_vfprintf_r+0x80c>)
 8005264:	e00c      	b.n	8005280 <_vfprintf_r+0x810>
 8005266:	bf00      	nop
 8005268:	08008bf5 	.word	0x08008bf5
 800526c:	08008be4 	.word	0x08008be4
 8005270:	40300000 	.word	0x40300000
 8005274:	3fe00000 	.word	0x3fe00000
 8005278:	08008c08 	.word	0x08008c08
 800527c:	08008c18 	.word	0x08008c18
 8005280:	6027      	str	r7, [r4, #0]
 8005282:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8005286:	2e10      	cmp	r6, #16
 8005288:	f103 0301 	add.w	r3, r3, #1
 800528c:	f104 0108 	add.w	r1, r4, #8
 8005290:	f300 82b6 	bgt.w	8005800 <_vfprintf_r+0xd90>
 8005294:	6066      	str	r6, [r4, #4]
 8005296:	2b07      	cmp	r3, #7
 8005298:	4416      	add	r6, r2
 800529a:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 800529e:	f340 82c2 	ble.w	8005826 <_vfprintf_r+0xdb6>
 80052a2:	aa22      	add	r2, sp, #136	; 0x88
 80052a4:	4659      	mov	r1, fp
 80052a6:	4650      	mov	r0, sl
 80052a8:	f000 fe56 	bl	8005f58 <__sprint_r>
 80052ac:	2800      	cmp	r0, #0
 80052ae:	f040 85ad 	bne.w	8005e0c <_vfprintf_r+0x139c>
 80052b2:	ac25      	add	r4, sp, #148	; 0x94
 80052b4:	f418 7f80 	tst.w	r8, #256	; 0x100
 80052b8:	9e24      	ldr	r6, [sp, #144]	; 0x90
 80052ba:	f040 82bb 	bne.w	8005834 <_vfprintf_r+0xdc4>
 80052be:	9b04      	ldr	r3, [sp, #16]
 80052c0:	f8c4 9000 	str.w	r9, [r4]
 80052c4:	441e      	add	r6, r3
 80052c6:	6063      	str	r3, [r4, #4]
 80052c8:	9624      	str	r6, [sp, #144]	; 0x90
 80052ca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80052cc:	3301      	adds	r3, #1
 80052ce:	2b07      	cmp	r3, #7
 80052d0:	9323      	str	r3, [sp, #140]	; 0x8c
 80052d2:	f300 82f4 	bgt.w	80058be <_vfprintf_r+0xe4e>
 80052d6:	3408      	adds	r4, #8
 80052d8:	f018 0f04 	tst.w	r8, #4
 80052dc:	f040 8578 	bne.w	8005dd0 <_vfprintf_r+0x1360>
 80052e0:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 80052e4:	9911      	ldr	r1, [sp, #68]	; 0x44
 80052e6:	428a      	cmp	r2, r1
 80052e8:	bfac      	ite	ge
 80052ea:	189b      	addge	r3, r3, r2
 80052ec:	185b      	addlt	r3, r3, r1
 80052ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80052f0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80052f2:	b13b      	cbz	r3, 8005304 <_vfprintf_r+0x894>
 80052f4:	aa22      	add	r2, sp, #136	; 0x88
 80052f6:	4659      	mov	r1, fp
 80052f8:	4650      	mov	r0, sl
 80052fa:	f000 fe2d 	bl	8005f58 <__sprint_r>
 80052fe:	2800      	cmp	r0, #0
 8005300:	f040 8584 	bne.w	8005e0c <_vfprintf_r+0x139c>
 8005304:	2300      	movs	r3, #0
 8005306:	9323      	str	r3, [sp, #140]	; 0x8c
 8005308:	9b03      	ldr	r3, [sp, #12]
 800530a:	2b00      	cmp	r3, #0
 800530c:	f040 859a 	bne.w	8005e44 <_vfprintf_r+0x13d4>
 8005310:	ac25      	add	r4, sp, #148	; 0x94
 8005312:	e0ee      	b.n	80054f2 <_vfprintf_r+0xa82>
 8005314:	9003      	str	r0, [sp, #12]
 8005316:	e62c      	b.n	8004f72 <_vfprintf_r+0x502>
 8005318:	9003      	str	r0, [sp, #12]
 800531a:	2306      	movs	r3, #6
 800531c:	e619      	b.n	8004f52 <_vfprintf_r+0x4e2>
 800531e:	9003      	str	r0, [sp, #12]
 8005320:	e627      	b.n	8004f72 <_vfprintf_r+0x502>
 8005322:	ed9d 7b0c 	vldr	d7, [sp, #48]	; 0x30
 8005326:	2300      	movs	r3, #0
 8005328:	eeb0 8a47 	vmov.f32	s16, s14
 800532c:	eef0 8a67 	vmov.f32	s17, s15
 8005330:	e62f      	b.n	8004f92 <_vfprintf_r+0x522>
 8005332:	f802 0c01 	strb.w	r0, [r2, #-1]
 8005336:	e691      	b.n	800505c <_vfprintf_r+0x5ec>
 8005338:	f803 0b01 	strb.w	r0, [r3], #1
 800533c:	1aca      	subs	r2, r1, r3
 800533e:	2a00      	cmp	r2, #0
 8005340:	dafa      	bge.n	8005338 <_vfprintf_r+0x8c8>
 8005342:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005344:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005346:	3201      	adds	r2, #1
 8005348:	f103 0301 	add.w	r3, r3, #1
 800534c:	bfb8      	it	lt
 800534e:	2300      	movlt	r3, #0
 8005350:	441d      	add	r5, r3
 8005352:	e693      	b.n	800507c <_vfprintf_r+0x60c>
 8005354:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005356:	462b      	mov	r3, r5
 8005358:	18a9      	adds	r1, r5, r2
 800535a:	2030      	movs	r0, #48	; 0x30
 800535c:	e7ee      	b.n	800533c <_vfprintf_r+0x8cc>
 800535e:	9b08      	ldr	r3, [sp, #32]
 8005360:	2b46      	cmp	r3, #70	; 0x46
 8005362:	d005      	beq.n	8005370 <_vfprintf_r+0x900>
 8005364:	2b45      	cmp	r3, #69	; 0x45
 8005366:	d11d      	bne.n	80053a4 <_vfprintf_r+0x934>
 8005368:	9b04      	ldr	r3, [sp, #16]
 800536a:	1c5d      	adds	r5, r3, #1
 800536c:	2102      	movs	r1, #2
 800536e:	e001      	b.n	8005374 <_vfprintf_r+0x904>
 8005370:	9d04      	ldr	r5, [sp, #16]
 8005372:	2103      	movs	r1, #3
 8005374:	ab20      	add	r3, sp, #128	; 0x80
 8005376:	9301      	str	r3, [sp, #4]
 8005378:	ab1d      	add	r3, sp, #116	; 0x74
 800537a:	9300      	str	r3, [sp, #0]
 800537c:	462a      	mov	r2, r5
 800537e:	ab1c      	add	r3, sp, #112	; 0x70
 8005380:	4650      	mov	r0, sl
 8005382:	eeb0 0a48 	vmov.f32	s0, s16
 8005386:	eef0 0a68 	vmov.f32	s1, s17
 800538a:	f001 ff79 	bl	8007280 <_dtoa_r>
 800538e:	9b08      	ldr	r3, [sp, #32]
 8005390:	2b47      	cmp	r3, #71	; 0x47
 8005392:	4681      	mov	r9, r0
 8005394:	d108      	bne.n	80053a8 <_vfprintf_r+0x938>
 8005396:	f018 0f01 	tst.w	r8, #1
 800539a:	d105      	bne.n	80053a8 <_vfprintf_r+0x938>
 800539c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800539e:	eba3 0309 	sub.w	r3, r3, r9
 80053a2:	e66d      	b.n	8005080 <_vfprintf_r+0x610>
 80053a4:	9d04      	ldr	r5, [sp, #16]
 80053a6:	e7e1      	b.n	800536c <_vfprintf_r+0x8fc>
 80053a8:	9b08      	ldr	r3, [sp, #32]
 80053aa:	2b46      	cmp	r3, #70	; 0x46
 80053ac:	eb09 0605 	add.w	r6, r9, r5
 80053b0:	d10f      	bne.n	80053d2 <_vfprintf_r+0x962>
 80053b2:	f899 3000 	ldrb.w	r3, [r9]
 80053b6:	2b30      	cmp	r3, #48	; 0x30
 80053b8:	d109      	bne.n	80053ce <_vfprintf_r+0x95e>
 80053ba:	ec51 0b18 	vmov	r0, r1, d8
 80053be:	2200      	movs	r2, #0
 80053c0:	2300      	movs	r3, #0
 80053c2:	f7fb fb89 	bl	8000ad8 <__aeabi_dcmpeq>
 80053c6:	b910      	cbnz	r0, 80053ce <_vfprintf_r+0x95e>
 80053c8:	f1c5 0501 	rsb	r5, r5, #1
 80053cc:	951c      	str	r5, [sp, #112]	; 0x70
 80053ce:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80053d0:	441e      	add	r6, r3
 80053d2:	ec51 0b18 	vmov	r0, r1, d8
 80053d6:	2200      	movs	r2, #0
 80053d8:	2300      	movs	r3, #0
 80053da:	f7fb fb7d 	bl	8000ad8 <__aeabi_dcmpeq>
 80053de:	b100      	cbz	r0, 80053e2 <_vfprintf_r+0x972>
 80053e0:	9620      	str	r6, [sp, #128]	; 0x80
 80053e2:	2230      	movs	r2, #48	; 0x30
 80053e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80053e6:	429e      	cmp	r6, r3
 80053e8:	d9d8      	bls.n	800539c <_vfprintf_r+0x92c>
 80053ea:	1c59      	adds	r1, r3, #1
 80053ec:	9120      	str	r1, [sp, #128]	; 0x80
 80053ee:	701a      	strb	r2, [r3, #0]
 80053f0:	e7f8      	b.n	80053e4 <_vfprintf_r+0x974>
 80053f2:	9b08      	ldr	r3, [sp, #32]
 80053f4:	2b46      	cmp	r3, #70	; 0x46
 80053f6:	f47f ae52 	bne.w	800509e <_vfprintf_r+0x62e>
 80053fa:	9a04      	ldr	r2, [sp, #16]
 80053fc:	f008 0301 	and.w	r3, r8, #1
 8005400:	2d00      	cmp	r5, #0
 8005402:	ea43 0302 	orr.w	r3, r3, r2
 8005406:	dd29      	ble.n	800545c <_vfprintf_r+0x9ec>
 8005408:	2b00      	cmp	r3, #0
 800540a:	d034      	beq.n	8005476 <_vfprintf_r+0xa06>
 800540c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800540e:	18eb      	adds	r3, r5, r3
 8005410:	441a      	add	r2, r3
 8005412:	9204      	str	r2, [sp, #16]
 8005414:	2366      	movs	r3, #102	; 0x66
 8005416:	9307      	str	r3, [sp, #28]
 8005418:	e033      	b.n	8005482 <_vfprintf_r+0xa12>
 800541a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800541e:	f805 6f01 	strb.w	r6, [r5, #1]!
 8005422:	e673      	b.n	800510c <_vfprintf_r+0x69c>
 8005424:	b941      	cbnz	r1, 8005438 <_vfprintf_r+0x9c8>
 8005426:	2230      	movs	r2, #48	; 0x30
 8005428:	f88d 207a 	strb.w	r2, [sp, #122]	; 0x7a
 800542c:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8005430:	3330      	adds	r3, #48	; 0x30
 8005432:	f802 3b01 	strb.w	r3, [r2], #1
 8005436:	e675      	b.n	8005124 <_vfprintf_r+0x6b4>
 8005438:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 800543c:	e7f8      	b.n	8005430 <_vfprintf_r+0x9c0>
 800543e:	9b05      	ldr	r3, [sp, #20]
 8005440:	42ab      	cmp	r3, r5
 8005442:	dd10      	ble.n	8005466 <_vfprintf_r+0x9f6>
 8005444:	9b05      	ldr	r3, [sp, #20]
 8005446:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005448:	2d00      	cmp	r5, #0
 800544a:	4413      	add	r3, r2
 800544c:	9304      	str	r3, [sp, #16]
 800544e:	dc10      	bgt.n	8005472 <_vfprintf_r+0xa02>
 8005450:	9a04      	ldr	r2, [sp, #16]
 8005452:	f1c5 0301 	rsb	r3, r5, #1
 8005456:	441a      	add	r2, r3
 8005458:	9204      	str	r2, [sp, #16]
 800545a:	e00a      	b.n	8005472 <_vfprintf_r+0xa02>
 800545c:	b16b      	cbz	r3, 800547a <_vfprintf_r+0xa0a>
 800545e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005460:	9a04      	ldr	r2, [sp, #16]
 8005462:	3301      	adds	r3, #1
 8005464:	e7d4      	b.n	8005410 <_vfprintf_r+0x9a0>
 8005466:	f018 0f01 	tst.w	r8, #1
 800546a:	d021      	beq.n	80054b0 <_vfprintf_r+0xa40>
 800546c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800546e:	18eb      	adds	r3, r5, r3
 8005470:	9304      	str	r3, [sp, #16]
 8005472:	2367      	movs	r3, #103	; 0x67
 8005474:	e7cf      	b.n	8005416 <_vfprintf_r+0x9a6>
 8005476:	9504      	str	r5, [sp, #16]
 8005478:	e7cc      	b.n	8005414 <_vfprintf_r+0x9a4>
 800547a:	2366      	movs	r3, #102	; 0x66
 800547c:	9307      	str	r3, [sp, #28]
 800547e:	2301      	movs	r3, #1
 8005480:	9304      	str	r3, [sp, #16]
 8005482:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8005486:	9309      	str	r3, [sp, #36]	; 0x24
 8005488:	d025      	beq.n	80054d6 <_vfprintf_r+0xa66>
 800548a:	2300      	movs	r3, #0
 800548c:	2d00      	cmp	r5, #0
 800548e:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8005492:	f77f ae5f 	ble.w	8005154 <_vfprintf_r+0x6e4>
 8005496:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005498:	781b      	ldrb	r3, [r3, #0]
 800549a:	2bff      	cmp	r3, #255	; 0xff
 800549c:	d10a      	bne.n	80054b4 <_vfprintf_r+0xa44>
 800549e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80054a2:	9912      	ldr	r1, [sp, #72]	; 0x48
 80054a4:	4413      	add	r3, r2
 80054a6:	9a04      	ldr	r2, [sp, #16]
 80054a8:	fb01 2303 	mla	r3, r1, r3, r2
 80054ac:	9304      	str	r3, [sp, #16]
 80054ae:	e651      	b.n	8005154 <_vfprintf_r+0x6e4>
 80054b0:	9504      	str	r5, [sp, #16]
 80054b2:	e7de      	b.n	8005472 <_vfprintf_r+0xa02>
 80054b4:	42ab      	cmp	r3, r5
 80054b6:	daf2      	bge.n	800549e <_vfprintf_r+0xa2e>
 80054b8:	1aed      	subs	r5, r5, r3
 80054ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054bc:	785b      	ldrb	r3, [r3, #1]
 80054be:	b133      	cbz	r3, 80054ce <_vfprintf_r+0xa5e>
 80054c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054c2:	3301      	adds	r3, #1
 80054c4:	9309      	str	r3, [sp, #36]	; 0x24
 80054c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054c8:	3301      	adds	r3, #1
 80054ca:	930a      	str	r3, [sp, #40]	; 0x28
 80054cc:	e7e3      	b.n	8005496 <_vfprintf_r+0xa26>
 80054ce:	9b08      	ldr	r3, [sp, #32]
 80054d0:	3301      	adds	r3, #1
 80054d2:	9308      	str	r3, [sp, #32]
 80054d4:	e7df      	b.n	8005496 <_vfprintf_r+0xa26>
 80054d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054d8:	9308      	str	r3, [sp, #32]
 80054da:	e63b      	b.n	8005154 <_vfprintf_r+0x6e4>
 80054dc:	1d2b      	adds	r3, r5, #4
 80054de:	f018 0f20 	tst.w	r8, #32
 80054e2:	9306      	str	r3, [sp, #24]
 80054e4:	d00a      	beq.n	80054fc <_vfprintf_r+0xa8c>
 80054e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80054e8:	682b      	ldr	r3, [r5, #0]
 80054ea:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80054ec:	17d2      	asrs	r2, r2, #31
 80054ee:	e9c3 1200 	strd	r1, r2, [r3]
 80054f2:	9d06      	ldr	r5, [sp, #24]
 80054f4:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 80054f8:	f7ff bb40 	b.w	8004b7c <_vfprintf_r+0x10c>
 80054fc:	f018 0f10 	tst.w	r8, #16
 8005500:	d003      	beq.n	800550a <_vfprintf_r+0xa9a>
 8005502:	682b      	ldr	r3, [r5, #0]
 8005504:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005506:	601a      	str	r2, [r3, #0]
 8005508:	e7f3      	b.n	80054f2 <_vfprintf_r+0xa82>
 800550a:	f018 0f40 	tst.w	r8, #64	; 0x40
 800550e:	d003      	beq.n	8005518 <_vfprintf_r+0xaa8>
 8005510:	682b      	ldr	r3, [r5, #0]
 8005512:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005514:	801a      	strh	r2, [r3, #0]
 8005516:	e7ec      	b.n	80054f2 <_vfprintf_r+0xa82>
 8005518:	f418 7f00 	tst.w	r8, #512	; 0x200
 800551c:	d0f1      	beq.n	8005502 <_vfprintf_r+0xa92>
 800551e:	682b      	ldr	r3, [r5, #0]
 8005520:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005522:	701a      	strb	r2, [r3, #0]
 8005524:	e7e5      	b.n	80054f2 <_vfprintf_r+0xa82>
 8005526:	f048 0810 	orr.w	r8, r8, #16
 800552a:	f018 0320 	ands.w	r3, r8, #32
 800552e:	d01f      	beq.n	8005570 <_vfprintf_r+0xb00>
 8005530:	3507      	adds	r5, #7
 8005532:	f025 0307 	bic.w	r3, r5, #7
 8005536:	461a      	mov	r2, r3
 8005538:	685e      	ldr	r6, [r3, #4]
 800553a:	f852 5b08 	ldr.w	r5, [r2], #8
 800553e:	9206      	str	r2, [sp, #24]
 8005540:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8005544:	2300      	movs	r3, #0
 8005546:	2200      	movs	r2, #0
 8005548:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 800554c:	9a04      	ldr	r2, [sp, #16]
 800554e:	3201      	adds	r2, #1
 8005550:	f000 848d 	beq.w	8005e6e <_vfprintf_r+0x13fe>
 8005554:	ea55 0206 	orrs.w	r2, r5, r6
 8005558:	f028 0780 	bic.w	r7, r8, #128	; 0x80
 800555c:	f040 848c 	bne.w	8005e78 <_vfprintf_r+0x1408>
 8005560:	9a04      	ldr	r2, [sp, #16]
 8005562:	2a00      	cmp	r2, #0
 8005564:	f000 80f4 	beq.w	8005750 <_vfprintf_r+0xce0>
 8005568:	2b01      	cmp	r3, #1
 800556a:	f040 8488 	bne.w	8005e7e <_vfprintf_r+0x140e>
 800556e:	e09e      	b.n	80056ae <_vfprintf_r+0xc3e>
 8005570:	462a      	mov	r2, r5
 8005572:	f018 0610 	ands.w	r6, r8, #16
 8005576:	f852 5b04 	ldr.w	r5, [r2], #4
 800557a:	9206      	str	r2, [sp, #24]
 800557c:	d001      	beq.n	8005582 <_vfprintf_r+0xb12>
 800557e:	461e      	mov	r6, r3
 8005580:	e7de      	b.n	8005540 <_vfprintf_r+0xad0>
 8005582:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8005586:	d001      	beq.n	800558c <_vfprintf_r+0xb1c>
 8005588:	b2ad      	uxth	r5, r5
 800558a:	e7d9      	b.n	8005540 <_vfprintf_r+0xad0>
 800558c:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 8005590:	d0d6      	beq.n	8005540 <_vfprintf_r+0xad0>
 8005592:	b2ed      	uxtb	r5, r5
 8005594:	e7f3      	b.n	800557e <_vfprintf_r+0xb0e>
 8005596:	462b      	mov	r3, r5
 8005598:	2278      	movs	r2, #120	; 0x78
 800559a:	f853 5b04 	ldr.w	r5, [r3], #4
 800559e:	9306      	str	r3, [sp, #24]
 80055a0:	f647 0330 	movw	r3, #30768	; 0x7830
 80055a4:	f8ad 306c 	strh.w	r3, [sp, #108]	; 0x6c
 80055a8:	4ba0      	ldr	r3, [pc, #640]	; (800582c <_vfprintf_r+0xdbc>)
 80055aa:	9316      	str	r3, [sp, #88]	; 0x58
 80055ac:	2600      	movs	r6, #0
 80055ae:	f048 0802 	orr.w	r8, r8, #2
 80055b2:	2302      	movs	r3, #2
 80055b4:	9207      	str	r2, [sp, #28]
 80055b6:	e7c6      	b.n	8005546 <_vfprintf_r+0xad6>
 80055b8:	462b      	mov	r3, r5
 80055ba:	2500      	movs	r5, #0
 80055bc:	f853 9b04 	ldr.w	r9, [r3], #4
 80055c0:	9306      	str	r3, [sp, #24]
 80055c2:	9b04      	ldr	r3, [sp, #16]
 80055c4:	f88d 506b 	strb.w	r5, [sp, #107]	; 0x6b
 80055c8:	1c5e      	adds	r6, r3, #1
 80055ca:	d010      	beq.n	80055ee <_vfprintf_r+0xb7e>
 80055cc:	461a      	mov	r2, r3
 80055ce:	4629      	mov	r1, r5
 80055d0:	4648      	mov	r0, r9
 80055d2:	f7fa fe0d 	bl	80001f0 <memchr>
 80055d6:	9003      	str	r0, [sp, #12]
 80055d8:	2800      	cmp	r0, #0
 80055da:	f000 80d0 	beq.w	800577e <_vfprintf_r+0xd0e>
 80055de:	eba0 0309 	sub.w	r3, r0, r9
 80055e2:	e9cd 5303 	strd	r5, r3, [sp, #12]
 80055e6:	e9cd 5508 	strd	r5, r5, [sp, #32]
 80055ea:	462e      	mov	r6, r5
 80055ec:	e5ba      	b.n	8005164 <_vfprintf_r+0x6f4>
 80055ee:	4648      	mov	r0, r9
 80055f0:	f7fa fdf6 	bl	80001e0 <strlen>
 80055f4:	e9cd 5003 	strd	r5, r0, [sp, #12]
 80055f8:	e454      	b.n	8004ea4 <_vfprintf_r+0x434>
 80055fa:	f048 0810 	orr.w	r8, r8, #16
 80055fe:	f018 0320 	ands.w	r3, r8, #32
 8005602:	d009      	beq.n	8005618 <_vfprintf_r+0xba8>
 8005604:	3507      	adds	r5, #7
 8005606:	f025 0307 	bic.w	r3, r5, #7
 800560a:	461a      	mov	r2, r3
 800560c:	685e      	ldr	r6, [r3, #4]
 800560e:	f852 5b08 	ldr.w	r5, [r2], #8
 8005612:	9206      	str	r2, [sp, #24]
 8005614:	2301      	movs	r3, #1
 8005616:	e796      	b.n	8005546 <_vfprintf_r+0xad6>
 8005618:	462a      	mov	r2, r5
 800561a:	f018 0610 	ands.w	r6, r8, #16
 800561e:	f852 5b04 	ldr.w	r5, [r2], #4
 8005622:	9206      	str	r2, [sp, #24]
 8005624:	d001      	beq.n	800562a <_vfprintf_r+0xbba>
 8005626:	461e      	mov	r6, r3
 8005628:	e7f4      	b.n	8005614 <_vfprintf_r+0xba4>
 800562a:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 800562e:	d001      	beq.n	8005634 <_vfprintf_r+0xbc4>
 8005630:	b2ad      	uxth	r5, r5
 8005632:	e7ef      	b.n	8005614 <_vfprintf_r+0xba4>
 8005634:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 8005638:	d0ec      	beq.n	8005614 <_vfprintf_r+0xba4>
 800563a:	b2ed      	uxtb	r5, r5
 800563c:	e7f3      	b.n	8005626 <_vfprintf_r+0xbb6>
 800563e:	4b7c      	ldr	r3, [pc, #496]	; (8005830 <_vfprintf_r+0xdc0>)
 8005640:	9316      	str	r3, [sp, #88]	; 0x58
 8005642:	f018 0320 	ands.w	r3, r8, #32
 8005646:	d01b      	beq.n	8005680 <_vfprintf_r+0xc10>
 8005648:	3507      	adds	r5, #7
 800564a:	f025 0307 	bic.w	r3, r5, #7
 800564e:	461a      	mov	r2, r3
 8005650:	685e      	ldr	r6, [r3, #4]
 8005652:	f852 5b08 	ldr.w	r5, [r2], #8
 8005656:	9206      	str	r2, [sp, #24]
 8005658:	f018 0f01 	tst.w	r8, #1
 800565c:	d00a      	beq.n	8005674 <_vfprintf_r+0xc04>
 800565e:	ea55 0306 	orrs.w	r3, r5, r6
 8005662:	d007      	beq.n	8005674 <_vfprintf_r+0xc04>
 8005664:	2330      	movs	r3, #48	; 0x30
 8005666:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 800566a:	9b07      	ldr	r3, [sp, #28]
 800566c:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 8005670:	f048 0802 	orr.w	r8, r8, #2
 8005674:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8005678:	2302      	movs	r3, #2
 800567a:	e764      	b.n	8005546 <_vfprintf_r+0xad6>
 800567c:	4b6b      	ldr	r3, [pc, #428]	; (800582c <_vfprintf_r+0xdbc>)
 800567e:	e7df      	b.n	8005640 <_vfprintf_r+0xbd0>
 8005680:	462a      	mov	r2, r5
 8005682:	f018 0610 	ands.w	r6, r8, #16
 8005686:	f852 5b04 	ldr.w	r5, [r2], #4
 800568a:	9206      	str	r2, [sp, #24]
 800568c:	d001      	beq.n	8005692 <_vfprintf_r+0xc22>
 800568e:	461e      	mov	r6, r3
 8005690:	e7e2      	b.n	8005658 <_vfprintf_r+0xbe8>
 8005692:	f018 0340 	ands.w	r3, r8, #64	; 0x40
 8005696:	d001      	beq.n	800569c <_vfprintf_r+0xc2c>
 8005698:	b2ad      	uxth	r5, r5
 800569a:	e7dd      	b.n	8005658 <_vfprintf_r+0xbe8>
 800569c:	f418 7600 	ands.w	r6, r8, #512	; 0x200
 80056a0:	d0da      	beq.n	8005658 <_vfprintf_r+0xbe8>
 80056a2:	b2ed      	uxtb	r5, r5
 80056a4:	e7f3      	b.n	800568e <_vfprintf_r+0xc1e>
 80056a6:	2d0a      	cmp	r5, #10
 80056a8:	f176 0300 	sbcs.w	r3, r6, #0
 80056ac:	d205      	bcs.n	80056ba <_vfprintf_r+0xc4a>
 80056ae:	3530      	adds	r5, #48	; 0x30
 80056b0:	f88d 5137 	strb.w	r5, [sp, #311]	; 0x137
 80056b4:	f20d 1937 	addw	r9, sp, #311	; 0x137
 80056b8:	e3fc      	b.n	8005eb4 <_vfprintf_r+0x1444>
 80056ba:	2300      	movs	r3, #0
 80056bc:	9305      	str	r3, [sp, #20]
 80056be:	f407 6380 	and.w	r3, r7, #1024	; 0x400
 80056c2:	f50d 789c 	add.w	r8, sp, #312	; 0x138
 80056c6:	9303      	str	r3, [sp, #12]
 80056c8:	220a      	movs	r2, #10
 80056ca:	2300      	movs	r3, #0
 80056cc:	4628      	mov	r0, r5
 80056ce:	4631      	mov	r1, r6
 80056d0:	f7fb fac2 	bl	8000c58 <__aeabi_uldivmod>
 80056d4:	9b05      	ldr	r3, [sp, #20]
 80056d6:	3301      	adds	r3, #1
 80056d8:	9305      	str	r3, [sp, #20]
 80056da:	9b03      	ldr	r3, [sp, #12]
 80056dc:	3230      	adds	r2, #48	; 0x30
 80056de:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80056e2:	f108 39ff 	add.w	r9, r8, #4294967295
 80056e6:	f808 2c01 	strb.w	r2, [r8, #-1]
 80056ea:	b1d3      	cbz	r3, 8005722 <_vfprintf_r+0xcb2>
 80056ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056ee:	9a05      	ldr	r2, [sp, #20]
 80056f0:	781b      	ldrb	r3, [r3, #0]
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d115      	bne.n	8005722 <_vfprintf_r+0xcb2>
 80056f6:	2aff      	cmp	r2, #255	; 0xff
 80056f8:	d013      	beq.n	8005722 <_vfprintf_r+0xcb2>
 80056fa:	2d0a      	cmp	r5, #10
 80056fc:	f176 0300 	sbcs.w	r3, r6, #0
 8005700:	d30f      	bcc.n	8005722 <_vfprintf_r+0xcb2>
 8005702:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005704:	9914      	ldr	r1, [sp, #80]	; 0x50
 8005706:	eba9 0903 	sub.w	r9, r9, r3
 800570a:	461a      	mov	r2, r3
 800570c:	4648      	mov	r0, r9
 800570e:	f001 fc5a 	bl	8006fc6 <strncpy>
 8005712:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005714:	785b      	ldrb	r3, [r3, #1]
 8005716:	b11b      	cbz	r3, 8005720 <_vfprintf_r+0xcb0>
 8005718:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800571a:	3301      	adds	r3, #1
 800571c:	930a      	str	r3, [sp, #40]	; 0x28
 800571e:	2300      	movs	r3, #0
 8005720:	9305      	str	r3, [sp, #20]
 8005722:	2d0a      	cmp	r5, #10
 8005724:	f176 0600 	sbcs.w	r6, r6, #0
 8005728:	f0c0 83c4 	bcc.w	8005eb4 <_vfprintf_r+0x1444>
 800572c:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
 8005730:	46c8      	mov	r8, r9
 8005732:	e7c9      	b.n	80056c8 <_vfprintf_r+0xc58>
 8005734:	f005 030f 	and.w	r3, r5, #15
 8005738:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800573a:	092d      	lsrs	r5, r5, #4
 800573c:	5cd3      	ldrb	r3, [r2, r3]
 800573e:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8005742:	ea45 7506 	orr.w	r5, r5, r6, lsl #28
 8005746:	0936      	lsrs	r6, r6, #4
 8005748:	ea55 0306 	orrs.w	r3, r5, r6
 800574c:	d1f2      	bne.n	8005734 <_vfprintf_r+0xcc4>
 800574e:	e3b1      	b.n	8005eb4 <_vfprintf_r+0x1444>
 8005750:	b933      	cbnz	r3, 8005760 <_vfprintf_r+0xcf0>
 8005752:	f018 0f01 	tst.w	r8, #1
 8005756:	d003      	beq.n	8005760 <_vfprintf_r+0xcf0>
 8005758:	2330      	movs	r3, #48	; 0x30
 800575a:	f88d 3137 	strb.w	r3, [sp, #311]	; 0x137
 800575e:	e7a9      	b.n	80056b4 <_vfprintf_r+0xc44>
 8005760:	f50d 799c 	add.w	r9, sp, #312	; 0x138
 8005764:	e3a6      	b.n	8005eb4 <_vfprintf_r+0x1444>
 8005766:	9b07      	ldr	r3, [sp, #28]
 8005768:	2b00      	cmp	r3, #0
 800576a:	f000 8371 	beq.w	8005e50 <_vfprintf_r+0x13e0>
 800576e:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 8005772:	2300      	movs	r3, #0
 8005774:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8005778:	9506      	str	r5, [sp, #24]
 800577a:	f7ff bb22 	b.w	8004dc2 <_vfprintf_r+0x352>
 800577e:	9e03      	ldr	r6, [sp, #12]
 8005780:	f7ff bb91 	b.w	8004ea6 <_vfprintf_r+0x436>
 8005784:	2010      	movs	r0, #16
 8005786:	4402      	add	r2, r0
 8005788:	2b07      	cmp	r3, #7
 800578a:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800578e:	6060      	str	r0, [r4, #4]
 8005790:	dd08      	ble.n	80057a4 <_vfprintf_r+0xd34>
 8005792:	aa22      	add	r2, sp, #136	; 0x88
 8005794:	4659      	mov	r1, fp
 8005796:	4650      	mov	r0, sl
 8005798:	f000 fbde 	bl	8005f58 <__sprint_r>
 800579c:	2800      	cmp	r0, #0
 800579e:	f040 8335 	bne.w	8005e0c <_vfprintf_r+0x139c>
 80057a2:	a925      	add	r1, sp, #148	; 0x94
 80057a4:	3f10      	subs	r7, #16
 80057a6:	460c      	mov	r4, r1
 80057a8:	e4f7      	b.n	800519a <_vfprintf_r+0x72a>
 80057aa:	460c      	mov	r4, r1
 80057ac:	e510      	b.n	80051d0 <_vfprintf_r+0x760>
 80057ae:	aa22      	add	r2, sp, #136	; 0x88
 80057b0:	4659      	mov	r1, fp
 80057b2:	4650      	mov	r0, sl
 80057b4:	f000 fbd0 	bl	8005f58 <__sprint_r>
 80057b8:	2800      	cmp	r0, #0
 80057ba:	f040 8327 	bne.w	8005e0c <_vfprintf_r+0x139c>
 80057be:	ac25      	add	r4, sp, #148	; 0x94
 80057c0:	e518      	b.n	80051f4 <_vfprintf_r+0x784>
 80057c2:	aa22      	add	r2, sp, #136	; 0x88
 80057c4:	4659      	mov	r1, fp
 80057c6:	4650      	mov	r0, sl
 80057c8:	f000 fbc6 	bl	8005f58 <__sprint_r>
 80057cc:	2800      	cmp	r0, #0
 80057ce:	f040 831d 	bne.w	8005e0c <_vfprintf_r+0x139c>
 80057d2:	ac25      	add	r4, sp, #148	; 0x94
 80057d4:	e51e      	b.n	8005214 <_vfprintf_r+0x7a4>
 80057d6:	2010      	movs	r0, #16
 80057d8:	4402      	add	r2, r0
 80057da:	2b07      	cmp	r3, #7
 80057dc:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80057e0:	6060      	str	r0, [r4, #4]
 80057e2:	dd08      	ble.n	80057f6 <_vfprintf_r+0xd86>
 80057e4:	aa22      	add	r2, sp, #136	; 0x88
 80057e6:	4659      	mov	r1, fp
 80057e8:	4650      	mov	r0, sl
 80057ea:	f000 fbb5 	bl	8005f58 <__sprint_r>
 80057ee:	2800      	cmp	r0, #0
 80057f0:	f040 830c 	bne.w	8005e0c <_vfprintf_r+0x139c>
 80057f4:	a925      	add	r1, sp, #148	; 0x94
 80057f6:	3f10      	subs	r7, #16
 80057f8:	460c      	mov	r4, r1
 80057fa:	e513      	b.n	8005224 <_vfprintf_r+0x7b4>
 80057fc:	460c      	mov	r4, r1
 80057fe:	e52c      	b.n	800525a <_vfprintf_r+0x7ea>
 8005800:	2010      	movs	r0, #16
 8005802:	4402      	add	r2, r0
 8005804:	2b07      	cmp	r3, #7
 8005806:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 800580a:	6060      	str	r0, [r4, #4]
 800580c:	dd08      	ble.n	8005820 <_vfprintf_r+0xdb0>
 800580e:	aa22      	add	r2, sp, #136	; 0x88
 8005810:	4659      	mov	r1, fp
 8005812:	4650      	mov	r0, sl
 8005814:	f000 fba0 	bl	8005f58 <__sprint_r>
 8005818:	2800      	cmp	r0, #0
 800581a:	f040 82f7 	bne.w	8005e0c <_vfprintf_r+0x139c>
 800581e:	a925      	add	r1, sp, #148	; 0x94
 8005820:	3e10      	subs	r6, #16
 8005822:	460c      	mov	r4, r1
 8005824:	e52c      	b.n	8005280 <_vfprintf_r+0x810>
 8005826:	460c      	mov	r4, r1
 8005828:	e544      	b.n	80052b4 <_vfprintf_r+0x844>
 800582a:	bf00      	nop
 800582c:	08008be4 	.word	0x08008be4
 8005830:	08008bf5 	.word	0x08008bf5
 8005834:	9b07      	ldr	r3, [sp, #28]
 8005836:	2b65      	cmp	r3, #101	; 0x65
 8005838:	f340 8230 	ble.w	8005c9c <_vfprintf_r+0x122c>
 800583c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005840:	2200      	movs	r2, #0
 8005842:	2300      	movs	r3, #0
 8005844:	f7fb f948 	bl	8000ad8 <__aeabi_dcmpeq>
 8005848:	2800      	cmp	r0, #0
 800584a:	d068      	beq.n	800591e <_vfprintf_r+0xeae>
 800584c:	4b6d      	ldr	r3, [pc, #436]	; (8005a04 <_vfprintf_r+0xf94>)
 800584e:	6023      	str	r3, [r4, #0]
 8005850:	2301      	movs	r3, #1
 8005852:	441e      	add	r6, r3
 8005854:	6063      	str	r3, [r4, #4]
 8005856:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005858:	9624      	str	r6, [sp, #144]	; 0x90
 800585a:	3301      	adds	r3, #1
 800585c:	2b07      	cmp	r3, #7
 800585e:	9323      	str	r3, [sp, #140]	; 0x8c
 8005860:	dc37      	bgt.n	80058d2 <_vfprintf_r+0xe62>
 8005862:	3408      	adds	r4, #8
 8005864:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005866:	9a05      	ldr	r2, [sp, #20]
 8005868:	4293      	cmp	r3, r2
 800586a:	db03      	blt.n	8005874 <_vfprintf_r+0xe04>
 800586c:	f018 0f01 	tst.w	r8, #1
 8005870:	f43f ad32 	beq.w	80052d8 <_vfprintf_r+0x868>
 8005874:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005876:	6023      	str	r3, [r4, #0]
 8005878:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800587a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800587c:	6063      	str	r3, [r4, #4]
 800587e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005880:	4413      	add	r3, r2
 8005882:	9324      	str	r3, [sp, #144]	; 0x90
 8005884:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005886:	3301      	adds	r3, #1
 8005888:	2b07      	cmp	r3, #7
 800588a:	9323      	str	r3, [sp, #140]	; 0x8c
 800588c:	dc2b      	bgt.n	80058e6 <_vfprintf_r+0xe76>
 800588e:	3408      	adds	r4, #8
 8005890:	9b05      	ldr	r3, [sp, #20]
 8005892:	1e5d      	subs	r5, r3, #1
 8005894:	2d00      	cmp	r5, #0
 8005896:	f77f ad1f 	ble.w	80052d8 <_vfprintf_r+0x868>
 800589a:	4e5b      	ldr	r6, [pc, #364]	; (8005a08 <_vfprintf_r+0xf98>)
 800589c:	2710      	movs	r7, #16
 800589e:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 80058a2:	2d10      	cmp	r5, #16
 80058a4:	f103 0301 	add.w	r3, r3, #1
 80058a8:	f104 0108 	add.w	r1, r4, #8
 80058ac:	6026      	str	r6, [r4, #0]
 80058ae:	dc24      	bgt.n	80058fa <_vfprintf_r+0xe8a>
 80058b0:	6065      	str	r5, [r4, #4]
 80058b2:	2b07      	cmp	r3, #7
 80058b4:	4415      	add	r5, r2
 80058b6:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 80058ba:	f340 8286 	ble.w	8005dca <_vfprintf_r+0x135a>
 80058be:	aa22      	add	r2, sp, #136	; 0x88
 80058c0:	4659      	mov	r1, fp
 80058c2:	4650      	mov	r0, sl
 80058c4:	f000 fb48 	bl	8005f58 <__sprint_r>
 80058c8:	2800      	cmp	r0, #0
 80058ca:	f040 829f 	bne.w	8005e0c <_vfprintf_r+0x139c>
 80058ce:	ac25      	add	r4, sp, #148	; 0x94
 80058d0:	e502      	b.n	80052d8 <_vfprintf_r+0x868>
 80058d2:	aa22      	add	r2, sp, #136	; 0x88
 80058d4:	4659      	mov	r1, fp
 80058d6:	4650      	mov	r0, sl
 80058d8:	f000 fb3e 	bl	8005f58 <__sprint_r>
 80058dc:	2800      	cmp	r0, #0
 80058de:	f040 8295 	bne.w	8005e0c <_vfprintf_r+0x139c>
 80058e2:	ac25      	add	r4, sp, #148	; 0x94
 80058e4:	e7be      	b.n	8005864 <_vfprintf_r+0xdf4>
 80058e6:	aa22      	add	r2, sp, #136	; 0x88
 80058e8:	4659      	mov	r1, fp
 80058ea:	4650      	mov	r0, sl
 80058ec:	f000 fb34 	bl	8005f58 <__sprint_r>
 80058f0:	2800      	cmp	r0, #0
 80058f2:	f040 828b 	bne.w	8005e0c <_vfprintf_r+0x139c>
 80058f6:	ac25      	add	r4, sp, #148	; 0x94
 80058f8:	e7ca      	b.n	8005890 <_vfprintf_r+0xe20>
 80058fa:	3210      	adds	r2, #16
 80058fc:	2b07      	cmp	r3, #7
 80058fe:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8005902:	6067      	str	r7, [r4, #4]
 8005904:	dd08      	ble.n	8005918 <_vfprintf_r+0xea8>
 8005906:	aa22      	add	r2, sp, #136	; 0x88
 8005908:	4659      	mov	r1, fp
 800590a:	4650      	mov	r0, sl
 800590c:	f000 fb24 	bl	8005f58 <__sprint_r>
 8005910:	2800      	cmp	r0, #0
 8005912:	f040 827b 	bne.w	8005e0c <_vfprintf_r+0x139c>
 8005916:	a925      	add	r1, sp, #148	; 0x94
 8005918:	3d10      	subs	r5, #16
 800591a:	460c      	mov	r4, r1
 800591c:	e7bf      	b.n	800589e <_vfprintf_r+0xe2e>
 800591e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005920:	2b00      	cmp	r3, #0
 8005922:	dc73      	bgt.n	8005a0c <_vfprintf_r+0xf9c>
 8005924:	4b37      	ldr	r3, [pc, #220]	; (8005a04 <_vfprintf_r+0xf94>)
 8005926:	6023      	str	r3, [r4, #0]
 8005928:	2301      	movs	r3, #1
 800592a:	441e      	add	r6, r3
 800592c:	6063      	str	r3, [r4, #4]
 800592e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005930:	9624      	str	r6, [sp, #144]	; 0x90
 8005932:	3301      	adds	r3, #1
 8005934:	2b07      	cmp	r3, #7
 8005936:	9323      	str	r3, [sp, #140]	; 0x8c
 8005938:	dc3d      	bgt.n	80059b6 <_vfprintf_r+0xf46>
 800593a:	3408      	adds	r4, #8
 800593c:	9905      	ldr	r1, [sp, #20]
 800593e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005940:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005942:	430b      	orrs	r3, r1
 8005944:	f008 0101 	and.w	r1, r8, #1
 8005948:	430b      	orrs	r3, r1
 800594a:	f43f acc5 	beq.w	80052d8 <_vfprintf_r+0x868>
 800594e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005950:	6023      	str	r3, [r4, #0]
 8005952:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005954:	6063      	str	r3, [r4, #4]
 8005956:	441a      	add	r2, r3
 8005958:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800595a:	9224      	str	r2, [sp, #144]	; 0x90
 800595c:	3301      	adds	r3, #1
 800595e:	2b07      	cmp	r3, #7
 8005960:	9323      	str	r3, [sp, #140]	; 0x8c
 8005962:	dc32      	bgt.n	80059ca <_vfprintf_r+0xf5a>
 8005964:	3408      	adds	r4, #8
 8005966:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8005968:	2d00      	cmp	r5, #0
 800596a:	da1b      	bge.n	80059a4 <_vfprintf_r+0xf34>
 800596c:	4e26      	ldr	r6, [pc, #152]	; (8005a08 <_vfprintf_r+0xf98>)
 800596e:	426d      	negs	r5, r5
 8005970:	4623      	mov	r3, r4
 8005972:	2710      	movs	r7, #16
 8005974:	e9dd 2123 	ldrd	r2, r1, [sp, #140]	; 0x8c
 8005978:	2d10      	cmp	r5, #16
 800597a:	f102 0201 	add.w	r2, r2, #1
 800597e:	f104 0408 	add.w	r4, r4, #8
 8005982:	601e      	str	r6, [r3, #0]
 8005984:	dc2b      	bgt.n	80059de <_vfprintf_r+0xf6e>
 8005986:	605d      	str	r5, [r3, #4]
 8005988:	2a07      	cmp	r2, #7
 800598a:	440d      	add	r5, r1
 800598c:	e9cd 2523 	strd	r2, r5, [sp, #140]	; 0x8c
 8005990:	dd08      	ble.n	80059a4 <_vfprintf_r+0xf34>
 8005992:	aa22      	add	r2, sp, #136	; 0x88
 8005994:	4659      	mov	r1, fp
 8005996:	4650      	mov	r0, sl
 8005998:	f000 fade 	bl	8005f58 <__sprint_r>
 800599c:	2800      	cmp	r0, #0
 800599e:	f040 8235 	bne.w	8005e0c <_vfprintf_r+0x139c>
 80059a2:	ac25      	add	r4, sp, #148	; 0x94
 80059a4:	9b05      	ldr	r3, [sp, #20]
 80059a6:	9a05      	ldr	r2, [sp, #20]
 80059a8:	6063      	str	r3, [r4, #4]
 80059aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80059ac:	f8c4 9000 	str.w	r9, [r4]
 80059b0:	4413      	add	r3, r2
 80059b2:	9324      	str	r3, [sp, #144]	; 0x90
 80059b4:	e489      	b.n	80052ca <_vfprintf_r+0x85a>
 80059b6:	aa22      	add	r2, sp, #136	; 0x88
 80059b8:	4659      	mov	r1, fp
 80059ba:	4650      	mov	r0, sl
 80059bc:	f000 facc 	bl	8005f58 <__sprint_r>
 80059c0:	2800      	cmp	r0, #0
 80059c2:	f040 8223 	bne.w	8005e0c <_vfprintf_r+0x139c>
 80059c6:	ac25      	add	r4, sp, #148	; 0x94
 80059c8:	e7b8      	b.n	800593c <_vfprintf_r+0xecc>
 80059ca:	aa22      	add	r2, sp, #136	; 0x88
 80059cc:	4659      	mov	r1, fp
 80059ce:	4650      	mov	r0, sl
 80059d0:	f000 fac2 	bl	8005f58 <__sprint_r>
 80059d4:	2800      	cmp	r0, #0
 80059d6:	f040 8219 	bne.w	8005e0c <_vfprintf_r+0x139c>
 80059da:	ac25      	add	r4, sp, #148	; 0x94
 80059dc:	e7c3      	b.n	8005966 <_vfprintf_r+0xef6>
 80059de:	3110      	adds	r1, #16
 80059e0:	2a07      	cmp	r2, #7
 80059e2:	e9cd 2123 	strd	r2, r1, [sp, #140]	; 0x8c
 80059e6:	605f      	str	r7, [r3, #4]
 80059e8:	dd08      	ble.n	80059fc <_vfprintf_r+0xf8c>
 80059ea:	aa22      	add	r2, sp, #136	; 0x88
 80059ec:	4659      	mov	r1, fp
 80059ee:	4650      	mov	r0, sl
 80059f0:	f000 fab2 	bl	8005f58 <__sprint_r>
 80059f4:	2800      	cmp	r0, #0
 80059f6:	f040 8209 	bne.w	8005e0c <_vfprintf_r+0x139c>
 80059fa:	ac25      	add	r4, sp, #148	; 0x94
 80059fc:	3d10      	subs	r5, #16
 80059fe:	4623      	mov	r3, r4
 8005a00:	e7b8      	b.n	8005974 <_vfprintf_r+0xf04>
 8005a02:	bf00      	nop
 8005a04:	08008c06 	.word	0x08008c06
 8005a08:	08008c18 	.word	0x08008c18
 8005a0c:	9f05      	ldr	r7, [sp, #20]
 8005a0e:	42af      	cmp	r7, r5
 8005a10:	bfa8      	it	ge
 8005a12:	462f      	movge	r7, r5
 8005a14:	2f00      	cmp	r7, #0
 8005a16:	dd0a      	ble.n	8005a2e <_vfprintf_r+0xfbe>
 8005a18:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005a1a:	3301      	adds	r3, #1
 8005a1c:	443e      	add	r6, r7
 8005a1e:	2b07      	cmp	r3, #7
 8005a20:	e9c4 9700 	strd	r9, r7, [r4]
 8005a24:	9624      	str	r6, [sp, #144]	; 0x90
 8005a26:	9323      	str	r3, [sp, #140]	; 0x8c
 8005a28:	f300 8084 	bgt.w	8005b34 <_vfprintf_r+0x10c4>
 8005a2c:	3408      	adds	r4, #8
 8005a2e:	2f00      	cmp	r7, #0
 8005a30:	bfac      	ite	ge
 8005a32:	1bee      	subge	r6, r5, r7
 8005a34:	462e      	movlt	r6, r5
 8005a36:	2e00      	cmp	r6, #0
 8005a38:	dd19      	ble.n	8005a6e <_vfprintf_r+0xffe>
 8005a3a:	4f97      	ldr	r7, [pc, #604]	; (8005c98 <_vfprintf_r+0x1228>)
 8005a3c:	6027      	str	r7, [r4, #0]
 8005a3e:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8005a42:	2e10      	cmp	r6, #16
 8005a44:	f103 0301 	add.w	r3, r3, #1
 8005a48:	f104 0108 	add.w	r1, r4, #8
 8005a4c:	dc7c      	bgt.n	8005b48 <_vfprintf_r+0x10d8>
 8005a4e:	6066      	str	r6, [r4, #4]
 8005a50:	2b07      	cmp	r3, #7
 8005a52:	4416      	add	r6, r2
 8005a54:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8005a58:	f340 8089 	ble.w	8005b6e <_vfprintf_r+0x10fe>
 8005a5c:	aa22      	add	r2, sp, #136	; 0x88
 8005a5e:	4659      	mov	r1, fp
 8005a60:	4650      	mov	r0, sl
 8005a62:	f000 fa79 	bl	8005f58 <__sprint_r>
 8005a66:	2800      	cmp	r0, #0
 8005a68:	f040 81d0 	bne.w	8005e0c <_vfprintf_r+0x139c>
 8005a6c:	ac25      	add	r4, sp, #148	; 0x94
 8005a6e:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8005a72:	444d      	add	r5, r9
 8005a74:	d00a      	beq.n	8005a8c <_vfprintf_r+0x101c>
 8005a76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d17a      	bne.n	8005b72 <_vfprintf_r+0x1102>
 8005a7c:	9b08      	ldr	r3, [sp, #32]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d17a      	bne.n	8005b78 <_vfprintf_r+0x1108>
 8005a82:	9b05      	ldr	r3, [sp, #20]
 8005a84:	444b      	add	r3, r9
 8005a86:	429d      	cmp	r5, r3
 8005a88:	bf28      	it	cs
 8005a8a:	461d      	movcs	r5, r3
 8005a8c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005a8e:	9a05      	ldr	r2, [sp, #20]
 8005a90:	4293      	cmp	r3, r2
 8005a92:	db02      	blt.n	8005a9a <_vfprintf_r+0x102a>
 8005a94:	f018 0f01 	tst.w	r8, #1
 8005a98:	d00e      	beq.n	8005ab8 <_vfprintf_r+0x1048>
 8005a9a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005a9c:	6023      	str	r3, [r4, #0]
 8005a9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005aa0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005aa2:	6063      	str	r3, [r4, #4]
 8005aa4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005aa6:	4413      	add	r3, r2
 8005aa8:	9324      	str	r3, [sp, #144]	; 0x90
 8005aaa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005aac:	3301      	adds	r3, #1
 8005aae:	2b07      	cmp	r3, #7
 8005ab0:	9323      	str	r3, [sp, #140]	; 0x8c
 8005ab2:	f300 80dc 	bgt.w	8005c6e <_vfprintf_r+0x11fe>
 8005ab6:	3408      	adds	r4, #8
 8005ab8:	9b05      	ldr	r3, [sp, #20]
 8005aba:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 8005abc:	1b9e      	subs	r6, r3, r6
 8005abe:	444b      	add	r3, r9
 8005ac0:	1b5b      	subs	r3, r3, r5
 8005ac2:	429e      	cmp	r6, r3
 8005ac4:	bfa8      	it	ge
 8005ac6:	461e      	movge	r6, r3
 8005ac8:	2e00      	cmp	r6, #0
 8005aca:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005acc:	dd0a      	ble.n	8005ae4 <_vfprintf_r+0x1074>
 8005ace:	4433      	add	r3, r6
 8005ad0:	9324      	str	r3, [sp, #144]	; 0x90
 8005ad2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005ad4:	3301      	adds	r3, #1
 8005ad6:	2b07      	cmp	r3, #7
 8005ad8:	e9c4 5600 	strd	r5, r6, [r4]
 8005adc:	9323      	str	r3, [sp, #140]	; 0x8c
 8005ade:	f300 80d0 	bgt.w	8005c82 <_vfprintf_r+0x1212>
 8005ae2:	3408      	adds	r4, #8
 8005ae4:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8005ae6:	9b05      	ldr	r3, [sp, #20]
 8005ae8:	2e00      	cmp	r6, #0
 8005aea:	eba3 0505 	sub.w	r5, r3, r5
 8005aee:	bfa8      	it	ge
 8005af0:	1bad      	subge	r5, r5, r6
 8005af2:	2d00      	cmp	r5, #0
 8005af4:	f77f abf0 	ble.w	80052d8 <_vfprintf_r+0x868>
 8005af8:	4e67      	ldr	r6, [pc, #412]	; (8005c98 <_vfprintf_r+0x1228>)
 8005afa:	2710      	movs	r7, #16
 8005afc:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8005b00:	2d10      	cmp	r5, #16
 8005b02:	f103 0301 	add.w	r3, r3, #1
 8005b06:	f104 0108 	add.w	r1, r4, #8
 8005b0a:	6026      	str	r6, [r4, #0]
 8005b0c:	f77f aed0 	ble.w	80058b0 <_vfprintf_r+0xe40>
 8005b10:	3210      	adds	r2, #16
 8005b12:	2b07      	cmp	r3, #7
 8005b14:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8005b18:	6067      	str	r7, [r4, #4]
 8005b1a:	dd08      	ble.n	8005b2e <_vfprintf_r+0x10be>
 8005b1c:	aa22      	add	r2, sp, #136	; 0x88
 8005b1e:	4659      	mov	r1, fp
 8005b20:	4650      	mov	r0, sl
 8005b22:	f000 fa19 	bl	8005f58 <__sprint_r>
 8005b26:	2800      	cmp	r0, #0
 8005b28:	f040 8170 	bne.w	8005e0c <_vfprintf_r+0x139c>
 8005b2c:	a925      	add	r1, sp, #148	; 0x94
 8005b2e:	3d10      	subs	r5, #16
 8005b30:	460c      	mov	r4, r1
 8005b32:	e7e3      	b.n	8005afc <_vfprintf_r+0x108c>
 8005b34:	aa22      	add	r2, sp, #136	; 0x88
 8005b36:	4659      	mov	r1, fp
 8005b38:	4650      	mov	r0, sl
 8005b3a:	f000 fa0d 	bl	8005f58 <__sprint_r>
 8005b3e:	2800      	cmp	r0, #0
 8005b40:	f040 8164 	bne.w	8005e0c <_vfprintf_r+0x139c>
 8005b44:	ac25      	add	r4, sp, #148	; 0x94
 8005b46:	e772      	b.n	8005a2e <_vfprintf_r+0xfbe>
 8005b48:	2010      	movs	r0, #16
 8005b4a:	4402      	add	r2, r0
 8005b4c:	2b07      	cmp	r3, #7
 8005b4e:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8005b52:	6060      	str	r0, [r4, #4]
 8005b54:	dd08      	ble.n	8005b68 <_vfprintf_r+0x10f8>
 8005b56:	aa22      	add	r2, sp, #136	; 0x88
 8005b58:	4659      	mov	r1, fp
 8005b5a:	4650      	mov	r0, sl
 8005b5c:	f000 f9fc 	bl	8005f58 <__sprint_r>
 8005b60:	2800      	cmp	r0, #0
 8005b62:	f040 8153 	bne.w	8005e0c <_vfprintf_r+0x139c>
 8005b66:	a925      	add	r1, sp, #148	; 0x94
 8005b68:	3e10      	subs	r6, #16
 8005b6a:	460c      	mov	r4, r1
 8005b6c:	e766      	b.n	8005a3c <_vfprintf_r+0xfcc>
 8005b6e:	460c      	mov	r4, r1
 8005b70:	e77d      	b.n	8005a6e <_vfprintf_r+0xffe>
 8005b72:	9b08      	ldr	r3, [sp, #32]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d04a      	beq.n	8005c0e <_vfprintf_r+0x119e>
 8005b78:	9b08      	ldr	r3, [sp, #32]
 8005b7a:	3b01      	subs	r3, #1
 8005b7c:	9308      	str	r3, [sp, #32]
 8005b7e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005b80:	6023      	str	r3, [r4, #0]
 8005b82:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b84:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005b86:	6063      	str	r3, [r4, #4]
 8005b88:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005b8a:	4413      	add	r3, r2
 8005b8c:	9324      	str	r3, [sp, #144]	; 0x90
 8005b8e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005b90:	3301      	adds	r3, #1
 8005b92:	2b07      	cmp	r3, #7
 8005b94:	9323      	str	r3, [sp, #140]	; 0x8c
 8005b96:	dc41      	bgt.n	8005c1c <_vfprintf_r+0x11ac>
 8005b98:	3408      	adds	r4, #8
 8005b9a:	9b05      	ldr	r3, [sp, #20]
 8005b9c:	eb09 0703 	add.w	r7, r9, r3
 8005ba0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ba2:	781b      	ldrb	r3, [r3, #0]
 8005ba4:	1b7f      	subs	r7, r7, r5
 8005ba6:	429f      	cmp	r7, r3
 8005ba8:	bfa8      	it	ge
 8005baa:	461f      	movge	r7, r3
 8005bac:	2f00      	cmp	r7, #0
 8005bae:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005bb0:	dd09      	ble.n	8005bc6 <_vfprintf_r+0x1156>
 8005bb2:	443b      	add	r3, r7
 8005bb4:	9324      	str	r3, [sp, #144]	; 0x90
 8005bb6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005bb8:	3301      	adds	r3, #1
 8005bba:	2b07      	cmp	r3, #7
 8005bbc:	e9c4 5700 	strd	r5, r7, [r4]
 8005bc0:	9323      	str	r3, [sp, #140]	; 0x8c
 8005bc2:	dc35      	bgt.n	8005c30 <_vfprintf_r+0x11c0>
 8005bc4:	3408      	adds	r4, #8
 8005bc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005bc8:	781e      	ldrb	r6, [r3, #0]
 8005bca:	2f00      	cmp	r7, #0
 8005bcc:	bfa8      	it	ge
 8005bce:	1bf6      	subge	r6, r6, r7
 8005bd0:	2e00      	cmp	r6, #0
 8005bd2:	dd18      	ble.n	8005c06 <_vfprintf_r+0x1196>
 8005bd4:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8005bd8:	482f      	ldr	r0, [pc, #188]	; (8005c98 <_vfprintf_r+0x1228>)
 8005bda:	6020      	str	r0, [r4, #0]
 8005bdc:	2e10      	cmp	r6, #16
 8005bde:	f103 0301 	add.w	r3, r3, #1
 8005be2:	f104 0108 	add.w	r1, r4, #8
 8005be6:	dc2d      	bgt.n	8005c44 <_vfprintf_r+0x11d4>
 8005be8:	6066      	str	r6, [r4, #4]
 8005bea:	2b07      	cmp	r3, #7
 8005bec:	4416      	add	r6, r2
 8005bee:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8005bf2:	dd3a      	ble.n	8005c6a <_vfprintf_r+0x11fa>
 8005bf4:	aa22      	add	r2, sp, #136	; 0x88
 8005bf6:	4659      	mov	r1, fp
 8005bf8:	4650      	mov	r0, sl
 8005bfa:	f000 f9ad 	bl	8005f58 <__sprint_r>
 8005bfe:	2800      	cmp	r0, #0
 8005c00:	f040 8104 	bne.w	8005e0c <_vfprintf_r+0x139c>
 8005c04:	ac25      	add	r4, sp, #148	; 0x94
 8005c06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c08:	781b      	ldrb	r3, [r3, #0]
 8005c0a:	441d      	add	r5, r3
 8005c0c:	e733      	b.n	8005a76 <_vfprintf_r+0x1006>
 8005c0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c10:	3b01      	subs	r3, #1
 8005c12:	930a      	str	r3, [sp, #40]	; 0x28
 8005c14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c16:	3b01      	subs	r3, #1
 8005c18:	9309      	str	r3, [sp, #36]	; 0x24
 8005c1a:	e7b0      	b.n	8005b7e <_vfprintf_r+0x110e>
 8005c1c:	aa22      	add	r2, sp, #136	; 0x88
 8005c1e:	4659      	mov	r1, fp
 8005c20:	4650      	mov	r0, sl
 8005c22:	f000 f999 	bl	8005f58 <__sprint_r>
 8005c26:	2800      	cmp	r0, #0
 8005c28:	f040 80f0 	bne.w	8005e0c <_vfprintf_r+0x139c>
 8005c2c:	ac25      	add	r4, sp, #148	; 0x94
 8005c2e:	e7b4      	b.n	8005b9a <_vfprintf_r+0x112a>
 8005c30:	aa22      	add	r2, sp, #136	; 0x88
 8005c32:	4659      	mov	r1, fp
 8005c34:	4650      	mov	r0, sl
 8005c36:	f000 f98f 	bl	8005f58 <__sprint_r>
 8005c3a:	2800      	cmp	r0, #0
 8005c3c:	f040 80e6 	bne.w	8005e0c <_vfprintf_r+0x139c>
 8005c40:	ac25      	add	r4, sp, #148	; 0x94
 8005c42:	e7c0      	b.n	8005bc6 <_vfprintf_r+0x1156>
 8005c44:	2010      	movs	r0, #16
 8005c46:	4402      	add	r2, r0
 8005c48:	2b07      	cmp	r3, #7
 8005c4a:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8005c4e:	6060      	str	r0, [r4, #4]
 8005c50:	dd08      	ble.n	8005c64 <_vfprintf_r+0x11f4>
 8005c52:	aa22      	add	r2, sp, #136	; 0x88
 8005c54:	4659      	mov	r1, fp
 8005c56:	4650      	mov	r0, sl
 8005c58:	f000 f97e 	bl	8005f58 <__sprint_r>
 8005c5c:	2800      	cmp	r0, #0
 8005c5e:	f040 80d5 	bne.w	8005e0c <_vfprintf_r+0x139c>
 8005c62:	a925      	add	r1, sp, #148	; 0x94
 8005c64:	3e10      	subs	r6, #16
 8005c66:	460c      	mov	r4, r1
 8005c68:	e7b4      	b.n	8005bd4 <_vfprintf_r+0x1164>
 8005c6a:	460c      	mov	r4, r1
 8005c6c:	e7cb      	b.n	8005c06 <_vfprintf_r+0x1196>
 8005c6e:	aa22      	add	r2, sp, #136	; 0x88
 8005c70:	4659      	mov	r1, fp
 8005c72:	4650      	mov	r0, sl
 8005c74:	f000 f970 	bl	8005f58 <__sprint_r>
 8005c78:	2800      	cmp	r0, #0
 8005c7a:	f040 80c7 	bne.w	8005e0c <_vfprintf_r+0x139c>
 8005c7e:	ac25      	add	r4, sp, #148	; 0x94
 8005c80:	e71a      	b.n	8005ab8 <_vfprintf_r+0x1048>
 8005c82:	aa22      	add	r2, sp, #136	; 0x88
 8005c84:	4659      	mov	r1, fp
 8005c86:	4650      	mov	r0, sl
 8005c88:	f000 f966 	bl	8005f58 <__sprint_r>
 8005c8c:	2800      	cmp	r0, #0
 8005c8e:	f040 80bd 	bne.w	8005e0c <_vfprintf_r+0x139c>
 8005c92:	ac25      	add	r4, sp, #148	; 0x94
 8005c94:	e726      	b.n	8005ae4 <_vfprintf_r+0x1074>
 8005c96:	bf00      	nop
 8005c98:	08008c18 	.word	0x08008c18
 8005c9c:	9a05      	ldr	r2, [sp, #20]
 8005c9e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005ca0:	2a01      	cmp	r2, #1
 8005ca2:	f106 0601 	add.w	r6, r6, #1
 8005ca6:	f103 0301 	add.w	r3, r3, #1
 8005caa:	f104 0508 	add.w	r5, r4, #8
 8005cae:	dc02      	bgt.n	8005cb6 <_vfprintf_r+0x1246>
 8005cb0:	f018 0f01 	tst.w	r8, #1
 8005cb4:	d07e      	beq.n	8005db4 <_vfprintf_r+0x1344>
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	2b07      	cmp	r3, #7
 8005cba:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8005cbe:	f8c4 9000 	str.w	r9, [r4]
 8005cc2:	6062      	str	r2, [r4, #4]
 8005cc4:	dd08      	ble.n	8005cd8 <_vfprintf_r+0x1268>
 8005cc6:	aa22      	add	r2, sp, #136	; 0x88
 8005cc8:	4659      	mov	r1, fp
 8005cca:	4650      	mov	r0, sl
 8005ccc:	f000 f944 	bl	8005f58 <__sprint_r>
 8005cd0:	2800      	cmp	r0, #0
 8005cd2:	f040 809b 	bne.w	8005e0c <_vfprintf_r+0x139c>
 8005cd6:	ad25      	add	r5, sp, #148	; 0x94
 8005cd8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005cda:	602b      	str	r3, [r5, #0]
 8005cdc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005cde:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005ce0:	606b      	str	r3, [r5, #4]
 8005ce2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005ce4:	4413      	add	r3, r2
 8005ce6:	9324      	str	r3, [sp, #144]	; 0x90
 8005ce8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005cea:	3301      	adds	r3, #1
 8005cec:	2b07      	cmp	r3, #7
 8005cee:	9323      	str	r3, [sp, #140]	; 0x8c
 8005cf0:	dc32      	bgt.n	8005d58 <_vfprintf_r+0x12e8>
 8005cf2:	3508      	adds	r5, #8
 8005cf4:	9b05      	ldr	r3, [sp, #20]
 8005cf6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005cfa:	1e5c      	subs	r4, r3, #1
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	2300      	movs	r3, #0
 8005d00:	e9dd 7623 	ldrd	r7, r6, [sp, #140]	; 0x8c
 8005d04:	f7fa fee8 	bl	8000ad8 <__aeabi_dcmpeq>
 8005d08:	2800      	cmp	r0, #0
 8005d0a:	d12e      	bne.n	8005d6a <_vfprintf_r+0x12fa>
 8005d0c:	f109 0301 	add.w	r3, r9, #1
 8005d10:	e9c5 3400 	strd	r3, r4, [r5]
 8005d14:	9b05      	ldr	r3, [sp, #20]
 8005d16:	3701      	adds	r7, #1
 8005d18:	3e01      	subs	r6, #1
 8005d1a:	441e      	add	r6, r3
 8005d1c:	2f07      	cmp	r7, #7
 8005d1e:	e9cd 7623 	strd	r7, r6, [sp, #140]	; 0x8c
 8005d22:	dd50      	ble.n	8005dc6 <_vfprintf_r+0x1356>
 8005d24:	aa22      	add	r2, sp, #136	; 0x88
 8005d26:	4659      	mov	r1, fp
 8005d28:	4650      	mov	r0, sl
 8005d2a:	f000 f915 	bl	8005f58 <__sprint_r>
 8005d2e:	2800      	cmp	r0, #0
 8005d30:	d16c      	bne.n	8005e0c <_vfprintf_r+0x139c>
 8005d32:	ad25      	add	r5, sp, #148	; 0x94
 8005d34:	ab1e      	add	r3, sp, #120	; 0x78
 8005d36:	602b      	str	r3, [r5, #0]
 8005d38:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005d3a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005d3c:	606b      	str	r3, [r5, #4]
 8005d3e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005d40:	4413      	add	r3, r2
 8005d42:	9324      	str	r3, [sp, #144]	; 0x90
 8005d44:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005d46:	3301      	adds	r3, #1
 8005d48:	2b07      	cmp	r3, #7
 8005d4a:	9323      	str	r3, [sp, #140]	; 0x8c
 8005d4c:	f73f adb7 	bgt.w	80058be <_vfprintf_r+0xe4e>
 8005d50:	f105 0408 	add.w	r4, r5, #8
 8005d54:	f7ff bac0 	b.w	80052d8 <_vfprintf_r+0x868>
 8005d58:	aa22      	add	r2, sp, #136	; 0x88
 8005d5a:	4659      	mov	r1, fp
 8005d5c:	4650      	mov	r0, sl
 8005d5e:	f000 f8fb 	bl	8005f58 <__sprint_r>
 8005d62:	2800      	cmp	r0, #0
 8005d64:	d152      	bne.n	8005e0c <_vfprintf_r+0x139c>
 8005d66:	ad25      	add	r5, sp, #148	; 0x94
 8005d68:	e7c4      	b.n	8005cf4 <_vfprintf_r+0x1284>
 8005d6a:	2c00      	cmp	r4, #0
 8005d6c:	dde2      	ble.n	8005d34 <_vfprintf_r+0x12c4>
 8005d6e:	4e58      	ldr	r6, [pc, #352]	; (8005ed0 <_vfprintf_r+0x1460>)
 8005d70:	2710      	movs	r7, #16
 8005d72:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8005d76:	2c10      	cmp	r4, #16
 8005d78:	f103 0301 	add.w	r3, r3, #1
 8005d7c:	f105 0108 	add.w	r1, r5, #8
 8005d80:	602e      	str	r6, [r5, #0]
 8005d82:	dc07      	bgt.n	8005d94 <_vfprintf_r+0x1324>
 8005d84:	606c      	str	r4, [r5, #4]
 8005d86:	2b07      	cmp	r3, #7
 8005d88:	4414      	add	r4, r2
 8005d8a:	e9cd 3423 	strd	r3, r4, [sp, #140]	; 0x8c
 8005d8e:	dcc9      	bgt.n	8005d24 <_vfprintf_r+0x12b4>
 8005d90:	460d      	mov	r5, r1
 8005d92:	e7cf      	b.n	8005d34 <_vfprintf_r+0x12c4>
 8005d94:	3210      	adds	r2, #16
 8005d96:	2b07      	cmp	r3, #7
 8005d98:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8005d9c:	606f      	str	r7, [r5, #4]
 8005d9e:	dd06      	ble.n	8005dae <_vfprintf_r+0x133e>
 8005da0:	aa22      	add	r2, sp, #136	; 0x88
 8005da2:	4659      	mov	r1, fp
 8005da4:	4650      	mov	r0, sl
 8005da6:	f000 f8d7 	bl	8005f58 <__sprint_r>
 8005daa:	bb78      	cbnz	r0, 8005e0c <_vfprintf_r+0x139c>
 8005dac:	a925      	add	r1, sp, #148	; 0x94
 8005dae:	3c10      	subs	r4, #16
 8005db0:	460d      	mov	r5, r1
 8005db2:	e7de      	b.n	8005d72 <_vfprintf_r+0x1302>
 8005db4:	2201      	movs	r2, #1
 8005db6:	2b07      	cmp	r3, #7
 8005db8:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8005dbc:	f8c4 9000 	str.w	r9, [r4]
 8005dc0:	6062      	str	r2, [r4, #4]
 8005dc2:	ddb7      	ble.n	8005d34 <_vfprintf_r+0x12c4>
 8005dc4:	e7ae      	b.n	8005d24 <_vfprintf_r+0x12b4>
 8005dc6:	3508      	adds	r5, #8
 8005dc8:	e7b4      	b.n	8005d34 <_vfprintf_r+0x12c4>
 8005dca:	460c      	mov	r4, r1
 8005dcc:	f7ff ba84 	b.w	80052d8 <_vfprintf_r+0x868>
 8005dd0:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8005dd4:	1a9d      	subs	r5, r3, r2
 8005dd6:	2d00      	cmp	r5, #0
 8005dd8:	f77f aa82 	ble.w	80052e0 <_vfprintf_r+0x870>
 8005ddc:	4e3d      	ldr	r6, [pc, #244]	; (8005ed4 <_vfprintf_r+0x1464>)
 8005dde:	2710      	movs	r7, #16
 8005de0:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8005de4:	2d10      	cmp	r5, #16
 8005de6:	f103 0301 	add.w	r3, r3, #1
 8005dea:	6026      	str	r6, [r4, #0]
 8005dec:	dc18      	bgt.n	8005e20 <_vfprintf_r+0x13b0>
 8005dee:	6065      	str	r5, [r4, #4]
 8005df0:	2b07      	cmp	r3, #7
 8005df2:	4415      	add	r5, r2
 8005df4:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 8005df8:	f77f aa72 	ble.w	80052e0 <_vfprintf_r+0x870>
 8005dfc:	aa22      	add	r2, sp, #136	; 0x88
 8005dfe:	4659      	mov	r1, fp
 8005e00:	4650      	mov	r0, sl
 8005e02:	f000 f8a9 	bl	8005f58 <__sprint_r>
 8005e06:	2800      	cmp	r0, #0
 8005e08:	f43f aa6a 	beq.w	80052e0 <_vfprintf_r+0x870>
 8005e0c:	9b03      	ldr	r3, [sp, #12]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	f43f a87f 	beq.w	8004f12 <_vfprintf_r+0x4a2>
 8005e14:	4619      	mov	r1, r3
 8005e16:	4650      	mov	r0, sl
 8005e18:	f7fe fb24 	bl	8004464 <_free_r>
 8005e1c:	f7ff b879 	b.w	8004f12 <_vfprintf_r+0x4a2>
 8005e20:	3210      	adds	r2, #16
 8005e22:	2b07      	cmp	r3, #7
 8005e24:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8005e28:	6067      	str	r7, [r4, #4]
 8005e2a:	dc02      	bgt.n	8005e32 <_vfprintf_r+0x13c2>
 8005e2c:	3408      	adds	r4, #8
 8005e2e:	3d10      	subs	r5, #16
 8005e30:	e7d6      	b.n	8005de0 <_vfprintf_r+0x1370>
 8005e32:	aa22      	add	r2, sp, #136	; 0x88
 8005e34:	4659      	mov	r1, fp
 8005e36:	4650      	mov	r0, sl
 8005e38:	f000 f88e 	bl	8005f58 <__sprint_r>
 8005e3c:	2800      	cmp	r0, #0
 8005e3e:	d1e5      	bne.n	8005e0c <_vfprintf_r+0x139c>
 8005e40:	ac25      	add	r4, sp, #148	; 0x94
 8005e42:	e7f4      	b.n	8005e2e <_vfprintf_r+0x13be>
 8005e44:	9903      	ldr	r1, [sp, #12]
 8005e46:	4650      	mov	r0, sl
 8005e48:	f7fe fb0c 	bl	8004464 <_free_r>
 8005e4c:	f7ff ba60 	b.w	8005310 <_vfprintf_r+0x8a0>
 8005e50:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005e52:	b91b      	cbnz	r3, 8005e5c <_vfprintf_r+0x13ec>
 8005e54:	2300      	movs	r3, #0
 8005e56:	9323      	str	r3, [sp, #140]	; 0x8c
 8005e58:	f7ff b85b 	b.w	8004f12 <_vfprintf_r+0x4a2>
 8005e5c:	aa22      	add	r2, sp, #136	; 0x88
 8005e5e:	4659      	mov	r1, fp
 8005e60:	4650      	mov	r0, sl
 8005e62:	f000 f879 	bl	8005f58 <__sprint_r>
 8005e66:	2800      	cmp	r0, #0
 8005e68:	d0f4      	beq.n	8005e54 <_vfprintf_r+0x13e4>
 8005e6a:	f7ff b852 	b.w	8004f12 <_vfprintf_r+0x4a2>
 8005e6e:	ea55 0206 	orrs.w	r2, r5, r6
 8005e72:	4647      	mov	r7, r8
 8005e74:	f43f ab78 	beq.w	8005568 <_vfprintf_r+0xaf8>
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	f43f ac14 	beq.w	80056a6 <_vfprintf_r+0xc36>
 8005e7e:	2b02      	cmp	r3, #2
 8005e80:	f50d 799c 	add.w	r9, sp, #312	; 0x138
 8005e84:	f43f ac56 	beq.w	8005734 <_vfprintf_r+0xcc4>
 8005e88:	f005 0307 	and.w	r3, r5, #7
 8005e8c:	08ed      	lsrs	r5, r5, #3
 8005e8e:	ea45 7546 	orr.w	r5, r5, r6, lsl #29
 8005e92:	08f6      	lsrs	r6, r6, #3
 8005e94:	3330      	adds	r3, #48	; 0x30
 8005e96:	ea55 0106 	orrs.w	r1, r5, r6
 8005e9a:	464a      	mov	r2, r9
 8005e9c:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8005ea0:	d1f2      	bne.n	8005e88 <_vfprintf_r+0x1418>
 8005ea2:	07f8      	lsls	r0, r7, #31
 8005ea4:	d506      	bpl.n	8005eb4 <_vfprintf_r+0x1444>
 8005ea6:	2b30      	cmp	r3, #48	; 0x30
 8005ea8:	d004      	beq.n	8005eb4 <_vfprintf_r+0x1444>
 8005eaa:	2330      	movs	r3, #48	; 0x30
 8005eac:	f809 3c01 	strb.w	r3, [r9, #-1]
 8005eb0:	f1a2 0902 	sub.w	r9, r2, #2
 8005eb4:	ab4e      	add	r3, sp, #312	; 0x138
 8005eb6:	eba3 0309 	sub.w	r3, r3, r9
 8005eba:	9e04      	ldr	r6, [sp, #16]
 8005ebc:	9304      	str	r3, [sp, #16]
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	46b8      	mov	r8, r7
 8005ec2:	9303      	str	r3, [sp, #12]
 8005ec4:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8005ec8:	461d      	mov	r5, r3
 8005eca:	f7ff b94b 	b.w	8005164 <_vfprintf_r+0x6f4>
 8005ece:	bf00      	nop
 8005ed0:	08008c18 	.word	0x08008c18
 8005ed4:	08008c08 	.word	0x08008c08

08005ed8 <__sbprintf>:
 8005ed8:	b570      	push	{r4, r5, r6, lr}
 8005eda:	460c      	mov	r4, r1
 8005edc:	8989      	ldrh	r1, [r1, #12]
 8005ede:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 8005ee2:	f021 0102 	bic.w	r1, r1, #2
 8005ee6:	f8ad 1014 	strh.w	r1, [sp, #20]
 8005eea:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8005eec:	911b      	str	r1, [sp, #108]	; 0x6c
 8005eee:	89e1      	ldrh	r1, [r4, #14]
 8005ef0:	f8ad 1016 	strh.w	r1, [sp, #22]
 8005ef4:	69e1      	ldr	r1, [r4, #28]
 8005ef6:	9109      	str	r1, [sp, #36]	; 0x24
 8005ef8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005efa:	910b      	str	r1, [sp, #44]	; 0x2c
 8005efc:	a91c      	add	r1, sp, #112	; 0x70
 8005efe:	9102      	str	r1, [sp, #8]
 8005f00:	9106      	str	r1, [sp, #24]
 8005f02:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005f06:	4606      	mov	r6, r0
 8005f08:	9104      	str	r1, [sp, #16]
 8005f0a:	9107      	str	r1, [sp, #28]
 8005f0c:	a818      	add	r0, sp, #96	; 0x60
 8005f0e:	2100      	movs	r1, #0
 8005f10:	e9cd 3200 	strd	r3, r2, [sp]
 8005f14:	9108      	str	r1, [sp, #32]
 8005f16:	f7fe fa3d 	bl	8004394 <__retarget_lock_init_recursive>
 8005f1a:	e9dd 3200 	ldrd	r3, r2, [sp]
 8005f1e:	a902      	add	r1, sp, #8
 8005f20:	4630      	mov	r0, r6
 8005f22:	f7fe fda5 	bl	8004a70 <_vfprintf_r>
 8005f26:	1e05      	subs	r5, r0, #0
 8005f28:	db07      	blt.n	8005f3a <__sbprintf+0x62>
 8005f2a:	a902      	add	r1, sp, #8
 8005f2c:	4630      	mov	r0, r6
 8005f2e:	f000 fdfd 	bl	8006b2c <_fflush_r>
 8005f32:	2800      	cmp	r0, #0
 8005f34:	bf18      	it	ne
 8005f36:	f04f 35ff 	movne.w	r5, #4294967295
 8005f3a:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 8005f3e:	9818      	ldr	r0, [sp, #96]	; 0x60
 8005f40:	065b      	lsls	r3, r3, #25
 8005f42:	bf42      	ittt	mi
 8005f44:	89a3      	ldrhmi	r3, [r4, #12]
 8005f46:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8005f4a:	81a3      	strhmi	r3, [r4, #12]
 8005f4c:	f7fe fa23 	bl	8004396 <__retarget_lock_close_recursive>
 8005f50:	4628      	mov	r0, r5
 8005f52:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
 8005f56:	bd70      	pop	{r4, r5, r6, pc}

08005f58 <__sprint_r>:
 8005f58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f5c:	6893      	ldr	r3, [r2, #8]
 8005f5e:	4680      	mov	r8, r0
 8005f60:	460f      	mov	r7, r1
 8005f62:	4614      	mov	r4, r2
 8005f64:	b343      	cbz	r3, 8005fb8 <__sprint_r+0x60>
 8005f66:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8005f68:	049d      	lsls	r5, r3, #18
 8005f6a:	d522      	bpl.n	8005fb2 <__sprint_r+0x5a>
 8005f6c:	6815      	ldr	r5, [r2, #0]
 8005f6e:	3508      	adds	r5, #8
 8005f70:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 8005f74:	f04f 0900 	mov.w	r9, #0
 8005f78:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8005f7c:	45ca      	cmp	sl, r9
 8005f7e:	dc0d      	bgt.n	8005f9c <__sprint_r+0x44>
 8005f80:	68a3      	ldr	r3, [r4, #8]
 8005f82:	f026 0603 	bic.w	r6, r6, #3
 8005f86:	1b98      	subs	r0, r3, r6
 8005f88:	60a0      	str	r0, [r4, #8]
 8005f8a:	3508      	adds	r5, #8
 8005f8c:	2800      	cmp	r0, #0
 8005f8e:	d1ef      	bne.n	8005f70 <__sprint_r+0x18>
 8005f90:	2300      	movs	r3, #0
 8005f92:	60a3      	str	r3, [r4, #8]
 8005f94:	2300      	movs	r3, #0
 8005f96:	6063      	str	r3, [r4, #4]
 8005f98:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f9c:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8005fa0:	463a      	mov	r2, r7
 8005fa2:	4640      	mov	r0, r8
 8005fa4:	f000 ffcb 	bl	8006f3e <_fputwc_r>
 8005fa8:	1c43      	adds	r3, r0, #1
 8005faa:	d0f1      	beq.n	8005f90 <__sprint_r+0x38>
 8005fac:	f109 0901 	add.w	r9, r9, #1
 8005fb0:	e7e4      	b.n	8005f7c <__sprint_r+0x24>
 8005fb2:	f000 fde1 	bl	8006b78 <__sfvwrite_r>
 8005fb6:	e7eb      	b.n	8005f90 <__sprint_r+0x38>
 8005fb8:	4618      	mov	r0, r3
 8005fba:	e7eb      	b.n	8005f94 <__sprint_r+0x3c>

08005fbc <_vfiprintf_r>:
 8005fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fc0:	ed2d 8b02 	vpush	{d8}
 8005fc4:	b0bb      	sub	sp, #236	; 0xec
 8005fc6:	460f      	mov	r7, r1
 8005fc8:	9201      	str	r2, [sp, #4]
 8005fca:	461d      	mov	r5, r3
 8005fcc:	461c      	mov	r4, r3
 8005fce:	4681      	mov	r9, r0
 8005fd0:	b118      	cbz	r0, 8005fda <_vfiprintf_r+0x1e>
 8005fd2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8005fd4:	b90b      	cbnz	r3, 8005fda <_vfiprintf_r+0x1e>
 8005fd6:	f7fe f88b 	bl	80040f0 <__sinit>
 8005fda:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005fdc:	07d8      	lsls	r0, r3, #31
 8005fde:	d405      	bmi.n	8005fec <_vfiprintf_r+0x30>
 8005fe0:	89bb      	ldrh	r3, [r7, #12]
 8005fe2:	0599      	lsls	r1, r3, #22
 8005fe4:	d402      	bmi.n	8005fec <_vfiprintf_r+0x30>
 8005fe6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8005fe8:	f7fe f9d6 	bl	8004398 <__retarget_lock_acquire_recursive>
 8005fec:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8005ff0:	049a      	lsls	r2, r3, #18
 8005ff2:	d406      	bmi.n	8006002 <_vfiprintf_r+0x46>
 8005ff4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005ff8:	81bb      	strh	r3, [r7, #12]
 8005ffa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005ffc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006000:	667b      	str	r3, [r7, #100]	; 0x64
 8006002:	89bb      	ldrh	r3, [r7, #12]
 8006004:	071e      	lsls	r6, r3, #28
 8006006:	d501      	bpl.n	800600c <_vfiprintf_r+0x50>
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	b9bb      	cbnz	r3, 800603c <_vfiprintf_r+0x80>
 800600c:	4639      	mov	r1, r7
 800600e:	4648      	mov	r0, r9
 8006010:	f000 fefc 	bl	8006e0c <__swsetup_r>
 8006014:	b190      	cbz	r0, 800603c <_vfiprintf_r+0x80>
 8006016:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006018:	07d8      	lsls	r0, r3, #31
 800601a:	d508      	bpl.n	800602e <_vfiprintf_r+0x72>
 800601c:	f04f 33ff 	mov.w	r3, #4294967295
 8006020:	9302      	str	r3, [sp, #8]
 8006022:	9802      	ldr	r0, [sp, #8]
 8006024:	b03b      	add	sp, #236	; 0xec
 8006026:	ecbd 8b02 	vpop	{d8}
 800602a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800602e:	89bb      	ldrh	r3, [r7, #12]
 8006030:	0599      	lsls	r1, r3, #22
 8006032:	d4f3      	bmi.n	800601c <_vfiprintf_r+0x60>
 8006034:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8006036:	f7fe f9b0 	bl	800439a <__retarget_lock_release_recursive>
 800603a:	e7ef      	b.n	800601c <_vfiprintf_r+0x60>
 800603c:	89bb      	ldrh	r3, [r7, #12]
 800603e:	f003 021a 	and.w	r2, r3, #26
 8006042:	2a0a      	cmp	r2, #10
 8006044:	d116      	bne.n	8006074 <_vfiprintf_r+0xb8>
 8006046:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800604a:	2a00      	cmp	r2, #0
 800604c:	db12      	blt.n	8006074 <_vfiprintf_r+0xb8>
 800604e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006050:	07d2      	lsls	r2, r2, #31
 8006052:	d404      	bmi.n	800605e <_vfiprintf_r+0xa2>
 8006054:	059e      	lsls	r6, r3, #22
 8006056:	d402      	bmi.n	800605e <_vfiprintf_r+0xa2>
 8006058:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800605a:	f7fe f99e 	bl	800439a <__retarget_lock_release_recursive>
 800605e:	9a01      	ldr	r2, [sp, #4]
 8006060:	462b      	mov	r3, r5
 8006062:	4639      	mov	r1, r7
 8006064:	4648      	mov	r0, r9
 8006066:	b03b      	add	sp, #236	; 0xec
 8006068:	ecbd 8b02 	vpop	{d8}
 800606c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006070:	f000 bc36 	b.w	80068e0 <__sbprintf>
 8006074:	2300      	movs	r3, #0
 8006076:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800607a:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800607e:	ae11      	add	r6, sp, #68	; 0x44
 8006080:	ee08 3a10 	vmov	s16, r3
 8006084:	960e      	str	r6, [sp, #56]	; 0x38
 8006086:	9307      	str	r3, [sp, #28]
 8006088:	9302      	str	r3, [sp, #8]
 800608a:	9b01      	ldr	r3, [sp, #4]
 800608c:	461d      	mov	r5, r3
 800608e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006092:	b10a      	cbz	r2, 8006098 <_vfiprintf_r+0xdc>
 8006094:	2a25      	cmp	r2, #37	; 0x25
 8006096:	d1f9      	bne.n	800608c <_vfiprintf_r+0xd0>
 8006098:	9b01      	ldr	r3, [sp, #4]
 800609a:	ebb5 0803 	subs.w	r8, r5, r3
 800609e:	d00d      	beq.n	80060bc <_vfiprintf_r+0x100>
 80060a0:	e9c6 3800 	strd	r3, r8, [r6]
 80060a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80060a6:	4443      	add	r3, r8
 80060a8:	9310      	str	r3, [sp, #64]	; 0x40
 80060aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80060ac:	3301      	adds	r3, #1
 80060ae:	2b07      	cmp	r3, #7
 80060b0:	930f      	str	r3, [sp, #60]	; 0x3c
 80060b2:	dc76      	bgt.n	80061a2 <_vfiprintf_r+0x1e6>
 80060b4:	3608      	adds	r6, #8
 80060b6:	9b02      	ldr	r3, [sp, #8]
 80060b8:	4443      	add	r3, r8
 80060ba:	9302      	str	r3, [sp, #8]
 80060bc:	782b      	ldrb	r3, [r5, #0]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	f000 83d0 	beq.w	8006864 <_vfiprintf_r+0x8a8>
 80060c4:	2300      	movs	r3, #0
 80060c6:	f04f 32ff 	mov.w	r2, #4294967295
 80060ca:	3501      	adds	r5, #1
 80060cc:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 80060d0:	9200      	str	r2, [sp, #0]
 80060d2:	9303      	str	r3, [sp, #12]
 80060d4:	469a      	mov	sl, r3
 80060d6:	462a      	mov	r2, r5
 80060d8:	f812 3b01 	ldrb.w	r3, [r2], #1
 80060dc:	9201      	str	r2, [sp, #4]
 80060de:	f1a3 0220 	sub.w	r2, r3, #32
 80060e2:	2a5a      	cmp	r2, #90	; 0x5a
 80060e4:	f200 831c 	bhi.w	8006720 <_vfiprintf_r+0x764>
 80060e8:	e8df f012 	tbh	[pc, r2, lsl #1]
 80060ec:	031a007e 	.word	0x031a007e
 80060f0:	0086031a 	.word	0x0086031a
 80060f4:	031a031a 	.word	0x031a031a
 80060f8:	0065031a 	.word	0x0065031a
 80060fc:	031a031a 	.word	0x031a031a
 8006100:	00930089 	.word	0x00930089
 8006104:	0090031a 	.word	0x0090031a
 8006108:	031a0095 	.word	0x031a0095
 800610c:	00b300b0 	.word	0x00b300b0
 8006110:	00b300b3 	.word	0x00b300b3
 8006114:	00b300b3 	.word	0x00b300b3
 8006118:	00b300b3 	.word	0x00b300b3
 800611c:	00b300b3 	.word	0x00b300b3
 8006120:	031a031a 	.word	0x031a031a
 8006124:	031a031a 	.word	0x031a031a
 8006128:	031a031a 	.word	0x031a031a
 800612c:	031a031a 	.word	0x031a031a
 8006130:	00dd031a 	.word	0x00dd031a
 8006134:	031a00eb 	.word	0x031a00eb
 8006138:	031a031a 	.word	0x031a031a
 800613c:	031a031a 	.word	0x031a031a
 8006140:	031a031a 	.word	0x031a031a
 8006144:	031a031a 	.word	0x031a031a
 8006148:	013b031a 	.word	0x013b031a
 800614c:	031a031a 	.word	0x031a031a
 8006150:	0180031a 	.word	0x0180031a
 8006154:	025e031a 	.word	0x025e031a
 8006158:	031a031a 	.word	0x031a031a
 800615c:	031a027e 	.word	0x031a027e
 8006160:	031a031a 	.word	0x031a031a
 8006164:	031a031a 	.word	0x031a031a
 8006168:	031a031a 	.word	0x031a031a
 800616c:	031a031a 	.word	0x031a031a
 8006170:	00dd031a 	.word	0x00dd031a
 8006174:	031a00ed 	.word	0x031a00ed
 8006178:	031a031a 	.word	0x031a031a
 800617c:	00ed00c3 	.word	0x00ed00c3
 8006180:	031a00d7 	.word	0x031a00d7
 8006184:	031a00d0 	.word	0x031a00d0
 8006188:	013d0119 	.word	0x013d0119
 800618c:	00d70172 	.word	0x00d70172
 8006190:	0180031a 	.word	0x0180031a
 8006194:	0260007c 	.word	0x0260007c
 8006198:	031a031a 	.word	0x031a031a
 800619c:	031a029a 	.word	0x031a029a
 80061a0:	007c      	.short	0x007c
 80061a2:	aa0e      	add	r2, sp, #56	; 0x38
 80061a4:	4639      	mov	r1, r7
 80061a6:	4648      	mov	r0, r9
 80061a8:	f7ff fed6 	bl	8005f58 <__sprint_r>
 80061ac:	2800      	cmp	r0, #0
 80061ae:	f040 8338 	bne.w	8006822 <_vfiprintf_r+0x866>
 80061b2:	ae11      	add	r6, sp, #68	; 0x44
 80061b4:	e77f      	b.n	80060b6 <_vfiprintf_r+0xfa>
 80061b6:	4648      	mov	r0, r9
 80061b8:	f000 ff1e 	bl	8006ff8 <_localeconv_r>
 80061bc:	6843      	ldr	r3, [r0, #4]
 80061be:	4618      	mov	r0, r3
 80061c0:	ee08 3a10 	vmov	s16, r3
 80061c4:	f7fa f80c 	bl	80001e0 <strlen>
 80061c8:	9007      	str	r0, [sp, #28]
 80061ca:	4648      	mov	r0, r9
 80061cc:	f000 ff14 	bl	8006ff8 <_localeconv_r>
 80061d0:	6883      	ldr	r3, [r0, #8]
 80061d2:	9306      	str	r3, [sp, #24]
 80061d4:	9b07      	ldr	r3, [sp, #28]
 80061d6:	b12b      	cbz	r3, 80061e4 <_vfiprintf_r+0x228>
 80061d8:	9b06      	ldr	r3, [sp, #24]
 80061da:	b11b      	cbz	r3, 80061e4 <_vfiprintf_r+0x228>
 80061dc:	781b      	ldrb	r3, [r3, #0]
 80061de:	b10b      	cbz	r3, 80061e4 <_vfiprintf_r+0x228>
 80061e0:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 80061e4:	9d01      	ldr	r5, [sp, #4]
 80061e6:	e776      	b.n	80060d6 <_vfiprintf_r+0x11a>
 80061e8:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d1f9      	bne.n	80061e4 <_vfiprintf_r+0x228>
 80061f0:	2320      	movs	r3, #32
 80061f2:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 80061f6:	e7f5      	b.n	80061e4 <_vfiprintf_r+0x228>
 80061f8:	f04a 0a01 	orr.w	sl, sl, #1
 80061fc:	e7f2      	b.n	80061e4 <_vfiprintf_r+0x228>
 80061fe:	f854 3b04 	ldr.w	r3, [r4], #4
 8006202:	9303      	str	r3, [sp, #12]
 8006204:	2b00      	cmp	r3, #0
 8006206:	daed      	bge.n	80061e4 <_vfiprintf_r+0x228>
 8006208:	425b      	negs	r3, r3
 800620a:	9303      	str	r3, [sp, #12]
 800620c:	f04a 0a04 	orr.w	sl, sl, #4
 8006210:	e7e8      	b.n	80061e4 <_vfiprintf_r+0x228>
 8006212:	232b      	movs	r3, #43	; 0x2b
 8006214:	e7ed      	b.n	80061f2 <_vfiprintf_r+0x236>
 8006216:	9a01      	ldr	r2, [sp, #4]
 8006218:	f812 3b01 	ldrb.w	r3, [r2], #1
 800621c:	2b2a      	cmp	r3, #42	; 0x2a
 800621e:	d112      	bne.n	8006246 <_vfiprintf_r+0x28a>
 8006220:	f854 3b04 	ldr.w	r3, [r4], #4
 8006224:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006228:	e9cd 3200 	strd	r3, r2, [sp]
 800622c:	e7da      	b.n	80061e4 <_vfiprintf_r+0x228>
 800622e:	9b00      	ldr	r3, [sp, #0]
 8006230:	200a      	movs	r0, #10
 8006232:	fb00 1303 	mla	r3, r0, r3, r1
 8006236:	9300      	str	r3, [sp, #0]
 8006238:	f812 3b01 	ldrb.w	r3, [r2], #1
 800623c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006240:	2909      	cmp	r1, #9
 8006242:	d9f4      	bls.n	800622e <_vfiprintf_r+0x272>
 8006244:	e74a      	b.n	80060dc <_vfiprintf_r+0x120>
 8006246:	2100      	movs	r1, #0
 8006248:	9100      	str	r1, [sp, #0]
 800624a:	e7f7      	b.n	800623c <_vfiprintf_r+0x280>
 800624c:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8006250:	e7c8      	b.n	80061e4 <_vfiprintf_r+0x228>
 8006252:	2100      	movs	r1, #0
 8006254:	9a01      	ldr	r2, [sp, #4]
 8006256:	9103      	str	r1, [sp, #12]
 8006258:	9903      	ldr	r1, [sp, #12]
 800625a:	3b30      	subs	r3, #48	; 0x30
 800625c:	200a      	movs	r0, #10
 800625e:	fb00 3301 	mla	r3, r0, r1, r3
 8006262:	9303      	str	r3, [sp, #12]
 8006264:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006268:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800626c:	2909      	cmp	r1, #9
 800626e:	d9f3      	bls.n	8006258 <_vfiprintf_r+0x29c>
 8006270:	e734      	b.n	80060dc <_vfiprintf_r+0x120>
 8006272:	9b01      	ldr	r3, [sp, #4]
 8006274:	781b      	ldrb	r3, [r3, #0]
 8006276:	2b68      	cmp	r3, #104	; 0x68
 8006278:	bf01      	itttt	eq
 800627a:	9b01      	ldreq	r3, [sp, #4]
 800627c:	3301      	addeq	r3, #1
 800627e:	9301      	streq	r3, [sp, #4]
 8006280:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8006284:	bf18      	it	ne
 8006286:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800628a:	e7ab      	b.n	80061e4 <_vfiprintf_r+0x228>
 800628c:	9b01      	ldr	r3, [sp, #4]
 800628e:	781b      	ldrb	r3, [r3, #0]
 8006290:	2b6c      	cmp	r3, #108	; 0x6c
 8006292:	d105      	bne.n	80062a0 <_vfiprintf_r+0x2e4>
 8006294:	9b01      	ldr	r3, [sp, #4]
 8006296:	3301      	adds	r3, #1
 8006298:	9301      	str	r3, [sp, #4]
 800629a:	f04a 0a20 	orr.w	sl, sl, #32
 800629e:	e7a1      	b.n	80061e4 <_vfiprintf_r+0x228>
 80062a0:	f04a 0a10 	orr.w	sl, sl, #16
 80062a4:	e79e      	b.n	80061e4 <_vfiprintf_r+0x228>
 80062a6:	46a0      	mov	r8, r4
 80062a8:	f858 3b04 	ldr.w	r3, [r8], #4
 80062ac:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 80062b0:	2300      	movs	r3, #0
 80062b2:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 80062b6:	2201      	movs	r2, #1
 80062b8:	9200      	str	r2, [sp, #0]
 80062ba:	461d      	mov	r5, r3
 80062bc:	f10d 0b84 	add.w	fp, sp, #132	; 0x84
 80062c0:	e0a9      	b.n	8006416 <_vfiprintf_r+0x45a>
 80062c2:	f04a 0a10 	orr.w	sl, sl, #16
 80062c6:	f01a 0f20 	tst.w	sl, #32
 80062ca:	d011      	beq.n	80062f0 <_vfiprintf_r+0x334>
 80062cc:	3407      	adds	r4, #7
 80062ce:	f024 0307 	bic.w	r3, r4, #7
 80062d2:	4698      	mov	r8, r3
 80062d4:	685d      	ldr	r5, [r3, #4]
 80062d6:	f858 4b08 	ldr.w	r4, [r8], #8
 80062da:	2d00      	cmp	r5, #0
 80062dc:	da06      	bge.n	80062ec <_vfiprintf_r+0x330>
 80062de:	4264      	negs	r4, r4
 80062e0:	f04f 032d 	mov.w	r3, #45	; 0x2d
 80062e4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80062e8:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 80062ec:	2301      	movs	r3, #1
 80062ee:	e04a      	b.n	8006386 <_vfiprintf_r+0x3ca>
 80062f0:	46a0      	mov	r8, r4
 80062f2:	f01a 0f10 	tst.w	sl, #16
 80062f6:	f858 5b04 	ldr.w	r5, [r8], #4
 80062fa:	d002      	beq.n	8006302 <_vfiprintf_r+0x346>
 80062fc:	462c      	mov	r4, r5
 80062fe:	17ed      	asrs	r5, r5, #31
 8006300:	e7eb      	b.n	80062da <_vfiprintf_r+0x31e>
 8006302:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006306:	d003      	beq.n	8006310 <_vfiprintf_r+0x354>
 8006308:	b22c      	sxth	r4, r5
 800630a:	f345 35c0 	sbfx	r5, r5, #15, #1
 800630e:	e7e4      	b.n	80062da <_vfiprintf_r+0x31e>
 8006310:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006314:	d0f2      	beq.n	80062fc <_vfiprintf_r+0x340>
 8006316:	b26c      	sxtb	r4, r5
 8006318:	f345 15c0 	sbfx	r5, r5, #7, #1
 800631c:	e7dd      	b.n	80062da <_vfiprintf_r+0x31e>
 800631e:	f01a 0f20 	tst.w	sl, #32
 8006322:	f104 0804 	add.w	r8, r4, #4
 8006326:	d007      	beq.n	8006338 <_vfiprintf_r+0x37c>
 8006328:	9a02      	ldr	r2, [sp, #8]
 800632a:	6823      	ldr	r3, [r4, #0]
 800632c:	9902      	ldr	r1, [sp, #8]
 800632e:	17d2      	asrs	r2, r2, #31
 8006330:	e9c3 1200 	strd	r1, r2, [r3]
 8006334:	4644      	mov	r4, r8
 8006336:	e6a8      	b.n	800608a <_vfiprintf_r+0xce>
 8006338:	f01a 0f10 	tst.w	sl, #16
 800633c:	d003      	beq.n	8006346 <_vfiprintf_r+0x38a>
 800633e:	6823      	ldr	r3, [r4, #0]
 8006340:	9a02      	ldr	r2, [sp, #8]
 8006342:	601a      	str	r2, [r3, #0]
 8006344:	e7f6      	b.n	8006334 <_vfiprintf_r+0x378>
 8006346:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800634a:	d003      	beq.n	8006354 <_vfiprintf_r+0x398>
 800634c:	6823      	ldr	r3, [r4, #0]
 800634e:	9a02      	ldr	r2, [sp, #8]
 8006350:	801a      	strh	r2, [r3, #0]
 8006352:	e7ef      	b.n	8006334 <_vfiprintf_r+0x378>
 8006354:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006358:	d0f1      	beq.n	800633e <_vfiprintf_r+0x382>
 800635a:	6823      	ldr	r3, [r4, #0]
 800635c:	9a02      	ldr	r2, [sp, #8]
 800635e:	701a      	strb	r2, [r3, #0]
 8006360:	e7e8      	b.n	8006334 <_vfiprintf_r+0x378>
 8006362:	f04a 0a10 	orr.w	sl, sl, #16
 8006366:	f01a 0320 	ands.w	r3, sl, #32
 800636a:	d01f      	beq.n	80063ac <_vfiprintf_r+0x3f0>
 800636c:	3407      	adds	r4, #7
 800636e:	f024 0307 	bic.w	r3, r4, #7
 8006372:	4698      	mov	r8, r3
 8006374:	685d      	ldr	r5, [r3, #4]
 8006376:	f858 4b08 	ldr.w	r4, [r8], #8
 800637a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800637e:	2300      	movs	r3, #0
 8006380:	2200      	movs	r2, #0
 8006382:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 8006386:	9a00      	ldr	r2, [sp, #0]
 8006388:	3201      	adds	r2, #1
 800638a:	f000 8278 	beq.w	800687e <_vfiprintf_r+0x8c2>
 800638e:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8006392:	9204      	str	r2, [sp, #16]
 8006394:	ea54 0205 	orrs.w	r2, r4, r5
 8006398:	f040 8277 	bne.w	800688a <_vfiprintf_r+0x8ce>
 800639c:	9a00      	ldr	r2, [sp, #0]
 800639e:	2a00      	cmp	r2, #0
 80063a0:	f000 81b3 	beq.w	800670a <_vfiprintf_r+0x74e>
 80063a4:	2b01      	cmp	r3, #1
 80063a6:	f040 8273 	bne.w	8006890 <_vfiprintf_r+0x8d4>
 80063aa:	e151      	b.n	8006650 <_vfiprintf_r+0x694>
 80063ac:	46a0      	mov	r8, r4
 80063ae:	f01a 0510 	ands.w	r5, sl, #16
 80063b2:	f858 4b04 	ldr.w	r4, [r8], #4
 80063b6:	d001      	beq.n	80063bc <_vfiprintf_r+0x400>
 80063b8:	461d      	mov	r5, r3
 80063ba:	e7de      	b.n	800637a <_vfiprintf_r+0x3be>
 80063bc:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 80063c0:	d001      	beq.n	80063c6 <_vfiprintf_r+0x40a>
 80063c2:	b2a4      	uxth	r4, r4
 80063c4:	e7d9      	b.n	800637a <_vfiprintf_r+0x3be>
 80063c6:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 80063ca:	d0d6      	beq.n	800637a <_vfiprintf_r+0x3be>
 80063cc:	b2e4      	uxtb	r4, r4
 80063ce:	e7f3      	b.n	80063b8 <_vfiprintf_r+0x3fc>
 80063d0:	46a0      	mov	r8, r4
 80063d2:	f647 0330 	movw	r3, #30768	; 0x7830
 80063d6:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 80063da:	f858 4b04 	ldr.w	r4, [r8], #4
 80063de:	4b9f      	ldr	r3, [pc, #636]	; (800665c <_vfiprintf_r+0x6a0>)
 80063e0:	9305      	str	r3, [sp, #20]
 80063e2:	2500      	movs	r5, #0
 80063e4:	f04a 0a02 	orr.w	sl, sl, #2
 80063e8:	2302      	movs	r3, #2
 80063ea:	e7c9      	b.n	8006380 <_vfiprintf_r+0x3c4>
 80063ec:	9b00      	ldr	r3, [sp, #0]
 80063ee:	46a0      	mov	r8, r4
 80063f0:	2500      	movs	r5, #0
 80063f2:	1c5c      	adds	r4, r3, #1
 80063f4:	f858 bb04 	ldr.w	fp, [r8], #4
 80063f8:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 80063fc:	f000 80cf 	beq.w	800659e <_vfiprintf_r+0x5e2>
 8006400:	461a      	mov	r2, r3
 8006402:	4629      	mov	r1, r5
 8006404:	4658      	mov	r0, fp
 8006406:	f7f9 fef3 	bl	80001f0 <memchr>
 800640a:	2800      	cmp	r0, #0
 800640c:	f000 8192 	beq.w	8006734 <_vfiprintf_r+0x778>
 8006410:	eba0 030b 	sub.w	r3, r0, fp
 8006414:	9300      	str	r3, [sp, #0]
 8006416:	9b00      	ldr	r3, [sp, #0]
 8006418:	f89d 2033 	ldrb.w	r2, [sp, #51]	; 0x33
 800641c:	42ab      	cmp	r3, r5
 800641e:	bfb8      	it	lt
 8006420:	462b      	movlt	r3, r5
 8006422:	9304      	str	r3, [sp, #16]
 8006424:	b10a      	cbz	r2, 800642a <_vfiprintf_r+0x46e>
 8006426:	3301      	adds	r3, #1
 8006428:	9304      	str	r3, [sp, #16]
 800642a:	f01a 0302 	ands.w	r3, sl, #2
 800642e:	9308      	str	r3, [sp, #32]
 8006430:	bf1e      	ittt	ne
 8006432:	9b04      	ldrne	r3, [sp, #16]
 8006434:	3302      	addne	r3, #2
 8006436:	9304      	strne	r3, [sp, #16]
 8006438:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800643c:	9309      	str	r3, [sp, #36]	; 0x24
 800643e:	d11f      	bne.n	8006480 <_vfiprintf_r+0x4c4>
 8006440:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8006444:	1a9c      	subs	r4, r3, r2
 8006446:	2c00      	cmp	r4, #0
 8006448:	dd1a      	ble.n	8006480 <_vfiprintf_r+0x4c4>
 800644a:	4b85      	ldr	r3, [pc, #532]	; (8006660 <_vfiprintf_r+0x6a4>)
 800644c:	6033      	str	r3, [r6, #0]
 800644e:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	; 0x3c
 8006452:	2c10      	cmp	r4, #16
 8006454:	f102 0201 	add.w	r2, r2, #1
 8006458:	f106 0008 	add.w	r0, r6, #8
 800645c:	f300 816c 	bgt.w	8006738 <_vfiprintf_r+0x77c>
 8006460:	6074      	str	r4, [r6, #4]
 8006462:	2a07      	cmp	r2, #7
 8006464:	4464      	add	r4, ip
 8006466:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800646a:	f340 8178 	ble.w	800675e <_vfiprintf_r+0x7a2>
 800646e:	aa0e      	add	r2, sp, #56	; 0x38
 8006470:	4639      	mov	r1, r7
 8006472:	4648      	mov	r0, r9
 8006474:	f7ff fd70 	bl	8005f58 <__sprint_r>
 8006478:	2800      	cmp	r0, #0
 800647a:	f040 81d2 	bne.w	8006822 <_vfiprintf_r+0x866>
 800647e:	ae11      	add	r6, sp, #68	; 0x44
 8006480:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
 8006484:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 8006488:	b160      	cbz	r0, 80064a4 <_vfiprintf_r+0x4e8>
 800648a:	f10d 0033 	add.w	r0, sp, #51	; 0x33
 800648e:	3201      	adds	r2, #1
 8006490:	6030      	str	r0, [r6, #0]
 8006492:	2001      	movs	r0, #1
 8006494:	4401      	add	r1, r0
 8006496:	2a07      	cmp	r2, #7
 8006498:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800649c:	6070      	str	r0, [r6, #4]
 800649e:	f300 8160 	bgt.w	8006762 <_vfiprintf_r+0x7a6>
 80064a2:	3608      	adds	r6, #8
 80064a4:	9b08      	ldr	r3, [sp, #32]
 80064a6:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 80064aa:	b15b      	cbz	r3, 80064c4 <_vfiprintf_r+0x508>
 80064ac:	a80d      	add	r0, sp, #52	; 0x34
 80064ae:	3201      	adds	r2, #1
 80064b0:	6030      	str	r0, [r6, #0]
 80064b2:	2002      	movs	r0, #2
 80064b4:	4401      	add	r1, r0
 80064b6:	2a07      	cmp	r2, #7
 80064b8:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 80064bc:	6070      	str	r0, [r6, #4]
 80064be:	f300 8159 	bgt.w	8006774 <_vfiprintf_r+0x7b8>
 80064c2:	3608      	adds	r6, #8
 80064c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064c6:	2b80      	cmp	r3, #128	; 0x80
 80064c8:	d11f      	bne.n	800650a <_vfiprintf_r+0x54e>
 80064ca:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 80064ce:	1a9c      	subs	r4, r3, r2
 80064d0:	2c00      	cmp	r4, #0
 80064d2:	dd1a      	ble.n	800650a <_vfiprintf_r+0x54e>
 80064d4:	4b63      	ldr	r3, [pc, #396]	; (8006664 <_vfiprintf_r+0x6a8>)
 80064d6:	6033      	str	r3, [r6, #0]
 80064d8:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	; 0x3c
 80064dc:	2c10      	cmp	r4, #16
 80064de:	f102 0201 	add.w	r2, r2, #1
 80064e2:	f106 0008 	add.w	r0, r6, #8
 80064e6:	f300 814e 	bgt.w	8006786 <_vfiprintf_r+0x7ca>
 80064ea:	6074      	str	r4, [r6, #4]
 80064ec:	2a07      	cmp	r2, #7
 80064ee:	4464      	add	r4, ip
 80064f0:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 80064f4:	f340 815a 	ble.w	80067ac <_vfiprintf_r+0x7f0>
 80064f8:	aa0e      	add	r2, sp, #56	; 0x38
 80064fa:	4639      	mov	r1, r7
 80064fc:	4648      	mov	r0, r9
 80064fe:	f7ff fd2b 	bl	8005f58 <__sprint_r>
 8006502:	2800      	cmp	r0, #0
 8006504:	f040 818d 	bne.w	8006822 <_vfiprintf_r+0x866>
 8006508:	ae11      	add	r6, sp, #68	; 0x44
 800650a:	9b00      	ldr	r3, [sp, #0]
 800650c:	1aec      	subs	r4, r5, r3
 800650e:	2c00      	cmp	r4, #0
 8006510:	dd1b      	ble.n	800654a <_vfiprintf_r+0x58e>
 8006512:	4d54      	ldr	r5, [pc, #336]	; (8006664 <_vfiprintf_r+0x6a8>)
 8006514:	2310      	movs	r3, #16
 8006516:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800651a:	2c10      	cmp	r4, #16
 800651c:	f102 0201 	add.w	r2, r2, #1
 8006520:	f106 0008 	add.w	r0, r6, #8
 8006524:	6035      	str	r5, [r6, #0]
 8006526:	f300 8143 	bgt.w	80067b0 <_vfiprintf_r+0x7f4>
 800652a:	6074      	str	r4, [r6, #4]
 800652c:	2a07      	cmp	r2, #7
 800652e:	440c      	add	r4, r1
 8006530:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 8006534:	f340 814d 	ble.w	80067d2 <_vfiprintf_r+0x816>
 8006538:	aa0e      	add	r2, sp, #56	; 0x38
 800653a:	4639      	mov	r1, r7
 800653c:	4648      	mov	r0, r9
 800653e:	f7ff fd0b 	bl	8005f58 <__sprint_r>
 8006542:	2800      	cmp	r0, #0
 8006544:	f040 816d 	bne.w	8006822 <_vfiprintf_r+0x866>
 8006548:	ae11      	add	r6, sp, #68	; 0x44
 800654a:	9b00      	ldr	r3, [sp, #0]
 800654c:	9a00      	ldr	r2, [sp, #0]
 800654e:	6073      	str	r3, [r6, #4]
 8006550:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006552:	f8c6 b000 	str.w	fp, [r6]
 8006556:	4413      	add	r3, r2
 8006558:	9310      	str	r3, [sp, #64]	; 0x40
 800655a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800655c:	3301      	adds	r3, #1
 800655e:	2b07      	cmp	r3, #7
 8006560:	930f      	str	r3, [sp, #60]	; 0x3c
 8006562:	f300 8138 	bgt.w	80067d6 <_vfiprintf_r+0x81a>
 8006566:	f106 0308 	add.w	r3, r6, #8
 800656a:	f01a 0f04 	tst.w	sl, #4
 800656e:	f040 813a 	bne.w	80067e6 <_vfiprintf_r+0x82a>
 8006572:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006576:	9904      	ldr	r1, [sp, #16]
 8006578:	428a      	cmp	r2, r1
 800657a:	bfac      	ite	ge
 800657c:	189b      	addge	r3, r3, r2
 800657e:	185b      	addlt	r3, r3, r1
 8006580:	9302      	str	r3, [sp, #8]
 8006582:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006584:	b13b      	cbz	r3, 8006596 <_vfiprintf_r+0x5da>
 8006586:	aa0e      	add	r2, sp, #56	; 0x38
 8006588:	4639      	mov	r1, r7
 800658a:	4648      	mov	r0, r9
 800658c:	f7ff fce4 	bl	8005f58 <__sprint_r>
 8006590:	2800      	cmp	r0, #0
 8006592:	f040 8146 	bne.w	8006822 <_vfiprintf_r+0x866>
 8006596:	2300      	movs	r3, #0
 8006598:	930f      	str	r3, [sp, #60]	; 0x3c
 800659a:	ae11      	add	r6, sp, #68	; 0x44
 800659c:	e6ca      	b.n	8006334 <_vfiprintf_r+0x378>
 800659e:	4658      	mov	r0, fp
 80065a0:	f7f9 fe1e 	bl	80001e0 <strlen>
 80065a4:	9000      	str	r0, [sp, #0]
 80065a6:	e736      	b.n	8006416 <_vfiprintf_r+0x45a>
 80065a8:	f04a 0a10 	orr.w	sl, sl, #16
 80065ac:	f01a 0320 	ands.w	r3, sl, #32
 80065b0:	d008      	beq.n	80065c4 <_vfiprintf_r+0x608>
 80065b2:	3407      	adds	r4, #7
 80065b4:	f024 0307 	bic.w	r3, r4, #7
 80065b8:	4698      	mov	r8, r3
 80065ba:	685d      	ldr	r5, [r3, #4]
 80065bc:	f858 4b08 	ldr.w	r4, [r8], #8
 80065c0:	2301      	movs	r3, #1
 80065c2:	e6dd      	b.n	8006380 <_vfiprintf_r+0x3c4>
 80065c4:	46a0      	mov	r8, r4
 80065c6:	f01a 0510 	ands.w	r5, sl, #16
 80065ca:	f858 4b04 	ldr.w	r4, [r8], #4
 80065ce:	d001      	beq.n	80065d4 <_vfiprintf_r+0x618>
 80065d0:	461d      	mov	r5, r3
 80065d2:	e7f5      	b.n	80065c0 <_vfiprintf_r+0x604>
 80065d4:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 80065d8:	d001      	beq.n	80065de <_vfiprintf_r+0x622>
 80065da:	b2a4      	uxth	r4, r4
 80065dc:	e7f0      	b.n	80065c0 <_vfiprintf_r+0x604>
 80065de:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 80065e2:	d0ed      	beq.n	80065c0 <_vfiprintf_r+0x604>
 80065e4:	b2e4      	uxtb	r4, r4
 80065e6:	e7f3      	b.n	80065d0 <_vfiprintf_r+0x614>
 80065e8:	4a1f      	ldr	r2, [pc, #124]	; (8006668 <_vfiprintf_r+0x6ac>)
 80065ea:	9205      	str	r2, [sp, #20]
 80065ec:	f01a 0220 	ands.w	r2, sl, #32
 80065f0:	d018      	beq.n	8006624 <_vfiprintf_r+0x668>
 80065f2:	3407      	adds	r4, #7
 80065f4:	f024 0207 	bic.w	r2, r4, #7
 80065f8:	4690      	mov	r8, r2
 80065fa:	6855      	ldr	r5, [r2, #4]
 80065fc:	f858 4b08 	ldr.w	r4, [r8], #8
 8006600:	f01a 0f01 	tst.w	sl, #1
 8006604:	d009      	beq.n	800661a <_vfiprintf_r+0x65e>
 8006606:	ea54 0205 	orrs.w	r2, r4, r5
 800660a:	bf1f      	itttt	ne
 800660c:	2230      	movne	r2, #48	; 0x30
 800660e:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 8006612:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 8006616:	f04a 0a02 	orrne.w	sl, sl, #2
 800661a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800661e:	e6e3      	b.n	80063e8 <_vfiprintf_r+0x42c>
 8006620:	4a0e      	ldr	r2, [pc, #56]	; (800665c <_vfiprintf_r+0x6a0>)
 8006622:	e7e2      	b.n	80065ea <_vfiprintf_r+0x62e>
 8006624:	46a0      	mov	r8, r4
 8006626:	f01a 0510 	ands.w	r5, sl, #16
 800662a:	f858 4b04 	ldr.w	r4, [r8], #4
 800662e:	d001      	beq.n	8006634 <_vfiprintf_r+0x678>
 8006630:	4615      	mov	r5, r2
 8006632:	e7e5      	b.n	8006600 <_vfiprintf_r+0x644>
 8006634:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 8006638:	d001      	beq.n	800663e <_vfiprintf_r+0x682>
 800663a:	b2a4      	uxth	r4, r4
 800663c:	e7e0      	b.n	8006600 <_vfiprintf_r+0x644>
 800663e:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 8006642:	d0dd      	beq.n	8006600 <_vfiprintf_r+0x644>
 8006644:	b2e4      	uxtb	r4, r4
 8006646:	e7f3      	b.n	8006630 <_vfiprintf_r+0x674>
 8006648:	2c0a      	cmp	r4, #10
 800664a:	f175 0300 	sbcs.w	r3, r5, #0
 800664e:	d20d      	bcs.n	800666c <_vfiprintf_r+0x6b0>
 8006650:	3430      	adds	r4, #48	; 0x30
 8006652:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 8006656:	f10d 0be7 	add.w	fp, sp, #231	; 0xe7
 800665a:	e135      	b.n	80068c8 <_vfiprintf_r+0x90c>
 800665c:	08008be4 	.word	0x08008be4
 8006660:	08008c28 	.word	0x08008c28
 8006664:	08008c38 	.word	0x08008c38
 8006668:	08008bf5 	.word	0x08008bf5
 800666c:	ab3a      	add	r3, sp, #232	; 0xe8
 800666e:	9308      	str	r3, [sp, #32]
 8006670:	9b04      	ldr	r3, [sp, #16]
 8006672:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006676:	f04f 0a00 	mov.w	sl, #0
 800667a:	9309      	str	r3, [sp, #36]	; 0x24
 800667c:	220a      	movs	r2, #10
 800667e:	2300      	movs	r3, #0
 8006680:	4620      	mov	r0, r4
 8006682:	4629      	mov	r1, r5
 8006684:	f7fa fae8 	bl	8000c58 <__aeabi_uldivmod>
 8006688:	9b08      	ldr	r3, [sp, #32]
 800668a:	3230      	adds	r2, #48	; 0x30
 800668c:	f103 3bff 	add.w	fp, r3, #4294967295
 8006690:	f803 2c01 	strb.w	r2, [r3, #-1]
 8006694:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006696:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800669a:	f10a 0a01 	add.w	sl, sl, #1
 800669e:	b1d3      	cbz	r3, 80066d6 <_vfiprintf_r+0x71a>
 80066a0:	9b06      	ldr	r3, [sp, #24]
 80066a2:	781a      	ldrb	r2, [r3, #0]
 80066a4:	4552      	cmp	r2, sl
 80066a6:	d116      	bne.n	80066d6 <_vfiprintf_r+0x71a>
 80066a8:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 80066ac:	d013      	beq.n	80066d6 <_vfiprintf_r+0x71a>
 80066ae:	2c0a      	cmp	r4, #10
 80066b0:	f175 0200 	sbcs.w	r2, r5, #0
 80066b4:	d30f      	bcc.n	80066d6 <_vfiprintf_r+0x71a>
 80066b6:	9b07      	ldr	r3, [sp, #28]
 80066b8:	ebab 0b03 	sub.w	fp, fp, r3
 80066bc:	461a      	mov	r2, r3
 80066be:	ee18 1a10 	vmov	r1, s16
 80066c2:	4658      	mov	r0, fp
 80066c4:	f000 fc7f 	bl	8006fc6 <strncpy>
 80066c8:	9b06      	ldr	r3, [sp, #24]
 80066ca:	785a      	ldrb	r2, [r3, #1]
 80066cc:	b16a      	cbz	r2, 80066ea <_vfiprintf_r+0x72e>
 80066ce:	3301      	adds	r3, #1
 80066d0:	9306      	str	r3, [sp, #24]
 80066d2:	f04f 0a00 	mov.w	sl, #0
 80066d6:	2c0a      	cmp	r4, #10
 80066d8:	f175 0500 	sbcs.w	r5, r5, #0
 80066dc:	f0c0 80f4 	bcc.w	80068c8 <_vfiprintf_r+0x90c>
 80066e0:	e9dd 450a 	ldrd	r4, r5, [sp, #40]	; 0x28
 80066e4:	f8cd b020 	str.w	fp, [sp, #32]
 80066e8:	e7c8      	b.n	800667c <_vfiprintf_r+0x6c0>
 80066ea:	4692      	mov	sl, r2
 80066ec:	e7f3      	b.n	80066d6 <_vfiprintf_r+0x71a>
 80066ee:	f004 020f 	and.w	r2, r4, #15
 80066f2:	9b05      	ldr	r3, [sp, #20]
 80066f4:	0924      	lsrs	r4, r4, #4
 80066f6:	5c9a      	ldrb	r2, [r3, r2]
 80066f8:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 80066fc:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8006700:	092d      	lsrs	r5, r5, #4
 8006702:	ea54 0205 	orrs.w	r2, r4, r5
 8006706:	d1f2      	bne.n	80066ee <_vfiprintf_r+0x732>
 8006708:	e0de      	b.n	80068c8 <_vfiprintf_r+0x90c>
 800670a:	b933      	cbnz	r3, 800671a <_vfiprintf_r+0x75e>
 800670c:	f01a 0f01 	tst.w	sl, #1
 8006710:	d003      	beq.n	800671a <_vfiprintf_r+0x75e>
 8006712:	2330      	movs	r3, #48	; 0x30
 8006714:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 8006718:	e79d      	b.n	8006656 <_vfiprintf_r+0x69a>
 800671a:	f10d 0be8 	add.w	fp, sp, #232	; 0xe8
 800671e:	e0d3      	b.n	80068c8 <_vfiprintf_r+0x90c>
 8006720:	2b00      	cmp	r3, #0
 8006722:	f000 809f 	beq.w	8006864 <_vfiprintf_r+0x8a8>
 8006726:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800672a:	2300      	movs	r3, #0
 800672c:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8006730:	46a0      	mov	r8, r4
 8006732:	e5c0      	b.n	80062b6 <_vfiprintf_r+0x2fa>
 8006734:	4605      	mov	r5, r0
 8006736:	e66e      	b.n	8006416 <_vfiprintf_r+0x45a>
 8006738:	2110      	movs	r1, #16
 800673a:	6071      	str	r1, [r6, #4]
 800673c:	2a07      	cmp	r2, #7
 800673e:	4461      	add	r1, ip
 8006740:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 8006744:	dd08      	ble.n	8006758 <_vfiprintf_r+0x79c>
 8006746:	aa0e      	add	r2, sp, #56	; 0x38
 8006748:	4639      	mov	r1, r7
 800674a:	4648      	mov	r0, r9
 800674c:	f7ff fc04 	bl	8005f58 <__sprint_r>
 8006750:	2800      	cmp	r0, #0
 8006752:	d166      	bne.n	8006822 <_vfiprintf_r+0x866>
 8006754:	4b60      	ldr	r3, [pc, #384]	; (80068d8 <_vfiprintf_r+0x91c>)
 8006756:	a811      	add	r0, sp, #68	; 0x44
 8006758:	3c10      	subs	r4, #16
 800675a:	4606      	mov	r6, r0
 800675c:	e676      	b.n	800644c <_vfiprintf_r+0x490>
 800675e:	4606      	mov	r6, r0
 8006760:	e68e      	b.n	8006480 <_vfiprintf_r+0x4c4>
 8006762:	aa0e      	add	r2, sp, #56	; 0x38
 8006764:	4639      	mov	r1, r7
 8006766:	4648      	mov	r0, r9
 8006768:	f7ff fbf6 	bl	8005f58 <__sprint_r>
 800676c:	2800      	cmp	r0, #0
 800676e:	d158      	bne.n	8006822 <_vfiprintf_r+0x866>
 8006770:	ae11      	add	r6, sp, #68	; 0x44
 8006772:	e697      	b.n	80064a4 <_vfiprintf_r+0x4e8>
 8006774:	aa0e      	add	r2, sp, #56	; 0x38
 8006776:	4639      	mov	r1, r7
 8006778:	4648      	mov	r0, r9
 800677a:	f7ff fbed 	bl	8005f58 <__sprint_r>
 800677e:	2800      	cmp	r0, #0
 8006780:	d14f      	bne.n	8006822 <_vfiprintf_r+0x866>
 8006782:	ae11      	add	r6, sp, #68	; 0x44
 8006784:	e69e      	b.n	80064c4 <_vfiprintf_r+0x508>
 8006786:	2110      	movs	r1, #16
 8006788:	6071      	str	r1, [r6, #4]
 800678a:	2a07      	cmp	r2, #7
 800678c:	4461      	add	r1, ip
 800678e:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 8006792:	dd08      	ble.n	80067a6 <_vfiprintf_r+0x7ea>
 8006794:	aa0e      	add	r2, sp, #56	; 0x38
 8006796:	4639      	mov	r1, r7
 8006798:	4648      	mov	r0, r9
 800679a:	f7ff fbdd 	bl	8005f58 <__sprint_r>
 800679e:	2800      	cmp	r0, #0
 80067a0:	d13f      	bne.n	8006822 <_vfiprintf_r+0x866>
 80067a2:	4b4e      	ldr	r3, [pc, #312]	; (80068dc <_vfiprintf_r+0x920>)
 80067a4:	a811      	add	r0, sp, #68	; 0x44
 80067a6:	3c10      	subs	r4, #16
 80067a8:	4606      	mov	r6, r0
 80067aa:	e694      	b.n	80064d6 <_vfiprintf_r+0x51a>
 80067ac:	4606      	mov	r6, r0
 80067ae:	e6ac      	b.n	800650a <_vfiprintf_r+0x54e>
 80067b0:	3110      	adds	r1, #16
 80067b2:	2a07      	cmp	r2, #7
 80067b4:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 80067b8:	6073      	str	r3, [r6, #4]
 80067ba:	dd07      	ble.n	80067cc <_vfiprintf_r+0x810>
 80067bc:	aa0e      	add	r2, sp, #56	; 0x38
 80067be:	4639      	mov	r1, r7
 80067c0:	4648      	mov	r0, r9
 80067c2:	f7ff fbc9 	bl	8005f58 <__sprint_r>
 80067c6:	bb60      	cbnz	r0, 8006822 <_vfiprintf_r+0x866>
 80067c8:	a811      	add	r0, sp, #68	; 0x44
 80067ca:	2310      	movs	r3, #16
 80067cc:	3c10      	subs	r4, #16
 80067ce:	4606      	mov	r6, r0
 80067d0:	e6a1      	b.n	8006516 <_vfiprintf_r+0x55a>
 80067d2:	4606      	mov	r6, r0
 80067d4:	e6b9      	b.n	800654a <_vfiprintf_r+0x58e>
 80067d6:	aa0e      	add	r2, sp, #56	; 0x38
 80067d8:	4639      	mov	r1, r7
 80067da:	4648      	mov	r0, r9
 80067dc:	f7ff fbbc 	bl	8005f58 <__sprint_r>
 80067e0:	b9f8      	cbnz	r0, 8006822 <_vfiprintf_r+0x866>
 80067e2:	ab11      	add	r3, sp, #68	; 0x44
 80067e4:	e6c1      	b.n	800656a <_vfiprintf_r+0x5ae>
 80067e6:	e9dd 2103 	ldrd	r2, r1, [sp, #12]
 80067ea:	1a54      	subs	r4, r2, r1
 80067ec:	2c00      	cmp	r4, #0
 80067ee:	f77f aec0 	ble.w	8006572 <_vfiprintf_r+0x5b6>
 80067f2:	4d39      	ldr	r5, [pc, #228]	; (80068d8 <_vfiprintf_r+0x91c>)
 80067f4:	2610      	movs	r6, #16
 80067f6:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 80067fa:	2c10      	cmp	r4, #16
 80067fc:	f102 0201 	add.w	r2, r2, #1
 8006800:	601d      	str	r5, [r3, #0]
 8006802:	dc1d      	bgt.n	8006840 <_vfiprintf_r+0x884>
 8006804:	605c      	str	r4, [r3, #4]
 8006806:	2a07      	cmp	r2, #7
 8006808:	440c      	add	r4, r1
 800680a:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800680e:	f77f aeb0 	ble.w	8006572 <_vfiprintf_r+0x5b6>
 8006812:	aa0e      	add	r2, sp, #56	; 0x38
 8006814:	4639      	mov	r1, r7
 8006816:	4648      	mov	r0, r9
 8006818:	f7ff fb9e 	bl	8005f58 <__sprint_r>
 800681c:	2800      	cmp	r0, #0
 800681e:	f43f aea8 	beq.w	8006572 <_vfiprintf_r+0x5b6>
 8006822:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006824:	07d9      	lsls	r1, r3, #31
 8006826:	d405      	bmi.n	8006834 <_vfiprintf_r+0x878>
 8006828:	89bb      	ldrh	r3, [r7, #12]
 800682a:	059a      	lsls	r2, r3, #22
 800682c:	d402      	bmi.n	8006834 <_vfiprintf_r+0x878>
 800682e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8006830:	f7fd fdb3 	bl	800439a <__retarget_lock_release_recursive>
 8006834:	89bb      	ldrh	r3, [r7, #12]
 8006836:	065b      	lsls	r3, r3, #25
 8006838:	f57f abf3 	bpl.w	8006022 <_vfiprintf_r+0x66>
 800683c:	f7ff bbee 	b.w	800601c <_vfiprintf_r+0x60>
 8006840:	3110      	adds	r1, #16
 8006842:	2a07      	cmp	r2, #7
 8006844:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 8006848:	605e      	str	r6, [r3, #4]
 800684a:	dc02      	bgt.n	8006852 <_vfiprintf_r+0x896>
 800684c:	3308      	adds	r3, #8
 800684e:	3c10      	subs	r4, #16
 8006850:	e7d1      	b.n	80067f6 <_vfiprintf_r+0x83a>
 8006852:	aa0e      	add	r2, sp, #56	; 0x38
 8006854:	4639      	mov	r1, r7
 8006856:	4648      	mov	r0, r9
 8006858:	f7ff fb7e 	bl	8005f58 <__sprint_r>
 800685c:	2800      	cmp	r0, #0
 800685e:	d1e0      	bne.n	8006822 <_vfiprintf_r+0x866>
 8006860:	ab11      	add	r3, sp, #68	; 0x44
 8006862:	e7f4      	b.n	800684e <_vfiprintf_r+0x892>
 8006864:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006866:	b913      	cbnz	r3, 800686e <_vfiprintf_r+0x8b2>
 8006868:	2300      	movs	r3, #0
 800686a:	930f      	str	r3, [sp, #60]	; 0x3c
 800686c:	e7d9      	b.n	8006822 <_vfiprintf_r+0x866>
 800686e:	aa0e      	add	r2, sp, #56	; 0x38
 8006870:	4639      	mov	r1, r7
 8006872:	4648      	mov	r0, r9
 8006874:	f7ff fb70 	bl	8005f58 <__sprint_r>
 8006878:	2800      	cmp	r0, #0
 800687a:	d0f5      	beq.n	8006868 <_vfiprintf_r+0x8ac>
 800687c:	e7d1      	b.n	8006822 <_vfiprintf_r+0x866>
 800687e:	ea54 0205 	orrs.w	r2, r4, r5
 8006882:	f8cd a010 	str.w	sl, [sp, #16]
 8006886:	f43f ad8d 	beq.w	80063a4 <_vfiprintf_r+0x3e8>
 800688a:	2b01      	cmp	r3, #1
 800688c:	f43f aedc 	beq.w	8006648 <_vfiprintf_r+0x68c>
 8006890:	2b02      	cmp	r3, #2
 8006892:	f10d 0be8 	add.w	fp, sp, #232	; 0xe8
 8006896:	f43f af2a 	beq.w	80066ee <_vfiprintf_r+0x732>
 800689a:	f004 0207 	and.w	r2, r4, #7
 800689e:	08e4      	lsrs	r4, r4, #3
 80068a0:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 80068a4:	08ed      	lsrs	r5, r5, #3
 80068a6:	3230      	adds	r2, #48	; 0x30
 80068a8:	ea54 0005 	orrs.w	r0, r4, r5
 80068ac:	4659      	mov	r1, fp
 80068ae:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 80068b2:	d1f2      	bne.n	800689a <_vfiprintf_r+0x8de>
 80068b4:	9b04      	ldr	r3, [sp, #16]
 80068b6:	07d8      	lsls	r0, r3, #31
 80068b8:	d506      	bpl.n	80068c8 <_vfiprintf_r+0x90c>
 80068ba:	2a30      	cmp	r2, #48	; 0x30
 80068bc:	d004      	beq.n	80068c8 <_vfiprintf_r+0x90c>
 80068be:	2230      	movs	r2, #48	; 0x30
 80068c0:	f80b 2c01 	strb.w	r2, [fp, #-1]
 80068c4:	f1a1 0b02 	sub.w	fp, r1, #2
 80068c8:	ab3a      	add	r3, sp, #232	; 0xe8
 80068ca:	eba3 030b 	sub.w	r3, r3, fp
 80068ce:	9d00      	ldr	r5, [sp, #0]
 80068d0:	f8dd a010 	ldr.w	sl, [sp, #16]
 80068d4:	9300      	str	r3, [sp, #0]
 80068d6:	e59e      	b.n	8006416 <_vfiprintf_r+0x45a>
 80068d8:	08008c28 	.word	0x08008c28
 80068dc:	08008c38 	.word	0x08008c38

080068e0 <__sbprintf>:
 80068e0:	b570      	push	{r4, r5, r6, lr}
 80068e2:	460c      	mov	r4, r1
 80068e4:	8989      	ldrh	r1, [r1, #12]
 80068e6:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 80068ea:	f021 0102 	bic.w	r1, r1, #2
 80068ee:	f8ad 1014 	strh.w	r1, [sp, #20]
 80068f2:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80068f4:	911b      	str	r1, [sp, #108]	; 0x6c
 80068f6:	89e1      	ldrh	r1, [r4, #14]
 80068f8:	f8ad 1016 	strh.w	r1, [sp, #22]
 80068fc:	69e1      	ldr	r1, [r4, #28]
 80068fe:	9109      	str	r1, [sp, #36]	; 0x24
 8006900:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006902:	910b      	str	r1, [sp, #44]	; 0x2c
 8006904:	a91c      	add	r1, sp, #112	; 0x70
 8006906:	9102      	str	r1, [sp, #8]
 8006908:	9106      	str	r1, [sp, #24]
 800690a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800690e:	4606      	mov	r6, r0
 8006910:	9104      	str	r1, [sp, #16]
 8006912:	9107      	str	r1, [sp, #28]
 8006914:	a818      	add	r0, sp, #96	; 0x60
 8006916:	2100      	movs	r1, #0
 8006918:	e9cd 3200 	strd	r3, r2, [sp]
 800691c:	9108      	str	r1, [sp, #32]
 800691e:	f7fd fd39 	bl	8004394 <__retarget_lock_init_recursive>
 8006922:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006926:	a902      	add	r1, sp, #8
 8006928:	4630      	mov	r0, r6
 800692a:	f7ff fb47 	bl	8005fbc <_vfiprintf_r>
 800692e:	1e05      	subs	r5, r0, #0
 8006930:	db07      	blt.n	8006942 <__sbprintf+0x62>
 8006932:	a902      	add	r1, sp, #8
 8006934:	4630      	mov	r0, r6
 8006936:	f000 f8f9 	bl	8006b2c <_fflush_r>
 800693a:	2800      	cmp	r0, #0
 800693c:	bf18      	it	ne
 800693e:	f04f 35ff 	movne.w	r5, #4294967295
 8006942:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 8006946:	9818      	ldr	r0, [sp, #96]	; 0x60
 8006948:	065b      	lsls	r3, r3, #25
 800694a:	bf42      	ittt	mi
 800694c:	89a3      	ldrhmi	r3, [r4, #12]
 800694e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8006952:	81a3      	strhmi	r3, [r4, #12]
 8006954:	f7fd fd1f 	bl	8004396 <__retarget_lock_close_recursive>
 8006958:	4628      	mov	r0, r5
 800695a:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
 800695e:	bd70      	pop	{r4, r5, r6, pc}

08006960 <_fclose_r>:
 8006960:	b570      	push	{r4, r5, r6, lr}
 8006962:	4606      	mov	r6, r0
 8006964:	460c      	mov	r4, r1
 8006966:	b911      	cbnz	r1, 800696e <_fclose_r+0xe>
 8006968:	2500      	movs	r5, #0
 800696a:	4628      	mov	r0, r5
 800696c:	bd70      	pop	{r4, r5, r6, pc}
 800696e:	b118      	cbz	r0, 8006978 <_fclose_r+0x18>
 8006970:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006972:	b90b      	cbnz	r3, 8006978 <_fclose_r+0x18>
 8006974:	f7fd fbbc 	bl	80040f0 <__sinit>
 8006978:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800697a:	07d8      	lsls	r0, r3, #31
 800697c:	d405      	bmi.n	800698a <_fclose_r+0x2a>
 800697e:	89a3      	ldrh	r3, [r4, #12]
 8006980:	0599      	lsls	r1, r3, #22
 8006982:	d402      	bmi.n	800698a <_fclose_r+0x2a>
 8006984:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006986:	f7fd fd07 	bl	8004398 <__retarget_lock_acquire_recursive>
 800698a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800698e:	b93b      	cbnz	r3, 80069a0 <_fclose_r+0x40>
 8006990:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8006992:	f015 0501 	ands.w	r5, r5, #1
 8006996:	d1e7      	bne.n	8006968 <_fclose_r+0x8>
 8006998:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800699a:	f7fd fcfe 	bl	800439a <__retarget_lock_release_recursive>
 800699e:	e7e4      	b.n	800696a <_fclose_r+0xa>
 80069a0:	4621      	mov	r1, r4
 80069a2:	4630      	mov	r0, r6
 80069a4:	f000 f834 	bl	8006a10 <__sflush_r>
 80069a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80069aa:	4605      	mov	r5, r0
 80069ac:	b133      	cbz	r3, 80069bc <_fclose_r+0x5c>
 80069ae:	69e1      	ldr	r1, [r4, #28]
 80069b0:	4630      	mov	r0, r6
 80069b2:	4798      	blx	r3
 80069b4:	2800      	cmp	r0, #0
 80069b6:	bfb8      	it	lt
 80069b8:	f04f 35ff 	movlt.w	r5, #4294967295
 80069bc:	89a3      	ldrh	r3, [r4, #12]
 80069be:	061a      	lsls	r2, r3, #24
 80069c0:	d503      	bpl.n	80069ca <_fclose_r+0x6a>
 80069c2:	6921      	ldr	r1, [r4, #16]
 80069c4:	4630      	mov	r0, r6
 80069c6:	f7fd fd4d 	bl	8004464 <_free_r>
 80069ca:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80069cc:	b141      	cbz	r1, 80069e0 <_fclose_r+0x80>
 80069ce:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80069d2:	4299      	cmp	r1, r3
 80069d4:	d002      	beq.n	80069dc <_fclose_r+0x7c>
 80069d6:	4630      	mov	r0, r6
 80069d8:	f7fd fd44 	bl	8004464 <_free_r>
 80069dc:	2300      	movs	r3, #0
 80069de:	6323      	str	r3, [r4, #48]	; 0x30
 80069e0:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80069e2:	b121      	cbz	r1, 80069ee <_fclose_r+0x8e>
 80069e4:	4630      	mov	r0, r6
 80069e6:	f7fd fd3d 	bl	8004464 <_free_r>
 80069ea:	2300      	movs	r3, #0
 80069ec:	6463      	str	r3, [r4, #68]	; 0x44
 80069ee:	f7fd fb73 	bl	80040d8 <__sfp_lock_acquire>
 80069f2:	2300      	movs	r3, #0
 80069f4:	81a3      	strh	r3, [r4, #12]
 80069f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80069f8:	07db      	lsls	r3, r3, #31
 80069fa:	d402      	bmi.n	8006a02 <_fclose_r+0xa2>
 80069fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80069fe:	f7fd fccc 	bl	800439a <__retarget_lock_release_recursive>
 8006a02:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a04:	f7fd fcc7 	bl	8004396 <__retarget_lock_close_recursive>
 8006a08:	f7fd fb6c 	bl	80040e4 <__sfp_lock_release>
 8006a0c:	e7ad      	b.n	800696a <_fclose_r+0xa>
	...

08006a10 <__sflush_r>:
 8006a10:	898b      	ldrh	r3, [r1, #12]
 8006a12:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a1a:	4605      	mov	r5, r0
 8006a1c:	0718      	lsls	r0, r3, #28
 8006a1e:	460c      	mov	r4, r1
 8006a20:	d45f      	bmi.n	8006ae2 <__sflush_r+0xd2>
 8006a22:	684b      	ldr	r3, [r1, #4]
 8006a24:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	818a      	strh	r2, [r1, #12]
 8006a2c:	dc05      	bgt.n	8006a3a <__sflush_r+0x2a>
 8006a2e:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	dc02      	bgt.n	8006a3a <__sflush_r+0x2a>
 8006a34:	2000      	movs	r0, #0
 8006a36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a3a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006a3c:	2e00      	cmp	r6, #0
 8006a3e:	d0f9      	beq.n	8006a34 <__sflush_r+0x24>
 8006a40:	2300      	movs	r3, #0
 8006a42:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006a46:	682f      	ldr	r7, [r5, #0]
 8006a48:	69e1      	ldr	r1, [r4, #28]
 8006a4a:	602b      	str	r3, [r5, #0]
 8006a4c:	d036      	beq.n	8006abc <__sflush_r+0xac>
 8006a4e:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8006a50:	89a3      	ldrh	r3, [r4, #12]
 8006a52:	075a      	lsls	r2, r3, #29
 8006a54:	d505      	bpl.n	8006a62 <__sflush_r+0x52>
 8006a56:	6863      	ldr	r3, [r4, #4]
 8006a58:	1ac0      	subs	r0, r0, r3
 8006a5a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006a5c:	b10b      	cbz	r3, 8006a62 <__sflush_r+0x52>
 8006a5e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006a60:	1ac0      	subs	r0, r0, r3
 8006a62:	2300      	movs	r3, #0
 8006a64:	4602      	mov	r2, r0
 8006a66:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006a68:	69e1      	ldr	r1, [r4, #28]
 8006a6a:	4628      	mov	r0, r5
 8006a6c:	47b0      	blx	r6
 8006a6e:	1c43      	adds	r3, r0, #1
 8006a70:	89a3      	ldrh	r3, [r4, #12]
 8006a72:	d106      	bne.n	8006a82 <__sflush_r+0x72>
 8006a74:	6829      	ldr	r1, [r5, #0]
 8006a76:	291d      	cmp	r1, #29
 8006a78:	d82f      	bhi.n	8006ada <__sflush_r+0xca>
 8006a7a:	4a2b      	ldr	r2, [pc, #172]	; (8006b28 <__sflush_r+0x118>)
 8006a7c:	410a      	asrs	r2, r1
 8006a7e:	07d6      	lsls	r6, r2, #31
 8006a80:	d42b      	bmi.n	8006ada <__sflush_r+0xca>
 8006a82:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a86:	b21b      	sxth	r3, r3
 8006a88:	2200      	movs	r2, #0
 8006a8a:	6062      	str	r2, [r4, #4]
 8006a8c:	04d9      	lsls	r1, r3, #19
 8006a8e:	6922      	ldr	r2, [r4, #16]
 8006a90:	81a3      	strh	r3, [r4, #12]
 8006a92:	6022      	str	r2, [r4, #0]
 8006a94:	d504      	bpl.n	8006aa0 <__sflush_r+0x90>
 8006a96:	1c42      	adds	r2, r0, #1
 8006a98:	d101      	bne.n	8006a9e <__sflush_r+0x8e>
 8006a9a:	682b      	ldr	r3, [r5, #0]
 8006a9c:	b903      	cbnz	r3, 8006aa0 <__sflush_r+0x90>
 8006a9e:	6520      	str	r0, [r4, #80]	; 0x50
 8006aa0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006aa2:	602f      	str	r7, [r5, #0]
 8006aa4:	2900      	cmp	r1, #0
 8006aa6:	d0c5      	beq.n	8006a34 <__sflush_r+0x24>
 8006aa8:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8006aac:	4299      	cmp	r1, r3
 8006aae:	d002      	beq.n	8006ab6 <__sflush_r+0xa6>
 8006ab0:	4628      	mov	r0, r5
 8006ab2:	f7fd fcd7 	bl	8004464 <_free_r>
 8006ab6:	2000      	movs	r0, #0
 8006ab8:	6320      	str	r0, [r4, #48]	; 0x30
 8006aba:	e7bc      	b.n	8006a36 <__sflush_r+0x26>
 8006abc:	2301      	movs	r3, #1
 8006abe:	4628      	mov	r0, r5
 8006ac0:	47b0      	blx	r6
 8006ac2:	1c41      	adds	r1, r0, #1
 8006ac4:	d1c4      	bne.n	8006a50 <__sflush_r+0x40>
 8006ac6:	682b      	ldr	r3, [r5, #0]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d0c1      	beq.n	8006a50 <__sflush_r+0x40>
 8006acc:	2b1d      	cmp	r3, #29
 8006ace:	d001      	beq.n	8006ad4 <__sflush_r+0xc4>
 8006ad0:	2b16      	cmp	r3, #22
 8006ad2:	d101      	bne.n	8006ad8 <__sflush_r+0xc8>
 8006ad4:	602f      	str	r7, [r5, #0]
 8006ad6:	e7ad      	b.n	8006a34 <__sflush_r+0x24>
 8006ad8:	89a3      	ldrh	r3, [r4, #12]
 8006ada:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ade:	81a3      	strh	r3, [r4, #12]
 8006ae0:	e7a9      	b.n	8006a36 <__sflush_r+0x26>
 8006ae2:	690f      	ldr	r7, [r1, #16]
 8006ae4:	2f00      	cmp	r7, #0
 8006ae6:	d0a5      	beq.n	8006a34 <__sflush_r+0x24>
 8006ae8:	079b      	lsls	r3, r3, #30
 8006aea:	680e      	ldr	r6, [r1, #0]
 8006aec:	bf08      	it	eq
 8006aee:	694b      	ldreq	r3, [r1, #20]
 8006af0:	600f      	str	r7, [r1, #0]
 8006af2:	bf18      	it	ne
 8006af4:	2300      	movne	r3, #0
 8006af6:	eba6 0807 	sub.w	r8, r6, r7
 8006afa:	608b      	str	r3, [r1, #8]
 8006afc:	f1b8 0f00 	cmp.w	r8, #0
 8006b00:	dd98      	ble.n	8006a34 <__sflush_r+0x24>
 8006b02:	69e1      	ldr	r1, [r4, #28]
 8006b04:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006b06:	4643      	mov	r3, r8
 8006b08:	463a      	mov	r2, r7
 8006b0a:	4628      	mov	r0, r5
 8006b0c:	47b0      	blx	r6
 8006b0e:	2800      	cmp	r0, #0
 8006b10:	dc06      	bgt.n	8006b20 <__sflush_r+0x110>
 8006b12:	89a3      	ldrh	r3, [r4, #12]
 8006b14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b18:	81a3      	strh	r3, [r4, #12]
 8006b1a:	f04f 30ff 	mov.w	r0, #4294967295
 8006b1e:	e78a      	b.n	8006a36 <__sflush_r+0x26>
 8006b20:	4407      	add	r7, r0
 8006b22:	eba8 0800 	sub.w	r8, r8, r0
 8006b26:	e7e9      	b.n	8006afc <__sflush_r+0xec>
 8006b28:	dfbffffe 	.word	0xdfbffffe

08006b2c <_fflush_r>:
 8006b2c:	b538      	push	{r3, r4, r5, lr}
 8006b2e:	460c      	mov	r4, r1
 8006b30:	4605      	mov	r5, r0
 8006b32:	b118      	cbz	r0, 8006b3c <_fflush_r+0x10>
 8006b34:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006b36:	b90b      	cbnz	r3, 8006b3c <_fflush_r+0x10>
 8006b38:	f7fd fada 	bl	80040f0 <__sinit>
 8006b3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b40:	b1bb      	cbz	r3, 8006b72 <_fflush_r+0x46>
 8006b42:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006b44:	07d0      	lsls	r0, r2, #31
 8006b46:	d404      	bmi.n	8006b52 <_fflush_r+0x26>
 8006b48:	0599      	lsls	r1, r3, #22
 8006b4a:	d402      	bmi.n	8006b52 <_fflush_r+0x26>
 8006b4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b4e:	f7fd fc23 	bl	8004398 <__retarget_lock_acquire_recursive>
 8006b52:	4628      	mov	r0, r5
 8006b54:	4621      	mov	r1, r4
 8006b56:	f7ff ff5b 	bl	8006a10 <__sflush_r>
 8006b5a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006b5c:	07da      	lsls	r2, r3, #31
 8006b5e:	4605      	mov	r5, r0
 8006b60:	d405      	bmi.n	8006b6e <_fflush_r+0x42>
 8006b62:	89a3      	ldrh	r3, [r4, #12]
 8006b64:	059b      	lsls	r3, r3, #22
 8006b66:	d402      	bmi.n	8006b6e <_fflush_r+0x42>
 8006b68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b6a:	f7fd fc16 	bl	800439a <__retarget_lock_release_recursive>
 8006b6e:	4628      	mov	r0, r5
 8006b70:	bd38      	pop	{r3, r4, r5, pc}
 8006b72:	461d      	mov	r5, r3
 8006b74:	e7fb      	b.n	8006b6e <_fflush_r+0x42>
	...

08006b78 <__sfvwrite_r>:
 8006b78:	6893      	ldr	r3, [r2, #8]
 8006b7a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b7e:	4606      	mov	r6, r0
 8006b80:	460c      	mov	r4, r1
 8006b82:	4691      	mov	r9, r2
 8006b84:	b91b      	cbnz	r3, 8006b8e <__sfvwrite_r+0x16>
 8006b86:	2000      	movs	r0, #0
 8006b88:	b003      	add	sp, #12
 8006b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b8e:	898b      	ldrh	r3, [r1, #12]
 8006b90:	0718      	lsls	r0, r3, #28
 8006b92:	d54f      	bpl.n	8006c34 <__sfvwrite_r+0xbc>
 8006b94:	690b      	ldr	r3, [r1, #16]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d04c      	beq.n	8006c34 <__sfvwrite_r+0xbc>
 8006b9a:	89a3      	ldrh	r3, [r4, #12]
 8006b9c:	f8d9 8000 	ldr.w	r8, [r9]
 8006ba0:	f013 0702 	ands.w	r7, r3, #2
 8006ba4:	d16b      	bne.n	8006c7e <__sfvwrite_r+0x106>
 8006ba6:	f013 0301 	ands.w	r3, r3, #1
 8006baa:	f000 809b 	beq.w	8006ce4 <__sfvwrite_r+0x16c>
 8006bae:	4638      	mov	r0, r7
 8006bb0:	46ba      	mov	sl, r7
 8006bb2:	46bb      	mov	fp, r7
 8006bb4:	f1bb 0f00 	cmp.w	fp, #0
 8006bb8:	f000 8102 	beq.w	8006dc0 <__sfvwrite_r+0x248>
 8006bbc:	b950      	cbnz	r0, 8006bd4 <__sfvwrite_r+0x5c>
 8006bbe:	465a      	mov	r2, fp
 8006bc0:	210a      	movs	r1, #10
 8006bc2:	4650      	mov	r0, sl
 8006bc4:	f7f9 fb14 	bl	80001f0 <memchr>
 8006bc8:	2800      	cmp	r0, #0
 8006bca:	f000 80ff 	beq.w	8006dcc <__sfvwrite_r+0x254>
 8006bce:	3001      	adds	r0, #1
 8006bd0:	eba0 070a 	sub.w	r7, r0, sl
 8006bd4:	6820      	ldr	r0, [r4, #0]
 8006bd6:	6921      	ldr	r1, [r4, #16]
 8006bd8:	68a5      	ldr	r5, [r4, #8]
 8006bda:	6963      	ldr	r3, [r4, #20]
 8006bdc:	455f      	cmp	r7, fp
 8006bde:	463a      	mov	r2, r7
 8006be0:	bf28      	it	cs
 8006be2:	465a      	movcs	r2, fp
 8006be4:	4288      	cmp	r0, r1
 8006be6:	f240 80f4 	bls.w	8006dd2 <__sfvwrite_r+0x25a>
 8006bea:	441d      	add	r5, r3
 8006bec:	42aa      	cmp	r2, r5
 8006bee:	f340 80f0 	ble.w	8006dd2 <__sfvwrite_r+0x25a>
 8006bf2:	4651      	mov	r1, sl
 8006bf4:	462a      	mov	r2, r5
 8006bf6:	f000 f9cc 	bl	8006f92 <memmove>
 8006bfa:	6823      	ldr	r3, [r4, #0]
 8006bfc:	442b      	add	r3, r5
 8006bfe:	6023      	str	r3, [r4, #0]
 8006c00:	4621      	mov	r1, r4
 8006c02:	4630      	mov	r0, r6
 8006c04:	f7ff ff92 	bl	8006b2c <_fflush_r>
 8006c08:	2800      	cmp	r0, #0
 8006c0a:	d166      	bne.n	8006cda <__sfvwrite_r+0x162>
 8006c0c:	1b7f      	subs	r7, r7, r5
 8006c0e:	f040 80f8 	bne.w	8006e02 <__sfvwrite_r+0x28a>
 8006c12:	4621      	mov	r1, r4
 8006c14:	4630      	mov	r0, r6
 8006c16:	f7ff ff89 	bl	8006b2c <_fflush_r>
 8006c1a:	2800      	cmp	r0, #0
 8006c1c:	d15d      	bne.n	8006cda <__sfvwrite_r+0x162>
 8006c1e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8006c22:	1b5b      	subs	r3, r3, r5
 8006c24:	44aa      	add	sl, r5
 8006c26:	ebab 0b05 	sub.w	fp, fp, r5
 8006c2a:	f8c9 3008 	str.w	r3, [r9, #8]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d1c0      	bne.n	8006bb4 <__sfvwrite_r+0x3c>
 8006c32:	e7a8      	b.n	8006b86 <__sfvwrite_r+0xe>
 8006c34:	4621      	mov	r1, r4
 8006c36:	4630      	mov	r0, r6
 8006c38:	f000 f8e8 	bl	8006e0c <__swsetup_r>
 8006c3c:	2800      	cmp	r0, #0
 8006c3e:	d0ac      	beq.n	8006b9a <__sfvwrite_r+0x22>
 8006c40:	f04f 30ff 	mov.w	r0, #4294967295
 8006c44:	e7a0      	b.n	8006b88 <__sfvwrite_r+0x10>
 8006c46:	e9d8 a500 	ldrd	sl, r5, [r8]
 8006c4a:	f108 0808 	add.w	r8, r8, #8
 8006c4e:	f8d4 b024 	ldr.w	fp, [r4, #36]	; 0x24
 8006c52:	69e1      	ldr	r1, [r4, #28]
 8006c54:	2d00      	cmp	r5, #0
 8006c56:	d0f6      	beq.n	8006c46 <__sfvwrite_r+0xce>
 8006c58:	42bd      	cmp	r5, r7
 8006c5a:	462b      	mov	r3, r5
 8006c5c:	4652      	mov	r2, sl
 8006c5e:	bf28      	it	cs
 8006c60:	463b      	movcs	r3, r7
 8006c62:	4630      	mov	r0, r6
 8006c64:	47d8      	blx	fp
 8006c66:	2800      	cmp	r0, #0
 8006c68:	dd37      	ble.n	8006cda <__sfvwrite_r+0x162>
 8006c6a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8006c6e:	1a1b      	subs	r3, r3, r0
 8006c70:	4482      	add	sl, r0
 8006c72:	1a2d      	subs	r5, r5, r0
 8006c74:	f8c9 3008 	str.w	r3, [r9, #8]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d1e8      	bne.n	8006c4e <__sfvwrite_r+0xd6>
 8006c7c:	e783      	b.n	8006b86 <__sfvwrite_r+0xe>
 8006c7e:	f04f 0a00 	mov.w	sl, #0
 8006c82:	4f61      	ldr	r7, [pc, #388]	; (8006e08 <__sfvwrite_r+0x290>)
 8006c84:	4655      	mov	r5, sl
 8006c86:	e7e2      	b.n	8006c4e <__sfvwrite_r+0xd6>
 8006c88:	e9d8 7a00 	ldrd	r7, sl, [r8]
 8006c8c:	f108 0808 	add.w	r8, r8, #8
 8006c90:	6820      	ldr	r0, [r4, #0]
 8006c92:	68a2      	ldr	r2, [r4, #8]
 8006c94:	f1ba 0f00 	cmp.w	sl, #0
 8006c98:	d0f6      	beq.n	8006c88 <__sfvwrite_r+0x110>
 8006c9a:	89a3      	ldrh	r3, [r4, #12]
 8006c9c:	0599      	lsls	r1, r3, #22
 8006c9e:	d563      	bpl.n	8006d68 <__sfvwrite_r+0x1f0>
 8006ca0:	4552      	cmp	r2, sl
 8006ca2:	d836      	bhi.n	8006d12 <__sfvwrite_r+0x19a>
 8006ca4:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8006ca8:	d033      	beq.n	8006d12 <__sfvwrite_r+0x19a>
 8006caa:	6921      	ldr	r1, [r4, #16]
 8006cac:	6965      	ldr	r5, [r4, #20]
 8006cae:	eba0 0b01 	sub.w	fp, r0, r1
 8006cb2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006cb6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006cba:	f10b 0201 	add.w	r2, fp, #1
 8006cbe:	106d      	asrs	r5, r5, #1
 8006cc0:	4452      	add	r2, sl
 8006cc2:	4295      	cmp	r5, r2
 8006cc4:	bf38      	it	cc
 8006cc6:	4615      	movcc	r5, r2
 8006cc8:	055b      	lsls	r3, r3, #21
 8006cca:	d53d      	bpl.n	8006d48 <__sfvwrite_r+0x1d0>
 8006ccc:	4629      	mov	r1, r5
 8006cce:	4630      	mov	r0, r6
 8006cd0:	f7fd fc88 	bl	80045e4 <_malloc_r>
 8006cd4:	b948      	cbnz	r0, 8006cea <__sfvwrite_r+0x172>
 8006cd6:	230c      	movs	r3, #12
 8006cd8:	6033      	str	r3, [r6, #0]
 8006cda:	89a3      	ldrh	r3, [r4, #12]
 8006cdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ce0:	81a3      	strh	r3, [r4, #12]
 8006ce2:	e7ad      	b.n	8006c40 <__sfvwrite_r+0xc8>
 8006ce4:	461f      	mov	r7, r3
 8006ce6:	469a      	mov	sl, r3
 8006ce8:	e7d2      	b.n	8006c90 <__sfvwrite_r+0x118>
 8006cea:	465a      	mov	r2, fp
 8006cec:	6921      	ldr	r1, [r4, #16]
 8006cee:	9001      	str	r0, [sp, #4]
 8006cf0:	f000 f9b6 	bl	8007060 <memcpy>
 8006cf4:	89a2      	ldrh	r2, [r4, #12]
 8006cf6:	9b01      	ldr	r3, [sp, #4]
 8006cf8:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8006cfc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006d00:	81a2      	strh	r2, [r4, #12]
 8006d02:	6123      	str	r3, [r4, #16]
 8006d04:	6165      	str	r5, [r4, #20]
 8006d06:	445b      	add	r3, fp
 8006d08:	eba5 050b 	sub.w	r5, r5, fp
 8006d0c:	6023      	str	r3, [r4, #0]
 8006d0e:	4652      	mov	r2, sl
 8006d10:	60a5      	str	r5, [r4, #8]
 8006d12:	4552      	cmp	r2, sl
 8006d14:	bf28      	it	cs
 8006d16:	4652      	movcs	r2, sl
 8006d18:	6820      	ldr	r0, [r4, #0]
 8006d1a:	9201      	str	r2, [sp, #4]
 8006d1c:	4639      	mov	r1, r7
 8006d1e:	f000 f938 	bl	8006f92 <memmove>
 8006d22:	68a3      	ldr	r3, [r4, #8]
 8006d24:	9a01      	ldr	r2, [sp, #4]
 8006d26:	1a9b      	subs	r3, r3, r2
 8006d28:	60a3      	str	r3, [r4, #8]
 8006d2a:	6823      	ldr	r3, [r4, #0]
 8006d2c:	4413      	add	r3, r2
 8006d2e:	4655      	mov	r5, sl
 8006d30:	6023      	str	r3, [r4, #0]
 8006d32:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8006d36:	1b5b      	subs	r3, r3, r5
 8006d38:	442f      	add	r7, r5
 8006d3a:	ebaa 0a05 	sub.w	sl, sl, r5
 8006d3e:	f8c9 3008 	str.w	r3, [r9, #8]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d1a4      	bne.n	8006c90 <__sfvwrite_r+0x118>
 8006d46:	e71e      	b.n	8006b86 <__sfvwrite_r+0xe>
 8006d48:	462a      	mov	r2, r5
 8006d4a:	4630      	mov	r0, r6
 8006d4c:	f001 fbae 	bl	80084ac <_realloc_r>
 8006d50:	4603      	mov	r3, r0
 8006d52:	2800      	cmp	r0, #0
 8006d54:	d1d5      	bne.n	8006d02 <__sfvwrite_r+0x18a>
 8006d56:	6921      	ldr	r1, [r4, #16]
 8006d58:	4630      	mov	r0, r6
 8006d5a:	f7fd fb83 	bl	8004464 <_free_r>
 8006d5e:	89a3      	ldrh	r3, [r4, #12]
 8006d60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d64:	81a3      	strh	r3, [r4, #12]
 8006d66:	e7b6      	b.n	8006cd6 <__sfvwrite_r+0x15e>
 8006d68:	6923      	ldr	r3, [r4, #16]
 8006d6a:	4283      	cmp	r3, r0
 8006d6c:	d302      	bcc.n	8006d74 <__sfvwrite_r+0x1fc>
 8006d6e:	6961      	ldr	r1, [r4, #20]
 8006d70:	4551      	cmp	r1, sl
 8006d72:	d915      	bls.n	8006da0 <__sfvwrite_r+0x228>
 8006d74:	4552      	cmp	r2, sl
 8006d76:	bf28      	it	cs
 8006d78:	4652      	movcs	r2, sl
 8006d7a:	4639      	mov	r1, r7
 8006d7c:	4615      	mov	r5, r2
 8006d7e:	f000 f908 	bl	8006f92 <memmove>
 8006d82:	68a3      	ldr	r3, [r4, #8]
 8006d84:	6822      	ldr	r2, [r4, #0]
 8006d86:	1b5b      	subs	r3, r3, r5
 8006d88:	442a      	add	r2, r5
 8006d8a:	60a3      	str	r3, [r4, #8]
 8006d8c:	6022      	str	r2, [r4, #0]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d1cf      	bne.n	8006d32 <__sfvwrite_r+0x1ba>
 8006d92:	4621      	mov	r1, r4
 8006d94:	4630      	mov	r0, r6
 8006d96:	f7ff fec9 	bl	8006b2c <_fflush_r>
 8006d9a:	2800      	cmp	r0, #0
 8006d9c:	d0c9      	beq.n	8006d32 <__sfvwrite_r+0x1ba>
 8006d9e:	e79c      	b.n	8006cda <__sfvwrite_r+0x162>
 8006da0:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8006da4:	459a      	cmp	sl, r3
 8006da6:	bf38      	it	cc
 8006da8:	4653      	movcc	r3, sl
 8006daa:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006dac:	fb93 f3f1 	sdiv	r3, r3, r1
 8006db0:	463a      	mov	r2, r7
 8006db2:	434b      	muls	r3, r1
 8006db4:	4630      	mov	r0, r6
 8006db6:	69e1      	ldr	r1, [r4, #28]
 8006db8:	47a8      	blx	r5
 8006dba:	1e05      	subs	r5, r0, #0
 8006dbc:	dcb9      	bgt.n	8006d32 <__sfvwrite_r+0x1ba>
 8006dbe:	e78c      	b.n	8006cda <__sfvwrite_r+0x162>
 8006dc0:	e9d8 ab00 	ldrd	sl, fp, [r8]
 8006dc4:	2000      	movs	r0, #0
 8006dc6:	f108 0808 	add.w	r8, r8, #8
 8006dca:	e6f3      	b.n	8006bb4 <__sfvwrite_r+0x3c>
 8006dcc:	f10b 0701 	add.w	r7, fp, #1
 8006dd0:	e700      	b.n	8006bd4 <__sfvwrite_r+0x5c>
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	dc08      	bgt.n	8006de8 <__sfvwrite_r+0x270>
 8006dd6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006dd8:	69e1      	ldr	r1, [r4, #28]
 8006dda:	4652      	mov	r2, sl
 8006ddc:	4630      	mov	r0, r6
 8006dde:	47a8      	blx	r5
 8006de0:	1e05      	subs	r5, r0, #0
 8006de2:	f73f af13 	bgt.w	8006c0c <__sfvwrite_r+0x94>
 8006de6:	e778      	b.n	8006cda <__sfvwrite_r+0x162>
 8006de8:	4651      	mov	r1, sl
 8006dea:	9201      	str	r2, [sp, #4]
 8006dec:	f000 f8d1 	bl	8006f92 <memmove>
 8006df0:	9a01      	ldr	r2, [sp, #4]
 8006df2:	68a3      	ldr	r3, [r4, #8]
 8006df4:	1a9b      	subs	r3, r3, r2
 8006df6:	60a3      	str	r3, [r4, #8]
 8006df8:	6823      	ldr	r3, [r4, #0]
 8006dfa:	4413      	add	r3, r2
 8006dfc:	6023      	str	r3, [r4, #0]
 8006dfe:	4615      	mov	r5, r2
 8006e00:	e704      	b.n	8006c0c <__sfvwrite_r+0x94>
 8006e02:	2001      	movs	r0, #1
 8006e04:	e70b      	b.n	8006c1e <__sfvwrite_r+0xa6>
 8006e06:	bf00      	nop
 8006e08:	7ffffc00 	.word	0x7ffffc00

08006e0c <__swsetup_r>:
 8006e0c:	b538      	push	{r3, r4, r5, lr}
 8006e0e:	4b2a      	ldr	r3, [pc, #168]	; (8006eb8 <__swsetup_r+0xac>)
 8006e10:	4605      	mov	r5, r0
 8006e12:	6818      	ldr	r0, [r3, #0]
 8006e14:	460c      	mov	r4, r1
 8006e16:	b118      	cbz	r0, 8006e20 <__swsetup_r+0x14>
 8006e18:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006e1a:	b90b      	cbnz	r3, 8006e20 <__swsetup_r+0x14>
 8006e1c:	f7fd f968 	bl	80040f0 <__sinit>
 8006e20:	89a3      	ldrh	r3, [r4, #12]
 8006e22:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e26:	0718      	lsls	r0, r3, #28
 8006e28:	d422      	bmi.n	8006e70 <__swsetup_r+0x64>
 8006e2a:	06d9      	lsls	r1, r3, #27
 8006e2c:	d407      	bmi.n	8006e3e <__swsetup_r+0x32>
 8006e2e:	2309      	movs	r3, #9
 8006e30:	602b      	str	r3, [r5, #0]
 8006e32:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006e36:	81a3      	strh	r3, [r4, #12]
 8006e38:	f04f 30ff 	mov.w	r0, #4294967295
 8006e3c:	e034      	b.n	8006ea8 <__swsetup_r+0x9c>
 8006e3e:	0758      	lsls	r0, r3, #29
 8006e40:	d512      	bpl.n	8006e68 <__swsetup_r+0x5c>
 8006e42:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006e44:	b141      	cbz	r1, 8006e58 <__swsetup_r+0x4c>
 8006e46:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8006e4a:	4299      	cmp	r1, r3
 8006e4c:	d002      	beq.n	8006e54 <__swsetup_r+0x48>
 8006e4e:	4628      	mov	r0, r5
 8006e50:	f7fd fb08 	bl	8004464 <_free_r>
 8006e54:	2300      	movs	r3, #0
 8006e56:	6323      	str	r3, [r4, #48]	; 0x30
 8006e58:	89a3      	ldrh	r3, [r4, #12]
 8006e5a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006e5e:	81a3      	strh	r3, [r4, #12]
 8006e60:	2300      	movs	r3, #0
 8006e62:	6063      	str	r3, [r4, #4]
 8006e64:	6923      	ldr	r3, [r4, #16]
 8006e66:	6023      	str	r3, [r4, #0]
 8006e68:	89a3      	ldrh	r3, [r4, #12]
 8006e6a:	f043 0308 	orr.w	r3, r3, #8
 8006e6e:	81a3      	strh	r3, [r4, #12]
 8006e70:	6923      	ldr	r3, [r4, #16]
 8006e72:	b94b      	cbnz	r3, 8006e88 <__swsetup_r+0x7c>
 8006e74:	89a3      	ldrh	r3, [r4, #12]
 8006e76:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006e7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e7e:	d003      	beq.n	8006e88 <__swsetup_r+0x7c>
 8006e80:	4621      	mov	r1, r4
 8006e82:	4628      	mov	r0, r5
 8006e84:	f001 fd06 	bl	8008894 <__smakebuf_r>
 8006e88:	89a0      	ldrh	r0, [r4, #12]
 8006e8a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e8e:	f010 0301 	ands.w	r3, r0, #1
 8006e92:	d00a      	beq.n	8006eaa <__swsetup_r+0x9e>
 8006e94:	2300      	movs	r3, #0
 8006e96:	60a3      	str	r3, [r4, #8]
 8006e98:	6963      	ldr	r3, [r4, #20]
 8006e9a:	425b      	negs	r3, r3
 8006e9c:	61a3      	str	r3, [r4, #24]
 8006e9e:	6923      	ldr	r3, [r4, #16]
 8006ea0:	b943      	cbnz	r3, 8006eb4 <__swsetup_r+0xa8>
 8006ea2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006ea6:	d1c4      	bne.n	8006e32 <__swsetup_r+0x26>
 8006ea8:	bd38      	pop	{r3, r4, r5, pc}
 8006eaa:	0781      	lsls	r1, r0, #30
 8006eac:	bf58      	it	pl
 8006eae:	6963      	ldrpl	r3, [r4, #20]
 8006eb0:	60a3      	str	r3, [r4, #8]
 8006eb2:	e7f4      	b.n	8006e9e <__swsetup_r+0x92>
 8006eb4:	2000      	movs	r0, #0
 8006eb6:	e7f7      	b.n	8006ea8 <__swsetup_r+0x9c>
 8006eb8:	20000140 	.word	0x20000140

08006ebc <__fputwc>:
 8006ebc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006ec0:	4680      	mov	r8, r0
 8006ec2:	460e      	mov	r6, r1
 8006ec4:	4615      	mov	r5, r2
 8006ec6:	f000 f891 	bl	8006fec <__locale_mb_cur_max>
 8006eca:	2801      	cmp	r0, #1
 8006ecc:	d11c      	bne.n	8006f08 <__fputwc+0x4c>
 8006ece:	1e73      	subs	r3, r6, #1
 8006ed0:	2bfe      	cmp	r3, #254	; 0xfe
 8006ed2:	d819      	bhi.n	8006f08 <__fputwc+0x4c>
 8006ed4:	f88d 6004 	strb.w	r6, [sp, #4]
 8006ed8:	4604      	mov	r4, r0
 8006eda:	2700      	movs	r7, #0
 8006edc:	f10d 0904 	add.w	r9, sp, #4
 8006ee0:	42a7      	cmp	r7, r4
 8006ee2:	d020      	beq.n	8006f26 <__fputwc+0x6a>
 8006ee4:	68ab      	ldr	r3, [r5, #8]
 8006ee6:	f817 1009 	ldrb.w	r1, [r7, r9]
 8006eea:	3b01      	subs	r3, #1
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	60ab      	str	r3, [r5, #8]
 8006ef0:	da04      	bge.n	8006efc <__fputwc+0x40>
 8006ef2:	69aa      	ldr	r2, [r5, #24]
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	db1a      	blt.n	8006f2e <__fputwc+0x72>
 8006ef8:	290a      	cmp	r1, #10
 8006efa:	d018      	beq.n	8006f2e <__fputwc+0x72>
 8006efc:	682b      	ldr	r3, [r5, #0]
 8006efe:	1c5a      	adds	r2, r3, #1
 8006f00:	602a      	str	r2, [r5, #0]
 8006f02:	7019      	strb	r1, [r3, #0]
 8006f04:	3701      	adds	r7, #1
 8006f06:	e7eb      	b.n	8006ee0 <__fputwc+0x24>
 8006f08:	a901      	add	r1, sp, #4
 8006f0a:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 8006f0e:	4632      	mov	r2, r6
 8006f10:	4640      	mov	r0, r8
 8006f12:	f001 fc81 	bl	8008818 <_wcrtomb_r>
 8006f16:	1c41      	adds	r1, r0, #1
 8006f18:	4604      	mov	r4, r0
 8006f1a:	d1de      	bne.n	8006eda <__fputwc+0x1e>
 8006f1c:	89ab      	ldrh	r3, [r5, #12]
 8006f1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f22:	81ab      	strh	r3, [r5, #12]
 8006f24:	4606      	mov	r6, r0
 8006f26:	4630      	mov	r0, r6
 8006f28:	b003      	add	sp, #12
 8006f2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006f2e:	462a      	mov	r2, r5
 8006f30:	4640      	mov	r0, r8
 8006f32:	f001 fceb 	bl	800890c <__swbuf_r>
 8006f36:	1c42      	adds	r2, r0, #1
 8006f38:	d1e4      	bne.n	8006f04 <__fputwc+0x48>
 8006f3a:	4606      	mov	r6, r0
 8006f3c:	e7f3      	b.n	8006f26 <__fputwc+0x6a>

08006f3e <_fputwc_r>:
 8006f3e:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8006f40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006f42:	4614      	mov	r4, r2
 8006f44:	07da      	lsls	r2, r3, #31
 8006f46:	4605      	mov	r5, r0
 8006f48:	d407      	bmi.n	8006f5a <_fputwc_r+0x1c>
 8006f4a:	89a3      	ldrh	r3, [r4, #12]
 8006f4c:	059b      	lsls	r3, r3, #22
 8006f4e:	d404      	bmi.n	8006f5a <_fputwc_r+0x1c>
 8006f50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f52:	9101      	str	r1, [sp, #4]
 8006f54:	f7fd fa20 	bl	8004398 <__retarget_lock_acquire_recursive>
 8006f58:	9901      	ldr	r1, [sp, #4]
 8006f5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f5e:	0498      	lsls	r0, r3, #18
 8006f60:	d406      	bmi.n	8006f70 <_fputwc_r+0x32>
 8006f62:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006f66:	81a3      	strh	r3, [r4, #12]
 8006f68:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f6a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006f6e:	6663      	str	r3, [r4, #100]	; 0x64
 8006f70:	4622      	mov	r2, r4
 8006f72:	4628      	mov	r0, r5
 8006f74:	f7ff ffa2 	bl	8006ebc <__fputwc>
 8006f78:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f7a:	07da      	lsls	r2, r3, #31
 8006f7c:	4605      	mov	r5, r0
 8006f7e:	d405      	bmi.n	8006f8c <_fputwc_r+0x4e>
 8006f80:	89a3      	ldrh	r3, [r4, #12]
 8006f82:	059b      	lsls	r3, r3, #22
 8006f84:	d402      	bmi.n	8006f8c <_fputwc_r+0x4e>
 8006f86:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f88:	f7fd fa07 	bl	800439a <__retarget_lock_release_recursive>
 8006f8c:	4628      	mov	r0, r5
 8006f8e:	b003      	add	sp, #12
 8006f90:	bd30      	pop	{r4, r5, pc}

08006f92 <memmove>:
 8006f92:	4288      	cmp	r0, r1
 8006f94:	b510      	push	{r4, lr}
 8006f96:	eb01 0402 	add.w	r4, r1, r2
 8006f9a:	d902      	bls.n	8006fa2 <memmove+0x10>
 8006f9c:	4284      	cmp	r4, r0
 8006f9e:	4623      	mov	r3, r4
 8006fa0:	d807      	bhi.n	8006fb2 <memmove+0x20>
 8006fa2:	1e43      	subs	r3, r0, #1
 8006fa4:	42a1      	cmp	r1, r4
 8006fa6:	d008      	beq.n	8006fba <memmove+0x28>
 8006fa8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006fac:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006fb0:	e7f8      	b.n	8006fa4 <memmove+0x12>
 8006fb2:	4402      	add	r2, r0
 8006fb4:	4601      	mov	r1, r0
 8006fb6:	428a      	cmp	r2, r1
 8006fb8:	d100      	bne.n	8006fbc <memmove+0x2a>
 8006fba:	bd10      	pop	{r4, pc}
 8006fbc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006fc0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006fc4:	e7f7      	b.n	8006fb6 <memmove+0x24>

08006fc6 <strncpy>:
 8006fc6:	b510      	push	{r4, lr}
 8006fc8:	3901      	subs	r1, #1
 8006fca:	4603      	mov	r3, r0
 8006fcc:	b132      	cbz	r2, 8006fdc <strncpy+0x16>
 8006fce:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006fd2:	f803 4b01 	strb.w	r4, [r3], #1
 8006fd6:	3a01      	subs	r2, #1
 8006fd8:	2c00      	cmp	r4, #0
 8006fda:	d1f7      	bne.n	8006fcc <strncpy+0x6>
 8006fdc:	441a      	add	r2, r3
 8006fde:	2100      	movs	r1, #0
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d100      	bne.n	8006fe6 <strncpy+0x20>
 8006fe4:	bd10      	pop	{r4, pc}
 8006fe6:	f803 1b01 	strb.w	r1, [r3], #1
 8006fea:	e7f9      	b.n	8006fe0 <strncpy+0x1a>

08006fec <__locale_mb_cur_max>:
 8006fec:	4b01      	ldr	r3, [pc, #4]	; (8006ff4 <__locale_mb_cur_max+0x8>)
 8006fee:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8006ff2:	4770      	bx	lr
 8006ff4:	20000558 	.word	0x20000558

08006ff8 <_localeconv_r>:
 8006ff8:	4800      	ldr	r0, [pc, #0]	; (8006ffc <_localeconv_r+0x4>)
 8006ffa:	4770      	bx	lr
 8006ffc:	20000648 	.word	0x20000648

08007000 <_sbrk_r>:
 8007000:	b538      	push	{r3, r4, r5, lr}
 8007002:	4d06      	ldr	r5, [pc, #24]	; (800701c <_sbrk_r+0x1c>)
 8007004:	2300      	movs	r3, #0
 8007006:	4604      	mov	r4, r0
 8007008:	4608      	mov	r0, r1
 800700a:	602b      	str	r3, [r5, #0]
 800700c:	f7fa fdb4 	bl	8001b78 <_sbrk>
 8007010:	1c43      	adds	r3, r0, #1
 8007012:	d102      	bne.n	800701a <_sbrk_r+0x1a>
 8007014:	682b      	ldr	r3, [r5, #0]
 8007016:	b103      	cbz	r3, 800701a <_sbrk_r+0x1a>
 8007018:	6023      	str	r3, [r4, #0]
 800701a:	bd38      	pop	{r3, r4, r5, pc}
 800701c:	20000908 	.word	0x20000908

08007020 <__libc_fini_array>:
 8007020:	b538      	push	{r3, r4, r5, lr}
 8007022:	4d07      	ldr	r5, [pc, #28]	; (8007040 <__libc_fini_array+0x20>)
 8007024:	4c07      	ldr	r4, [pc, #28]	; (8007044 <__libc_fini_array+0x24>)
 8007026:	1b64      	subs	r4, r4, r5
 8007028:	10a4      	asrs	r4, r4, #2
 800702a:	b91c      	cbnz	r4, 8007034 <__libc_fini_array+0x14>
 800702c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007030:	f001 bd90 	b.w	8008b54 <_fini>
 8007034:	3c01      	subs	r4, #1
 8007036:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800703a:	4798      	blx	r3
 800703c:	e7f5      	b.n	800702a <__libc_fini_array+0xa>
 800703e:	bf00      	nop
 8007040:	08008f74 	.word	0x08008f74
 8007044:	08008f78 	.word	0x08008f78

08007048 <sysconf>:
 8007048:	2808      	cmp	r0, #8
 800704a:	b508      	push	{r3, lr}
 800704c:	d006      	beq.n	800705c <sysconf+0x14>
 800704e:	f7fd f977 	bl	8004340 <__errno>
 8007052:	2316      	movs	r3, #22
 8007054:	6003      	str	r3, [r0, #0]
 8007056:	f04f 30ff 	mov.w	r0, #4294967295
 800705a:	bd08      	pop	{r3, pc}
 800705c:	2080      	movs	r0, #128	; 0x80
 800705e:	e7fc      	b.n	800705a <sysconf+0x12>

08007060 <memcpy>:
 8007060:	440a      	add	r2, r1
 8007062:	4291      	cmp	r1, r2
 8007064:	f100 33ff 	add.w	r3, r0, #4294967295
 8007068:	d100      	bne.n	800706c <memcpy+0xc>
 800706a:	4770      	bx	lr
 800706c:	b510      	push	{r4, lr}
 800706e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007072:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007076:	4291      	cmp	r1, r2
 8007078:	d1f9      	bne.n	800706e <memcpy+0xe>
 800707a:	bd10      	pop	{r4, pc}

0800707c <frexp>:
 800707c:	b570      	push	{r4, r5, r6, lr}
 800707e:	2100      	movs	r1, #0
 8007080:	ec55 4b10 	vmov	r4, r5, d0
 8007084:	6001      	str	r1, [r0, #0]
 8007086:	4916      	ldr	r1, [pc, #88]	; (80070e0 <frexp+0x64>)
 8007088:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 800708c:	428a      	cmp	r2, r1
 800708e:	4606      	mov	r6, r0
 8007090:	462b      	mov	r3, r5
 8007092:	dc22      	bgt.n	80070da <frexp+0x5e>
 8007094:	ee10 1a10 	vmov	r1, s0
 8007098:	4311      	orrs	r1, r2
 800709a:	d01e      	beq.n	80070da <frexp+0x5e>
 800709c:	4911      	ldr	r1, [pc, #68]	; (80070e4 <frexp+0x68>)
 800709e:	4029      	ands	r1, r5
 80070a0:	b969      	cbnz	r1, 80070be <frexp+0x42>
 80070a2:	4b11      	ldr	r3, [pc, #68]	; (80070e8 <frexp+0x6c>)
 80070a4:	2200      	movs	r2, #0
 80070a6:	ee10 0a10 	vmov	r0, s0
 80070aa:	4629      	mov	r1, r5
 80070ac:	f7f9 faac 	bl	8000608 <__aeabi_dmul>
 80070b0:	460b      	mov	r3, r1
 80070b2:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80070b6:	f06f 0135 	mvn.w	r1, #53	; 0x35
 80070ba:	4604      	mov	r4, r0
 80070bc:	6031      	str	r1, [r6, #0]
 80070be:	6831      	ldr	r1, [r6, #0]
 80070c0:	1512      	asrs	r2, r2, #20
 80070c2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80070c6:	f2a2 32fe 	subw	r2, r2, #1022	; 0x3fe
 80070ca:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80070ce:	4411      	add	r1, r2
 80070d0:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 80070d4:	6031      	str	r1, [r6, #0]
 80070d6:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 80070da:	ec45 4b10 	vmov	d0, r4, r5
 80070de:	bd70      	pop	{r4, r5, r6, pc}
 80070e0:	7fefffff 	.word	0x7fefffff
 80070e4:	7ff00000 	.word	0x7ff00000
 80070e8:	43500000 	.word	0x43500000

080070ec <__register_exitproc>:
 80070ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070f0:	f8df a074 	ldr.w	sl, [pc, #116]	; 8007168 <__register_exitproc+0x7c>
 80070f4:	4606      	mov	r6, r0
 80070f6:	f8da 0000 	ldr.w	r0, [sl]
 80070fa:	4698      	mov	r8, r3
 80070fc:	460f      	mov	r7, r1
 80070fe:	4691      	mov	r9, r2
 8007100:	f7fd f94a 	bl	8004398 <__retarget_lock_acquire_recursive>
 8007104:	4b16      	ldr	r3, [pc, #88]	; (8007160 <__register_exitproc+0x74>)
 8007106:	681c      	ldr	r4, [r3, #0]
 8007108:	b90c      	cbnz	r4, 800710e <__register_exitproc+0x22>
 800710a:	4c16      	ldr	r4, [pc, #88]	; (8007164 <__register_exitproc+0x78>)
 800710c:	601c      	str	r4, [r3, #0]
 800710e:	6865      	ldr	r5, [r4, #4]
 8007110:	f8da 0000 	ldr.w	r0, [sl]
 8007114:	2d1f      	cmp	r5, #31
 8007116:	dd05      	ble.n	8007124 <__register_exitproc+0x38>
 8007118:	f7fd f93f 	bl	800439a <__retarget_lock_release_recursive>
 800711c:	f04f 30ff 	mov.w	r0, #4294967295
 8007120:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007124:	b19e      	cbz	r6, 800714e <__register_exitproc+0x62>
 8007126:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800712a:	2201      	movs	r2, #1
 800712c:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 8007130:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 8007134:	40aa      	lsls	r2, r5
 8007136:	4313      	orrs	r3, r2
 8007138:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800713c:	2e02      	cmp	r6, #2
 800713e:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 8007142:	bf02      	ittt	eq
 8007144:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 8007148:	4313      	orreq	r3, r2
 800714a:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 800714e:	1c6b      	adds	r3, r5, #1
 8007150:	3502      	adds	r5, #2
 8007152:	6063      	str	r3, [r4, #4]
 8007154:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 8007158:	f7fd f91f 	bl	800439a <__retarget_lock_release_recursive>
 800715c:	2000      	movs	r0, #0
 800715e:	e7df      	b.n	8007120 <__register_exitproc+0x34>
 8007160:	20000910 	.word	0x20000910
 8007164:	20000948 	.word	0x20000948
 8007168:	20000144 	.word	0x20000144

0800716c <quorem>:
 800716c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007170:	6903      	ldr	r3, [r0, #16]
 8007172:	690c      	ldr	r4, [r1, #16]
 8007174:	42a3      	cmp	r3, r4
 8007176:	4607      	mov	r7, r0
 8007178:	db7e      	blt.n	8007278 <quorem+0x10c>
 800717a:	3c01      	subs	r4, #1
 800717c:	f101 0814 	add.w	r8, r1, #20
 8007180:	f100 0514 	add.w	r5, r0, #20
 8007184:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007188:	9301      	str	r3, [sp, #4]
 800718a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800718e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007192:	3301      	adds	r3, #1
 8007194:	429a      	cmp	r2, r3
 8007196:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800719a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800719e:	fbb2 f6f3 	udiv	r6, r2, r3
 80071a2:	d331      	bcc.n	8007208 <quorem+0x9c>
 80071a4:	f04f 0e00 	mov.w	lr, #0
 80071a8:	4640      	mov	r0, r8
 80071aa:	46ac      	mov	ip, r5
 80071ac:	46f2      	mov	sl, lr
 80071ae:	f850 2b04 	ldr.w	r2, [r0], #4
 80071b2:	b293      	uxth	r3, r2
 80071b4:	fb06 e303 	mla	r3, r6, r3, lr
 80071b8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80071bc:	0c1a      	lsrs	r2, r3, #16
 80071be:	b29b      	uxth	r3, r3
 80071c0:	ebaa 0303 	sub.w	r3, sl, r3
 80071c4:	f8dc a000 	ldr.w	sl, [ip]
 80071c8:	fa13 f38a 	uxtah	r3, r3, sl
 80071cc:	fb06 220e 	mla	r2, r6, lr, r2
 80071d0:	9300      	str	r3, [sp, #0]
 80071d2:	9b00      	ldr	r3, [sp, #0]
 80071d4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80071d8:	b292      	uxth	r2, r2
 80071da:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80071de:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80071e2:	f8bd 3000 	ldrh.w	r3, [sp]
 80071e6:	4581      	cmp	r9, r0
 80071e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071ec:	f84c 3b04 	str.w	r3, [ip], #4
 80071f0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80071f4:	d2db      	bcs.n	80071ae <quorem+0x42>
 80071f6:	f855 300b 	ldr.w	r3, [r5, fp]
 80071fa:	b92b      	cbnz	r3, 8007208 <quorem+0x9c>
 80071fc:	9b01      	ldr	r3, [sp, #4]
 80071fe:	3b04      	subs	r3, #4
 8007200:	429d      	cmp	r5, r3
 8007202:	461a      	mov	r2, r3
 8007204:	d32c      	bcc.n	8007260 <quorem+0xf4>
 8007206:	613c      	str	r4, [r7, #16]
 8007208:	4638      	mov	r0, r7
 800720a:	f001 f84f 	bl	80082ac <__mcmp>
 800720e:	2800      	cmp	r0, #0
 8007210:	db22      	blt.n	8007258 <quorem+0xec>
 8007212:	3601      	adds	r6, #1
 8007214:	4629      	mov	r1, r5
 8007216:	2000      	movs	r0, #0
 8007218:	f858 2b04 	ldr.w	r2, [r8], #4
 800721c:	f8d1 c000 	ldr.w	ip, [r1]
 8007220:	b293      	uxth	r3, r2
 8007222:	1ac3      	subs	r3, r0, r3
 8007224:	0c12      	lsrs	r2, r2, #16
 8007226:	fa13 f38c 	uxtah	r3, r3, ip
 800722a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800722e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007232:	b29b      	uxth	r3, r3
 8007234:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007238:	45c1      	cmp	r9, r8
 800723a:	f841 3b04 	str.w	r3, [r1], #4
 800723e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007242:	d2e9      	bcs.n	8007218 <quorem+0xac>
 8007244:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007248:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800724c:	b922      	cbnz	r2, 8007258 <quorem+0xec>
 800724e:	3b04      	subs	r3, #4
 8007250:	429d      	cmp	r5, r3
 8007252:	461a      	mov	r2, r3
 8007254:	d30a      	bcc.n	800726c <quorem+0x100>
 8007256:	613c      	str	r4, [r7, #16]
 8007258:	4630      	mov	r0, r6
 800725a:	b003      	add	sp, #12
 800725c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007260:	6812      	ldr	r2, [r2, #0]
 8007262:	3b04      	subs	r3, #4
 8007264:	2a00      	cmp	r2, #0
 8007266:	d1ce      	bne.n	8007206 <quorem+0x9a>
 8007268:	3c01      	subs	r4, #1
 800726a:	e7c9      	b.n	8007200 <quorem+0x94>
 800726c:	6812      	ldr	r2, [r2, #0]
 800726e:	3b04      	subs	r3, #4
 8007270:	2a00      	cmp	r2, #0
 8007272:	d1f0      	bne.n	8007256 <quorem+0xea>
 8007274:	3c01      	subs	r4, #1
 8007276:	e7eb      	b.n	8007250 <quorem+0xe4>
 8007278:	2000      	movs	r0, #0
 800727a:	e7ee      	b.n	800725a <quorem+0xee>
 800727c:	0000      	movs	r0, r0
	...

08007280 <_dtoa_r>:
 8007280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007284:	ed2d 8b04 	vpush	{d8-d9}
 8007288:	b093      	sub	sp, #76	; 0x4c
 800728a:	ed8d 0b02 	vstr	d0, [sp, #8]
 800728e:	9107      	str	r1, [sp, #28]
 8007290:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8007292:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007294:	920a      	str	r2, [sp, #40]	; 0x28
 8007296:	ec57 6b10 	vmov	r6, r7, d0
 800729a:	4604      	mov	r4, r0
 800729c:	930d      	str	r3, [sp, #52]	; 0x34
 800729e:	b141      	cbz	r1, 80072b2 <_dtoa_r+0x32>
 80072a0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80072a2:	604a      	str	r2, [r1, #4]
 80072a4:	2301      	movs	r3, #1
 80072a6:	4093      	lsls	r3, r2
 80072a8:	608b      	str	r3, [r1, #8]
 80072aa:	f000 fdf6 	bl	8007e9a <_Bfree>
 80072ae:	2300      	movs	r3, #0
 80072b0:	63a3      	str	r3, [r4, #56]	; 0x38
 80072b2:	1e3b      	subs	r3, r7, #0
 80072b4:	bfb9      	ittee	lt
 80072b6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80072ba:	9303      	strlt	r3, [sp, #12]
 80072bc:	2300      	movge	r3, #0
 80072be:	602b      	strge	r3, [r5, #0]
 80072c0:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80072c4:	4ba2      	ldr	r3, [pc, #648]	; (8007550 <_dtoa_r+0x2d0>)
 80072c6:	bfbc      	itt	lt
 80072c8:	2201      	movlt	r2, #1
 80072ca:	602a      	strlt	r2, [r5, #0]
 80072cc:	ea33 0308 	bics.w	r3, r3, r8
 80072d0:	d11b      	bne.n	800730a <_dtoa_r+0x8a>
 80072d2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80072d4:	f242 730f 	movw	r3, #9999	; 0x270f
 80072d8:	6013      	str	r3, [r2, #0]
 80072da:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80072de:	4333      	orrs	r3, r6
 80072e0:	f000 858f 	beq.w	8007e02 <_dtoa_r+0xb82>
 80072e4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80072e6:	b90b      	cbnz	r3, 80072ec <_dtoa_r+0x6c>
 80072e8:	4b9a      	ldr	r3, [pc, #616]	; (8007554 <_dtoa_r+0x2d4>)
 80072ea:	e027      	b.n	800733c <_dtoa_r+0xbc>
 80072ec:	4b99      	ldr	r3, [pc, #612]	; (8007554 <_dtoa_r+0x2d4>)
 80072ee:	9300      	str	r3, [sp, #0]
 80072f0:	3303      	adds	r3, #3
 80072f2:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80072f4:	6013      	str	r3, [r2, #0]
 80072f6:	9800      	ldr	r0, [sp, #0]
 80072f8:	b013      	add	sp, #76	; 0x4c
 80072fa:	ecbd 8b04 	vpop	{d8-d9}
 80072fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007302:	4b95      	ldr	r3, [pc, #596]	; (8007558 <_dtoa_r+0x2d8>)
 8007304:	9300      	str	r3, [sp, #0]
 8007306:	3308      	adds	r3, #8
 8007308:	e7f3      	b.n	80072f2 <_dtoa_r+0x72>
 800730a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800730e:	2200      	movs	r2, #0
 8007310:	ec51 0b17 	vmov	r0, r1, d7
 8007314:	eeb0 8a47 	vmov.f32	s16, s14
 8007318:	eef0 8a67 	vmov.f32	s17, s15
 800731c:	2300      	movs	r3, #0
 800731e:	f7f9 fbdb 	bl	8000ad8 <__aeabi_dcmpeq>
 8007322:	4681      	mov	r9, r0
 8007324:	b160      	cbz	r0, 8007340 <_dtoa_r+0xc0>
 8007326:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007328:	2301      	movs	r3, #1
 800732a:	6013      	str	r3, [r2, #0]
 800732c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800732e:	2b00      	cmp	r3, #0
 8007330:	f000 8564 	beq.w	8007dfc <_dtoa_r+0xb7c>
 8007334:	4b89      	ldr	r3, [pc, #548]	; (800755c <_dtoa_r+0x2dc>)
 8007336:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007338:	6013      	str	r3, [r2, #0]
 800733a:	3b01      	subs	r3, #1
 800733c:	9300      	str	r3, [sp, #0]
 800733e:	e7da      	b.n	80072f6 <_dtoa_r+0x76>
 8007340:	aa10      	add	r2, sp, #64	; 0x40
 8007342:	a911      	add	r1, sp, #68	; 0x44
 8007344:	4620      	mov	r0, r4
 8007346:	eeb0 0a48 	vmov.f32	s0, s16
 800734a:	eef0 0a68 	vmov.f32	s1, s17
 800734e:	f001 f853 	bl	80083f8 <__d2b>
 8007352:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007356:	4682      	mov	sl, r0
 8007358:	2d00      	cmp	r5, #0
 800735a:	d07e      	beq.n	800745a <_dtoa_r+0x1da>
 800735c:	ee18 3a90 	vmov	r3, s17
 8007360:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007364:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007368:	ec51 0b18 	vmov	r0, r1, d8
 800736c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007370:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007374:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007378:	4619      	mov	r1, r3
 800737a:	2200      	movs	r2, #0
 800737c:	4b78      	ldr	r3, [pc, #480]	; (8007560 <_dtoa_r+0x2e0>)
 800737e:	f7f8 ff8b 	bl	8000298 <__aeabi_dsub>
 8007382:	a36d      	add	r3, pc, #436	; (adr r3, 8007538 <_dtoa_r+0x2b8>)
 8007384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007388:	f7f9 f93e 	bl	8000608 <__aeabi_dmul>
 800738c:	a36c      	add	r3, pc, #432	; (adr r3, 8007540 <_dtoa_r+0x2c0>)
 800738e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007392:	f7f8 ff83 	bl	800029c <__adddf3>
 8007396:	4606      	mov	r6, r0
 8007398:	4628      	mov	r0, r5
 800739a:	460f      	mov	r7, r1
 800739c:	f7f9 f8ca 	bl	8000534 <__aeabi_i2d>
 80073a0:	a369      	add	r3, pc, #420	; (adr r3, 8007548 <_dtoa_r+0x2c8>)
 80073a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a6:	f7f9 f92f 	bl	8000608 <__aeabi_dmul>
 80073aa:	4602      	mov	r2, r0
 80073ac:	460b      	mov	r3, r1
 80073ae:	4630      	mov	r0, r6
 80073b0:	4639      	mov	r1, r7
 80073b2:	f7f8 ff73 	bl	800029c <__adddf3>
 80073b6:	4606      	mov	r6, r0
 80073b8:	460f      	mov	r7, r1
 80073ba:	f7f9 fbd5 	bl	8000b68 <__aeabi_d2iz>
 80073be:	2200      	movs	r2, #0
 80073c0:	4683      	mov	fp, r0
 80073c2:	2300      	movs	r3, #0
 80073c4:	4630      	mov	r0, r6
 80073c6:	4639      	mov	r1, r7
 80073c8:	f7f9 fb90 	bl	8000aec <__aeabi_dcmplt>
 80073cc:	b148      	cbz	r0, 80073e2 <_dtoa_r+0x162>
 80073ce:	4658      	mov	r0, fp
 80073d0:	f7f9 f8b0 	bl	8000534 <__aeabi_i2d>
 80073d4:	4632      	mov	r2, r6
 80073d6:	463b      	mov	r3, r7
 80073d8:	f7f9 fb7e 	bl	8000ad8 <__aeabi_dcmpeq>
 80073dc:	b908      	cbnz	r0, 80073e2 <_dtoa_r+0x162>
 80073de:	f10b 3bff 	add.w	fp, fp, #4294967295
 80073e2:	f1bb 0f16 	cmp.w	fp, #22
 80073e6:	d856      	bhi.n	8007496 <_dtoa_r+0x216>
 80073e8:	4b5e      	ldr	r3, [pc, #376]	; (8007564 <_dtoa_r+0x2e4>)
 80073ea:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80073ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f2:	ec51 0b18 	vmov	r0, r1, d8
 80073f6:	f7f9 fb79 	bl	8000aec <__aeabi_dcmplt>
 80073fa:	2800      	cmp	r0, #0
 80073fc:	d04d      	beq.n	800749a <_dtoa_r+0x21a>
 80073fe:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007402:	2300      	movs	r3, #0
 8007404:	930c      	str	r3, [sp, #48]	; 0x30
 8007406:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007408:	1b5b      	subs	r3, r3, r5
 800740a:	1e5a      	subs	r2, r3, #1
 800740c:	bf45      	ittet	mi
 800740e:	f1c3 0301 	rsbmi	r3, r3, #1
 8007412:	9305      	strmi	r3, [sp, #20]
 8007414:	2300      	movpl	r3, #0
 8007416:	2300      	movmi	r3, #0
 8007418:	9206      	str	r2, [sp, #24]
 800741a:	bf54      	ite	pl
 800741c:	9305      	strpl	r3, [sp, #20]
 800741e:	9306      	strmi	r3, [sp, #24]
 8007420:	f1bb 0f00 	cmp.w	fp, #0
 8007424:	db3b      	blt.n	800749e <_dtoa_r+0x21e>
 8007426:	9b06      	ldr	r3, [sp, #24]
 8007428:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800742c:	445b      	add	r3, fp
 800742e:	9306      	str	r3, [sp, #24]
 8007430:	2300      	movs	r3, #0
 8007432:	9308      	str	r3, [sp, #32]
 8007434:	9b07      	ldr	r3, [sp, #28]
 8007436:	2b09      	cmp	r3, #9
 8007438:	d868      	bhi.n	800750c <_dtoa_r+0x28c>
 800743a:	2b05      	cmp	r3, #5
 800743c:	bfc4      	itt	gt
 800743e:	3b04      	subgt	r3, #4
 8007440:	9307      	strgt	r3, [sp, #28]
 8007442:	9b07      	ldr	r3, [sp, #28]
 8007444:	f1a3 0302 	sub.w	r3, r3, #2
 8007448:	bfcc      	ite	gt
 800744a:	2500      	movgt	r5, #0
 800744c:	2501      	movle	r5, #1
 800744e:	2b03      	cmp	r3, #3
 8007450:	d867      	bhi.n	8007522 <_dtoa_r+0x2a2>
 8007452:	e8df f003 	tbb	[pc, r3]
 8007456:	3b2e      	.short	0x3b2e
 8007458:	5939      	.short	0x5939
 800745a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800745e:	441d      	add	r5, r3
 8007460:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007464:	2b20      	cmp	r3, #32
 8007466:	bfc1      	itttt	gt
 8007468:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800746c:	fa08 f803 	lslgt.w	r8, r8, r3
 8007470:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007474:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007478:	bfd6      	itet	le
 800747a:	f1c3 0320 	rsble	r3, r3, #32
 800747e:	ea48 0003 	orrgt.w	r0, r8, r3
 8007482:	fa06 f003 	lslle.w	r0, r6, r3
 8007486:	f7f9 f845 	bl	8000514 <__aeabi_ui2d>
 800748a:	2201      	movs	r2, #1
 800748c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007490:	3d01      	subs	r5, #1
 8007492:	920e      	str	r2, [sp, #56]	; 0x38
 8007494:	e770      	b.n	8007378 <_dtoa_r+0xf8>
 8007496:	2301      	movs	r3, #1
 8007498:	e7b4      	b.n	8007404 <_dtoa_r+0x184>
 800749a:	900c      	str	r0, [sp, #48]	; 0x30
 800749c:	e7b3      	b.n	8007406 <_dtoa_r+0x186>
 800749e:	9b05      	ldr	r3, [sp, #20]
 80074a0:	eba3 030b 	sub.w	r3, r3, fp
 80074a4:	9305      	str	r3, [sp, #20]
 80074a6:	f1cb 0300 	rsb	r3, fp, #0
 80074aa:	9308      	str	r3, [sp, #32]
 80074ac:	2300      	movs	r3, #0
 80074ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80074b0:	e7c0      	b.n	8007434 <_dtoa_r+0x1b4>
 80074b2:	2300      	movs	r3, #0
 80074b4:	9309      	str	r3, [sp, #36]	; 0x24
 80074b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	dc35      	bgt.n	8007528 <_dtoa_r+0x2a8>
 80074bc:	2301      	movs	r3, #1
 80074be:	9301      	str	r3, [sp, #4]
 80074c0:	9304      	str	r3, [sp, #16]
 80074c2:	461a      	mov	r2, r3
 80074c4:	920a      	str	r2, [sp, #40]	; 0x28
 80074c6:	e00b      	b.n	80074e0 <_dtoa_r+0x260>
 80074c8:	2301      	movs	r3, #1
 80074ca:	e7f3      	b.n	80074b4 <_dtoa_r+0x234>
 80074cc:	2300      	movs	r3, #0
 80074ce:	9309      	str	r3, [sp, #36]	; 0x24
 80074d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074d2:	445b      	add	r3, fp
 80074d4:	9301      	str	r3, [sp, #4]
 80074d6:	3301      	adds	r3, #1
 80074d8:	2b01      	cmp	r3, #1
 80074da:	9304      	str	r3, [sp, #16]
 80074dc:	bfb8      	it	lt
 80074de:	2301      	movlt	r3, #1
 80074e0:	2100      	movs	r1, #0
 80074e2:	2204      	movs	r2, #4
 80074e4:	f102 0014 	add.w	r0, r2, #20
 80074e8:	4298      	cmp	r0, r3
 80074ea:	d921      	bls.n	8007530 <_dtoa_r+0x2b0>
 80074ec:	63e1      	str	r1, [r4, #60]	; 0x3c
 80074ee:	4620      	mov	r0, r4
 80074f0:	f000 fcae 	bl	8007e50 <_Balloc>
 80074f4:	9000      	str	r0, [sp, #0]
 80074f6:	2800      	cmp	r0, #0
 80074f8:	d13a      	bne.n	8007570 <_dtoa_r+0x2f0>
 80074fa:	4b1b      	ldr	r3, [pc, #108]	; (8007568 <_dtoa_r+0x2e8>)
 80074fc:	4602      	mov	r2, r0
 80074fe:	f240 11af 	movw	r1, #431	; 0x1af
 8007502:	481a      	ldr	r0, [pc, #104]	; (800756c <_dtoa_r+0x2ec>)
 8007504:	f001 fa6e 	bl	80089e4 <__assert_func>
 8007508:	2301      	movs	r3, #1
 800750a:	e7e0      	b.n	80074ce <_dtoa_r+0x24e>
 800750c:	2501      	movs	r5, #1
 800750e:	2300      	movs	r3, #0
 8007510:	9307      	str	r3, [sp, #28]
 8007512:	9509      	str	r5, [sp, #36]	; 0x24
 8007514:	f04f 33ff 	mov.w	r3, #4294967295
 8007518:	9301      	str	r3, [sp, #4]
 800751a:	9304      	str	r3, [sp, #16]
 800751c:	2200      	movs	r2, #0
 800751e:	2312      	movs	r3, #18
 8007520:	e7d0      	b.n	80074c4 <_dtoa_r+0x244>
 8007522:	2301      	movs	r3, #1
 8007524:	9309      	str	r3, [sp, #36]	; 0x24
 8007526:	e7f5      	b.n	8007514 <_dtoa_r+0x294>
 8007528:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800752a:	9301      	str	r3, [sp, #4]
 800752c:	9304      	str	r3, [sp, #16]
 800752e:	e7d7      	b.n	80074e0 <_dtoa_r+0x260>
 8007530:	3101      	adds	r1, #1
 8007532:	0052      	lsls	r2, r2, #1
 8007534:	e7d6      	b.n	80074e4 <_dtoa_r+0x264>
 8007536:	bf00      	nop
 8007538:	636f4361 	.word	0x636f4361
 800753c:	3fd287a7 	.word	0x3fd287a7
 8007540:	8b60c8b3 	.word	0x8b60c8b3
 8007544:	3fc68a28 	.word	0x3fc68a28
 8007548:	509f79fb 	.word	0x509f79fb
 800754c:	3fd34413 	.word	0x3fd34413
 8007550:	7ff00000 	.word	0x7ff00000
 8007554:	08008c5b 	.word	0x08008c5b
 8007558:	08008c52 	.word	0x08008c52
 800755c:	08008c07 	.word	0x08008c07
 8007560:	3ff80000 	.word	0x3ff80000
 8007564:	08008d50 	.word	0x08008d50
 8007568:	08008c5f 	.word	0x08008c5f
 800756c:	08008c70 	.word	0x08008c70
 8007570:	9b00      	ldr	r3, [sp, #0]
 8007572:	63a3      	str	r3, [r4, #56]	; 0x38
 8007574:	9b04      	ldr	r3, [sp, #16]
 8007576:	2b0e      	cmp	r3, #14
 8007578:	f200 80a8 	bhi.w	80076cc <_dtoa_r+0x44c>
 800757c:	2d00      	cmp	r5, #0
 800757e:	f000 80a5 	beq.w	80076cc <_dtoa_r+0x44c>
 8007582:	f1bb 0f00 	cmp.w	fp, #0
 8007586:	dd38      	ble.n	80075fa <_dtoa_r+0x37a>
 8007588:	4bbf      	ldr	r3, [pc, #764]	; (8007888 <_dtoa_r+0x608>)
 800758a:	f00b 020f 	and.w	r2, fp, #15
 800758e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007592:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007596:	e9d3 6700 	ldrd	r6, r7, [r3]
 800759a:	ea4f 182b 	mov.w	r8, fp, asr #4
 800759e:	d019      	beq.n	80075d4 <_dtoa_r+0x354>
 80075a0:	4bba      	ldr	r3, [pc, #744]	; (800788c <_dtoa_r+0x60c>)
 80075a2:	ec51 0b18 	vmov	r0, r1, d8
 80075a6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80075aa:	f7f9 f957 	bl	800085c <__aeabi_ddiv>
 80075ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075b2:	f008 080f 	and.w	r8, r8, #15
 80075b6:	2503      	movs	r5, #3
 80075b8:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 800788c <_dtoa_r+0x60c>
 80075bc:	f1b8 0f00 	cmp.w	r8, #0
 80075c0:	d10a      	bne.n	80075d8 <_dtoa_r+0x358>
 80075c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80075c6:	4632      	mov	r2, r6
 80075c8:	463b      	mov	r3, r7
 80075ca:	f7f9 f947 	bl	800085c <__aeabi_ddiv>
 80075ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075d2:	e02b      	b.n	800762c <_dtoa_r+0x3ac>
 80075d4:	2502      	movs	r5, #2
 80075d6:	e7ef      	b.n	80075b8 <_dtoa_r+0x338>
 80075d8:	f018 0f01 	tst.w	r8, #1
 80075dc:	d008      	beq.n	80075f0 <_dtoa_r+0x370>
 80075de:	4630      	mov	r0, r6
 80075e0:	4639      	mov	r1, r7
 80075e2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80075e6:	f7f9 f80f 	bl	8000608 <__aeabi_dmul>
 80075ea:	3501      	adds	r5, #1
 80075ec:	4606      	mov	r6, r0
 80075ee:	460f      	mov	r7, r1
 80075f0:	ea4f 0868 	mov.w	r8, r8, asr #1
 80075f4:	f109 0908 	add.w	r9, r9, #8
 80075f8:	e7e0      	b.n	80075bc <_dtoa_r+0x33c>
 80075fa:	f000 809f 	beq.w	800773c <_dtoa_r+0x4bc>
 80075fe:	f1cb 0600 	rsb	r6, fp, #0
 8007602:	4ba1      	ldr	r3, [pc, #644]	; (8007888 <_dtoa_r+0x608>)
 8007604:	4fa1      	ldr	r7, [pc, #644]	; (800788c <_dtoa_r+0x60c>)
 8007606:	f006 020f 	and.w	r2, r6, #15
 800760a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800760e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007612:	ec51 0b18 	vmov	r0, r1, d8
 8007616:	f7f8 fff7 	bl	8000608 <__aeabi_dmul>
 800761a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800761e:	1136      	asrs	r6, r6, #4
 8007620:	2300      	movs	r3, #0
 8007622:	2502      	movs	r5, #2
 8007624:	2e00      	cmp	r6, #0
 8007626:	d17e      	bne.n	8007726 <_dtoa_r+0x4a6>
 8007628:	2b00      	cmp	r3, #0
 800762a:	d1d0      	bne.n	80075ce <_dtoa_r+0x34e>
 800762c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800762e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007632:	2b00      	cmp	r3, #0
 8007634:	f000 8084 	beq.w	8007740 <_dtoa_r+0x4c0>
 8007638:	4b95      	ldr	r3, [pc, #596]	; (8007890 <_dtoa_r+0x610>)
 800763a:	2200      	movs	r2, #0
 800763c:	4640      	mov	r0, r8
 800763e:	4649      	mov	r1, r9
 8007640:	f7f9 fa54 	bl	8000aec <__aeabi_dcmplt>
 8007644:	2800      	cmp	r0, #0
 8007646:	d07b      	beq.n	8007740 <_dtoa_r+0x4c0>
 8007648:	9b04      	ldr	r3, [sp, #16]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d078      	beq.n	8007740 <_dtoa_r+0x4c0>
 800764e:	9b01      	ldr	r3, [sp, #4]
 8007650:	2b00      	cmp	r3, #0
 8007652:	dd39      	ble.n	80076c8 <_dtoa_r+0x448>
 8007654:	4b8f      	ldr	r3, [pc, #572]	; (8007894 <_dtoa_r+0x614>)
 8007656:	2200      	movs	r2, #0
 8007658:	4640      	mov	r0, r8
 800765a:	4649      	mov	r1, r9
 800765c:	f7f8 ffd4 	bl	8000608 <__aeabi_dmul>
 8007660:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007664:	9e01      	ldr	r6, [sp, #4]
 8007666:	f10b 37ff 	add.w	r7, fp, #4294967295
 800766a:	3501      	adds	r5, #1
 800766c:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007670:	4628      	mov	r0, r5
 8007672:	f7f8 ff5f 	bl	8000534 <__aeabi_i2d>
 8007676:	4642      	mov	r2, r8
 8007678:	464b      	mov	r3, r9
 800767a:	f7f8 ffc5 	bl	8000608 <__aeabi_dmul>
 800767e:	4b86      	ldr	r3, [pc, #536]	; (8007898 <_dtoa_r+0x618>)
 8007680:	2200      	movs	r2, #0
 8007682:	f7f8 fe0b 	bl	800029c <__adddf3>
 8007686:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800768a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800768e:	9303      	str	r3, [sp, #12]
 8007690:	2e00      	cmp	r6, #0
 8007692:	d158      	bne.n	8007746 <_dtoa_r+0x4c6>
 8007694:	4b81      	ldr	r3, [pc, #516]	; (800789c <_dtoa_r+0x61c>)
 8007696:	2200      	movs	r2, #0
 8007698:	4640      	mov	r0, r8
 800769a:	4649      	mov	r1, r9
 800769c:	f7f8 fdfc 	bl	8000298 <__aeabi_dsub>
 80076a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80076a4:	4680      	mov	r8, r0
 80076a6:	4689      	mov	r9, r1
 80076a8:	f7f9 fa3e 	bl	8000b28 <__aeabi_dcmpgt>
 80076ac:	2800      	cmp	r0, #0
 80076ae:	f040 8295 	bne.w	8007bdc <_dtoa_r+0x95c>
 80076b2:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80076b6:	4640      	mov	r0, r8
 80076b8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80076bc:	4649      	mov	r1, r9
 80076be:	f7f9 fa15 	bl	8000aec <__aeabi_dcmplt>
 80076c2:	2800      	cmp	r0, #0
 80076c4:	f040 8288 	bne.w	8007bd8 <_dtoa_r+0x958>
 80076c8:	ed8d 8b02 	vstr	d8, [sp, #8]
 80076cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	f2c0 814d 	blt.w	800796e <_dtoa_r+0x6ee>
 80076d4:	f1bb 0f0e 	cmp.w	fp, #14
 80076d8:	f300 8149 	bgt.w	800796e <_dtoa_r+0x6ee>
 80076dc:	4b6a      	ldr	r3, [pc, #424]	; (8007888 <_dtoa_r+0x608>)
 80076de:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80076e2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80076e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	f280 80db 	bge.w	80078a4 <_dtoa_r+0x624>
 80076ee:	9b04      	ldr	r3, [sp, #16]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	f300 80d7 	bgt.w	80078a4 <_dtoa_r+0x624>
 80076f6:	f040 826e 	bne.w	8007bd6 <_dtoa_r+0x956>
 80076fa:	4b68      	ldr	r3, [pc, #416]	; (800789c <_dtoa_r+0x61c>)
 80076fc:	2200      	movs	r2, #0
 80076fe:	4640      	mov	r0, r8
 8007700:	4649      	mov	r1, r9
 8007702:	f7f8 ff81 	bl	8000608 <__aeabi_dmul>
 8007706:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800770a:	f7f9 fa03 	bl	8000b14 <__aeabi_dcmpge>
 800770e:	9e04      	ldr	r6, [sp, #16]
 8007710:	4637      	mov	r7, r6
 8007712:	2800      	cmp	r0, #0
 8007714:	f040 8244 	bne.w	8007ba0 <_dtoa_r+0x920>
 8007718:	9d00      	ldr	r5, [sp, #0]
 800771a:	2331      	movs	r3, #49	; 0x31
 800771c:	f805 3b01 	strb.w	r3, [r5], #1
 8007720:	f10b 0b01 	add.w	fp, fp, #1
 8007724:	e240      	b.n	8007ba8 <_dtoa_r+0x928>
 8007726:	07f2      	lsls	r2, r6, #31
 8007728:	d505      	bpl.n	8007736 <_dtoa_r+0x4b6>
 800772a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800772e:	f7f8 ff6b 	bl	8000608 <__aeabi_dmul>
 8007732:	3501      	adds	r5, #1
 8007734:	2301      	movs	r3, #1
 8007736:	1076      	asrs	r6, r6, #1
 8007738:	3708      	adds	r7, #8
 800773a:	e773      	b.n	8007624 <_dtoa_r+0x3a4>
 800773c:	2502      	movs	r5, #2
 800773e:	e775      	b.n	800762c <_dtoa_r+0x3ac>
 8007740:	9e04      	ldr	r6, [sp, #16]
 8007742:	465f      	mov	r7, fp
 8007744:	e792      	b.n	800766c <_dtoa_r+0x3ec>
 8007746:	9900      	ldr	r1, [sp, #0]
 8007748:	4b4f      	ldr	r3, [pc, #316]	; (8007888 <_dtoa_r+0x608>)
 800774a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800774e:	4431      	add	r1, r6
 8007750:	9102      	str	r1, [sp, #8]
 8007752:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007754:	eeb0 9a47 	vmov.f32	s18, s14
 8007758:	eef0 9a67 	vmov.f32	s19, s15
 800775c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007760:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007764:	2900      	cmp	r1, #0
 8007766:	d044      	beq.n	80077f2 <_dtoa_r+0x572>
 8007768:	494d      	ldr	r1, [pc, #308]	; (80078a0 <_dtoa_r+0x620>)
 800776a:	2000      	movs	r0, #0
 800776c:	f7f9 f876 	bl	800085c <__aeabi_ddiv>
 8007770:	ec53 2b19 	vmov	r2, r3, d9
 8007774:	f7f8 fd90 	bl	8000298 <__aeabi_dsub>
 8007778:	9d00      	ldr	r5, [sp, #0]
 800777a:	ec41 0b19 	vmov	d9, r0, r1
 800777e:	4649      	mov	r1, r9
 8007780:	4640      	mov	r0, r8
 8007782:	f7f9 f9f1 	bl	8000b68 <__aeabi_d2iz>
 8007786:	4606      	mov	r6, r0
 8007788:	f7f8 fed4 	bl	8000534 <__aeabi_i2d>
 800778c:	4602      	mov	r2, r0
 800778e:	460b      	mov	r3, r1
 8007790:	4640      	mov	r0, r8
 8007792:	4649      	mov	r1, r9
 8007794:	f7f8 fd80 	bl	8000298 <__aeabi_dsub>
 8007798:	3630      	adds	r6, #48	; 0x30
 800779a:	f805 6b01 	strb.w	r6, [r5], #1
 800779e:	ec53 2b19 	vmov	r2, r3, d9
 80077a2:	4680      	mov	r8, r0
 80077a4:	4689      	mov	r9, r1
 80077a6:	f7f9 f9a1 	bl	8000aec <__aeabi_dcmplt>
 80077aa:	2800      	cmp	r0, #0
 80077ac:	d164      	bne.n	8007878 <_dtoa_r+0x5f8>
 80077ae:	4642      	mov	r2, r8
 80077b0:	464b      	mov	r3, r9
 80077b2:	4937      	ldr	r1, [pc, #220]	; (8007890 <_dtoa_r+0x610>)
 80077b4:	2000      	movs	r0, #0
 80077b6:	f7f8 fd6f 	bl	8000298 <__aeabi_dsub>
 80077ba:	ec53 2b19 	vmov	r2, r3, d9
 80077be:	f7f9 f995 	bl	8000aec <__aeabi_dcmplt>
 80077c2:	2800      	cmp	r0, #0
 80077c4:	f040 80b5 	bne.w	8007932 <_dtoa_r+0x6b2>
 80077c8:	9b02      	ldr	r3, [sp, #8]
 80077ca:	429d      	cmp	r5, r3
 80077cc:	f43f af7c 	beq.w	80076c8 <_dtoa_r+0x448>
 80077d0:	4b30      	ldr	r3, [pc, #192]	; (8007894 <_dtoa_r+0x614>)
 80077d2:	ec51 0b19 	vmov	r0, r1, d9
 80077d6:	2200      	movs	r2, #0
 80077d8:	f7f8 ff16 	bl	8000608 <__aeabi_dmul>
 80077dc:	4b2d      	ldr	r3, [pc, #180]	; (8007894 <_dtoa_r+0x614>)
 80077de:	ec41 0b19 	vmov	d9, r0, r1
 80077e2:	2200      	movs	r2, #0
 80077e4:	4640      	mov	r0, r8
 80077e6:	4649      	mov	r1, r9
 80077e8:	f7f8 ff0e 	bl	8000608 <__aeabi_dmul>
 80077ec:	4680      	mov	r8, r0
 80077ee:	4689      	mov	r9, r1
 80077f0:	e7c5      	b.n	800777e <_dtoa_r+0x4fe>
 80077f2:	ec51 0b17 	vmov	r0, r1, d7
 80077f6:	f7f8 ff07 	bl	8000608 <__aeabi_dmul>
 80077fa:	9b02      	ldr	r3, [sp, #8]
 80077fc:	9d00      	ldr	r5, [sp, #0]
 80077fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8007800:	ec41 0b19 	vmov	d9, r0, r1
 8007804:	4649      	mov	r1, r9
 8007806:	4640      	mov	r0, r8
 8007808:	f7f9 f9ae 	bl	8000b68 <__aeabi_d2iz>
 800780c:	4606      	mov	r6, r0
 800780e:	f7f8 fe91 	bl	8000534 <__aeabi_i2d>
 8007812:	3630      	adds	r6, #48	; 0x30
 8007814:	4602      	mov	r2, r0
 8007816:	460b      	mov	r3, r1
 8007818:	4640      	mov	r0, r8
 800781a:	4649      	mov	r1, r9
 800781c:	f7f8 fd3c 	bl	8000298 <__aeabi_dsub>
 8007820:	f805 6b01 	strb.w	r6, [r5], #1
 8007824:	9b02      	ldr	r3, [sp, #8]
 8007826:	429d      	cmp	r5, r3
 8007828:	4680      	mov	r8, r0
 800782a:	4689      	mov	r9, r1
 800782c:	f04f 0200 	mov.w	r2, #0
 8007830:	d124      	bne.n	800787c <_dtoa_r+0x5fc>
 8007832:	4b1b      	ldr	r3, [pc, #108]	; (80078a0 <_dtoa_r+0x620>)
 8007834:	ec51 0b19 	vmov	r0, r1, d9
 8007838:	f7f8 fd30 	bl	800029c <__adddf3>
 800783c:	4602      	mov	r2, r0
 800783e:	460b      	mov	r3, r1
 8007840:	4640      	mov	r0, r8
 8007842:	4649      	mov	r1, r9
 8007844:	f7f9 f970 	bl	8000b28 <__aeabi_dcmpgt>
 8007848:	2800      	cmp	r0, #0
 800784a:	d172      	bne.n	8007932 <_dtoa_r+0x6b2>
 800784c:	ec53 2b19 	vmov	r2, r3, d9
 8007850:	4913      	ldr	r1, [pc, #76]	; (80078a0 <_dtoa_r+0x620>)
 8007852:	2000      	movs	r0, #0
 8007854:	f7f8 fd20 	bl	8000298 <__aeabi_dsub>
 8007858:	4602      	mov	r2, r0
 800785a:	460b      	mov	r3, r1
 800785c:	4640      	mov	r0, r8
 800785e:	4649      	mov	r1, r9
 8007860:	f7f9 f944 	bl	8000aec <__aeabi_dcmplt>
 8007864:	2800      	cmp	r0, #0
 8007866:	f43f af2f 	beq.w	80076c8 <_dtoa_r+0x448>
 800786a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800786c:	1e6b      	subs	r3, r5, #1
 800786e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007870:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007874:	2b30      	cmp	r3, #48	; 0x30
 8007876:	d0f8      	beq.n	800786a <_dtoa_r+0x5ea>
 8007878:	46bb      	mov	fp, r7
 800787a:	e049      	b.n	8007910 <_dtoa_r+0x690>
 800787c:	4b05      	ldr	r3, [pc, #20]	; (8007894 <_dtoa_r+0x614>)
 800787e:	f7f8 fec3 	bl	8000608 <__aeabi_dmul>
 8007882:	4680      	mov	r8, r0
 8007884:	4689      	mov	r9, r1
 8007886:	e7bd      	b.n	8007804 <_dtoa_r+0x584>
 8007888:	08008d50 	.word	0x08008d50
 800788c:	08008d28 	.word	0x08008d28
 8007890:	3ff00000 	.word	0x3ff00000
 8007894:	40240000 	.word	0x40240000
 8007898:	401c0000 	.word	0x401c0000
 800789c:	40140000 	.word	0x40140000
 80078a0:	3fe00000 	.word	0x3fe00000
 80078a4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80078a8:	9d00      	ldr	r5, [sp, #0]
 80078aa:	4642      	mov	r2, r8
 80078ac:	464b      	mov	r3, r9
 80078ae:	4630      	mov	r0, r6
 80078b0:	4639      	mov	r1, r7
 80078b2:	f7f8 ffd3 	bl	800085c <__aeabi_ddiv>
 80078b6:	f7f9 f957 	bl	8000b68 <__aeabi_d2iz>
 80078ba:	9001      	str	r0, [sp, #4]
 80078bc:	f7f8 fe3a 	bl	8000534 <__aeabi_i2d>
 80078c0:	4642      	mov	r2, r8
 80078c2:	464b      	mov	r3, r9
 80078c4:	f7f8 fea0 	bl	8000608 <__aeabi_dmul>
 80078c8:	4602      	mov	r2, r0
 80078ca:	460b      	mov	r3, r1
 80078cc:	4630      	mov	r0, r6
 80078ce:	4639      	mov	r1, r7
 80078d0:	f7f8 fce2 	bl	8000298 <__aeabi_dsub>
 80078d4:	9e01      	ldr	r6, [sp, #4]
 80078d6:	9f04      	ldr	r7, [sp, #16]
 80078d8:	3630      	adds	r6, #48	; 0x30
 80078da:	f805 6b01 	strb.w	r6, [r5], #1
 80078de:	9e00      	ldr	r6, [sp, #0]
 80078e0:	1bae      	subs	r6, r5, r6
 80078e2:	42b7      	cmp	r7, r6
 80078e4:	4602      	mov	r2, r0
 80078e6:	460b      	mov	r3, r1
 80078e8:	d134      	bne.n	8007954 <_dtoa_r+0x6d4>
 80078ea:	f7f8 fcd7 	bl	800029c <__adddf3>
 80078ee:	4642      	mov	r2, r8
 80078f0:	464b      	mov	r3, r9
 80078f2:	4606      	mov	r6, r0
 80078f4:	460f      	mov	r7, r1
 80078f6:	f7f9 f917 	bl	8000b28 <__aeabi_dcmpgt>
 80078fa:	b9c8      	cbnz	r0, 8007930 <_dtoa_r+0x6b0>
 80078fc:	4642      	mov	r2, r8
 80078fe:	464b      	mov	r3, r9
 8007900:	4630      	mov	r0, r6
 8007902:	4639      	mov	r1, r7
 8007904:	f7f9 f8e8 	bl	8000ad8 <__aeabi_dcmpeq>
 8007908:	b110      	cbz	r0, 8007910 <_dtoa_r+0x690>
 800790a:	9b01      	ldr	r3, [sp, #4]
 800790c:	07db      	lsls	r3, r3, #31
 800790e:	d40f      	bmi.n	8007930 <_dtoa_r+0x6b0>
 8007910:	4651      	mov	r1, sl
 8007912:	4620      	mov	r0, r4
 8007914:	f000 fac1 	bl	8007e9a <_Bfree>
 8007918:	2300      	movs	r3, #0
 800791a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800791c:	702b      	strb	r3, [r5, #0]
 800791e:	f10b 0301 	add.w	r3, fp, #1
 8007922:	6013      	str	r3, [r2, #0]
 8007924:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007926:	2b00      	cmp	r3, #0
 8007928:	f43f ace5 	beq.w	80072f6 <_dtoa_r+0x76>
 800792c:	601d      	str	r5, [r3, #0]
 800792e:	e4e2      	b.n	80072f6 <_dtoa_r+0x76>
 8007930:	465f      	mov	r7, fp
 8007932:	462b      	mov	r3, r5
 8007934:	461d      	mov	r5, r3
 8007936:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800793a:	2a39      	cmp	r2, #57	; 0x39
 800793c:	d106      	bne.n	800794c <_dtoa_r+0x6cc>
 800793e:	9a00      	ldr	r2, [sp, #0]
 8007940:	429a      	cmp	r2, r3
 8007942:	d1f7      	bne.n	8007934 <_dtoa_r+0x6b4>
 8007944:	9900      	ldr	r1, [sp, #0]
 8007946:	2230      	movs	r2, #48	; 0x30
 8007948:	3701      	adds	r7, #1
 800794a:	700a      	strb	r2, [r1, #0]
 800794c:	781a      	ldrb	r2, [r3, #0]
 800794e:	3201      	adds	r2, #1
 8007950:	701a      	strb	r2, [r3, #0]
 8007952:	e791      	b.n	8007878 <_dtoa_r+0x5f8>
 8007954:	4ba3      	ldr	r3, [pc, #652]	; (8007be4 <_dtoa_r+0x964>)
 8007956:	2200      	movs	r2, #0
 8007958:	f7f8 fe56 	bl	8000608 <__aeabi_dmul>
 800795c:	2200      	movs	r2, #0
 800795e:	2300      	movs	r3, #0
 8007960:	4606      	mov	r6, r0
 8007962:	460f      	mov	r7, r1
 8007964:	f7f9 f8b8 	bl	8000ad8 <__aeabi_dcmpeq>
 8007968:	2800      	cmp	r0, #0
 800796a:	d09e      	beq.n	80078aa <_dtoa_r+0x62a>
 800796c:	e7d0      	b.n	8007910 <_dtoa_r+0x690>
 800796e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007970:	2a00      	cmp	r2, #0
 8007972:	f000 80ca 	beq.w	8007b0a <_dtoa_r+0x88a>
 8007976:	9a07      	ldr	r2, [sp, #28]
 8007978:	2a01      	cmp	r2, #1
 800797a:	f300 80ad 	bgt.w	8007ad8 <_dtoa_r+0x858>
 800797e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007980:	2a00      	cmp	r2, #0
 8007982:	f000 80a5 	beq.w	8007ad0 <_dtoa_r+0x850>
 8007986:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800798a:	9e08      	ldr	r6, [sp, #32]
 800798c:	9d05      	ldr	r5, [sp, #20]
 800798e:	9a05      	ldr	r2, [sp, #20]
 8007990:	441a      	add	r2, r3
 8007992:	9205      	str	r2, [sp, #20]
 8007994:	9a06      	ldr	r2, [sp, #24]
 8007996:	2101      	movs	r1, #1
 8007998:	441a      	add	r2, r3
 800799a:	4620      	mov	r0, r4
 800799c:	9206      	str	r2, [sp, #24]
 800799e:	f000 fb19 	bl	8007fd4 <__i2b>
 80079a2:	4607      	mov	r7, r0
 80079a4:	b165      	cbz	r5, 80079c0 <_dtoa_r+0x740>
 80079a6:	9b06      	ldr	r3, [sp, #24]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	dd09      	ble.n	80079c0 <_dtoa_r+0x740>
 80079ac:	42ab      	cmp	r3, r5
 80079ae:	9a05      	ldr	r2, [sp, #20]
 80079b0:	bfa8      	it	ge
 80079b2:	462b      	movge	r3, r5
 80079b4:	1ad2      	subs	r2, r2, r3
 80079b6:	9205      	str	r2, [sp, #20]
 80079b8:	9a06      	ldr	r2, [sp, #24]
 80079ba:	1aed      	subs	r5, r5, r3
 80079bc:	1ad3      	subs	r3, r2, r3
 80079be:	9306      	str	r3, [sp, #24]
 80079c0:	9b08      	ldr	r3, [sp, #32]
 80079c2:	b1f3      	cbz	r3, 8007a02 <_dtoa_r+0x782>
 80079c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	f000 80a3 	beq.w	8007b12 <_dtoa_r+0x892>
 80079cc:	2e00      	cmp	r6, #0
 80079ce:	dd10      	ble.n	80079f2 <_dtoa_r+0x772>
 80079d0:	4639      	mov	r1, r7
 80079d2:	4632      	mov	r2, r6
 80079d4:	4620      	mov	r0, r4
 80079d6:	f000 fbbd 	bl	8008154 <__pow5mult>
 80079da:	4652      	mov	r2, sl
 80079dc:	4601      	mov	r1, r0
 80079de:	4607      	mov	r7, r0
 80079e0:	4620      	mov	r0, r4
 80079e2:	f000 fb0d 	bl	8008000 <__multiply>
 80079e6:	4651      	mov	r1, sl
 80079e8:	4680      	mov	r8, r0
 80079ea:	4620      	mov	r0, r4
 80079ec:	f000 fa55 	bl	8007e9a <_Bfree>
 80079f0:	46c2      	mov	sl, r8
 80079f2:	9b08      	ldr	r3, [sp, #32]
 80079f4:	1b9a      	subs	r2, r3, r6
 80079f6:	d004      	beq.n	8007a02 <_dtoa_r+0x782>
 80079f8:	4651      	mov	r1, sl
 80079fa:	4620      	mov	r0, r4
 80079fc:	f000 fbaa 	bl	8008154 <__pow5mult>
 8007a00:	4682      	mov	sl, r0
 8007a02:	2101      	movs	r1, #1
 8007a04:	4620      	mov	r0, r4
 8007a06:	f000 fae5 	bl	8007fd4 <__i2b>
 8007a0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	4606      	mov	r6, r0
 8007a10:	f340 8081 	ble.w	8007b16 <_dtoa_r+0x896>
 8007a14:	461a      	mov	r2, r3
 8007a16:	4601      	mov	r1, r0
 8007a18:	4620      	mov	r0, r4
 8007a1a:	f000 fb9b 	bl	8008154 <__pow5mult>
 8007a1e:	9b07      	ldr	r3, [sp, #28]
 8007a20:	2b01      	cmp	r3, #1
 8007a22:	4606      	mov	r6, r0
 8007a24:	dd7a      	ble.n	8007b1c <_dtoa_r+0x89c>
 8007a26:	f04f 0800 	mov.w	r8, #0
 8007a2a:	6933      	ldr	r3, [r6, #16]
 8007a2c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007a30:	6918      	ldr	r0, [r3, #16]
 8007a32:	f000 fa81 	bl	8007f38 <__hi0bits>
 8007a36:	f1c0 0020 	rsb	r0, r0, #32
 8007a3a:	9b06      	ldr	r3, [sp, #24]
 8007a3c:	4418      	add	r0, r3
 8007a3e:	f010 001f 	ands.w	r0, r0, #31
 8007a42:	f000 8094 	beq.w	8007b6e <_dtoa_r+0x8ee>
 8007a46:	f1c0 0320 	rsb	r3, r0, #32
 8007a4a:	2b04      	cmp	r3, #4
 8007a4c:	f340 8085 	ble.w	8007b5a <_dtoa_r+0x8da>
 8007a50:	9b05      	ldr	r3, [sp, #20]
 8007a52:	f1c0 001c 	rsb	r0, r0, #28
 8007a56:	4403      	add	r3, r0
 8007a58:	9305      	str	r3, [sp, #20]
 8007a5a:	9b06      	ldr	r3, [sp, #24]
 8007a5c:	4403      	add	r3, r0
 8007a5e:	4405      	add	r5, r0
 8007a60:	9306      	str	r3, [sp, #24]
 8007a62:	9b05      	ldr	r3, [sp, #20]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	dd05      	ble.n	8007a74 <_dtoa_r+0x7f4>
 8007a68:	4651      	mov	r1, sl
 8007a6a:	461a      	mov	r2, r3
 8007a6c:	4620      	mov	r0, r4
 8007a6e:	f000 fbb1 	bl	80081d4 <__lshift>
 8007a72:	4682      	mov	sl, r0
 8007a74:	9b06      	ldr	r3, [sp, #24]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	dd05      	ble.n	8007a86 <_dtoa_r+0x806>
 8007a7a:	4631      	mov	r1, r6
 8007a7c:	461a      	mov	r2, r3
 8007a7e:	4620      	mov	r0, r4
 8007a80:	f000 fba8 	bl	80081d4 <__lshift>
 8007a84:	4606      	mov	r6, r0
 8007a86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d072      	beq.n	8007b72 <_dtoa_r+0x8f2>
 8007a8c:	4631      	mov	r1, r6
 8007a8e:	4650      	mov	r0, sl
 8007a90:	f000 fc0c 	bl	80082ac <__mcmp>
 8007a94:	2800      	cmp	r0, #0
 8007a96:	da6c      	bge.n	8007b72 <_dtoa_r+0x8f2>
 8007a98:	2300      	movs	r3, #0
 8007a9a:	4651      	mov	r1, sl
 8007a9c:	220a      	movs	r2, #10
 8007a9e:	4620      	mov	r0, r4
 8007aa0:	f000 fa04 	bl	8007eac <__multadd>
 8007aa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007aa6:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007aaa:	4682      	mov	sl, r0
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	f000 81af 	beq.w	8007e10 <_dtoa_r+0xb90>
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	4639      	mov	r1, r7
 8007ab6:	220a      	movs	r2, #10
 8007ab8:	4620      	mov	r0, r4
 8007aba:	f000 f9f7 	bl	8007eac <__multadd>
 8007abe:	9b01      	ldr	r3, [sp, #4]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	4607      	mov	r7, r0
 8007ac4:	f300 8096 	bgt.w	8007bf4 <_dtoa_r+0x974>
 8007ac8:	9b07      	ldr	r3, [sp, #28]
 8007aca:	2b02      	cmp	r3, #2
 8007acc:	dc59      	bgt.n	8007b82 <_dtoa_r+0x902>
 8007ace:	e091      	b.n	8007bf4 <_dtoa_r+0x974>
 8007ad0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007ad2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007ad6:	e758      	b.n	800798a <_dtoa_r+0x70a>
 8007ad8:	9b04      	ldr	r3, [sp, #16]
 8007ada:	1e5e      	subs	r6, r3, #1
 8007adc:	9b08      	ldr	r3, [sp, #32]
 8007ade:	42b3      	cmp	r3, r6
 8007ae0:	bfbf      	itttt	lt
 8007ae2:	9b08      	ldrlt	r3, [sp, #32]
 8007ae4:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007ae6:	9608      	strlt	r6, [sp, #32]
 8007ae8:	1af3      	sublt	r3, r6, r3
 8007aea:	bfb4      	ite	lt
 8007aec:	18d2      	addlt	r2, r2, r3
 8007aee:	1b9e      	subge	r6, r3, r6
 8007af0:	9b04      	ldr	r3, [sp, #16]
 8007af2:	bfbc      	itt	lt
 8007af4:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007af6:	2600      	movlt	r6, #0
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	bfb7      	itett	lt
 8007afc:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007b00:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007b04:	1a9d      	sublt	r5, r3, r2
 8007b06:	2300      	movlt	r3, #0
 8007b08:	e741      	b.n	800798e <_dtoa_r+0x70e>
 8007b0a:	9e08      	ldr	r6, [sp, #32]
 8007b0c:	9d05      	ldr	r5, [sp, #20]
 8007b0e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007b10:	e748      	b.n	80079a4 <_dtoa_r+0x724>
 8007b12:	9a08      	ldr	r2, [sp, #32]
 8007b14:	e770      	b.n	80079f8 <_dtoa_r+0x778>
 8007b16:	9b07      	ldr	r3, [sp, #28]
 8007b18:	2b01      	cmp	r3, #1
 8007b1a:	dc19      	bgt.n	8007b50 <_dtoa_r+0x8d0>
 8007b1c:	9b02      	ldr	r3, [sp, #8]
 8007b1e:	b9bb      	cbnz	r3, 8007b50 <_dtoa_r+0x8d0>
 8007b20:	9b03      	ldr	r3, [sp, #12]
 8007b22:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b26:	b99b      	cbnz	r3, 8007b50 <_dtoa_r+0x8d0>
 8007b28:	9b03      	ldr	r3, [sp, #12]
 8007b2a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007b2e:	0d1b      	lsrs	r3, r3, #20
 8007b30:	051b      	lsls	r3, r3, #20
 8007b32:	b183      	cbz	r3, 8007b56 <_dtoa_r+0x8d6>
 8007b34:	9b05      	ldr	r3, [sp, #20]
 8007b36:	3301      	adds	r3, #1
 8007b38:	9305      	str	r3, [sp, #20]
 8007b3a:	9b06      	ldr	r3, [sp, #24]
 8007b3c:	3301      	adds	r3, #1
 8007b3e:	9306      	str	r3, [sp, #24]
 8007b40:	f04f 0801 	mov.w	r8, #1
 8007b44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	f47f af6f 	bne.w	8007a2a <_dtoa_r+0x7aa>
 8007b4c:	2001      	movs	r0, #1
 8007b4e:	e774      	b.n	8007a3a <_dtoa_r+0x7ba>
 8007b50:	f04f 0800 	mov.w	r8, #0
 8007b54:	e7f6      	b.n	8007b44 <_dtoa_r+0x8c4>
 8007b56:	4698      	mov	r8, r3
 8007b58:	e7f4      	b.n	8007b44 <_dtoa_r+0x8c4>
 8007b5a:	d082      	beq.n	8007a62 <_dtoa_r+0x7e2>
 8007b5c:	9a05      	ldr	r2, [sp, #20]
 8007b5e:	331c      	adds	r3, #28
 8007b60:	441a      	add	r2, r3
 8007b62:	9205      	str	r2, [sp, #20]
 8007b64:	9a06      	ldr	r2, [sp, #24]
 8007b66:	441a      	add	r2, r3
 8007b68:	441d      	add	r5, r3
 8007b6a:	9206      	str	r2, [sp, #24]
 8007b6c:	e779      	b.n	8007a62 <_dtoa_r+0x7e2>
 8007b6e:	4603      	mov	r3, r0
 8007b70:	e7f4      	b.n	8007b5c <_dtoa_r+0x8dc>
 8007b72:	9b04      	ldr	r3, [sp, #16]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	dc37      	bgt.n	8007be8 <_dtoa_r+0x968>
 8007b78:	9b07      	ldr	r3, [sp, #28]
 8007b7a:	2b02      	cmp	r3, #2
 8007b7c:	dd34      	ble.n	8007be8 <_dtoa_r+0x968>
 8007b7e:	9b04      	ldr	r3, [sp, #16]
 8007b80:	9301      	str	r3, [sp, #4]
 8007b82:	9b01      	ldr	r3, [sp, #4]
 8007b84:	b963      	cbnz	r3, 8007ba0 <_dtoa_r+0x920>
 8007b86:	4631      	mov	r1, r6
 8007b88:	2205      	movs	r2, #5
 8007b8a:	4620      	mov	r0, r4
 8007b8c:	f000 f98e 	bl	8007eac <__multadd>
 8007b90:	4601      	mov	r1, r0
 8007b92:	4606      	mov	r6, r0
 8007b94:	4650      	mov	r0, sl
 8007b96:	f000 fb89 	bl	80082ac <__mcmp>
 8007b9a:	2800      	cmp	r0, #0
 8007b9c:	f73f adbc 	bgt.w	8007718 <_dtoa_r+0x498>
 8007ba0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ba2:	9d00      	ldr	r5, [sp, #0]
 8007ba4:	ea6f 0b03 	mvn.w	fp, r3
 8007ba8:	f04f 0800 	mov.w	r8, #0
 8007bac:	4631      	mov	r1, r6
 8007bae:	4620      	mov	r0, r4
 8007bb0:	f000 f973 	bl	8007e9a <_Bfree>
 8007bb4:	2f00      	cmp	r7, #0
 8007bb6:	f43f aeab 	beq.w	8007910 <_dtoa_r+0x690>
 8007bba:	f1b8 0f00 	cmp.w	r8, #0
 8007bbe:	d005      	beq.n	8007bcc <_dtoa_r+0x94c>
 8007bc0:	45b8      	cmp	r8, r7
 8007bc2:	d003      	beq.n	8007bcc <_dtoa_r+0x94c>
 8007bc4:	4641      	mov	r1, r8
 8007bc6:	4620      	mov	r0, r4
 8007bc8:	f000 f967 	bl	8007e9a <_Bfree>
 8007bcc:	4639      	mov	r1, r7
 8007bce:	4620      	mov	r0, r4
 8007bd0:	f000 f963 	bl	8007e9a <_Bfree>
 8007bd4:	e69c      	b.n	8007910 <_dtoa_r+0x690>
 8007bd6:	2600      	movs	r6, #0
 8007bd8:	4637      	mov	r7, r6
 8007bda:	e7e1      	b.n	8007ba0 <_dtoa_r+0x920>
 8007bdc:	46bb      	mov	fp, r7
 8007bde:	4637      	mov	r7, r6
 8007be0:	e59a      	b.n	8007718 <_dtoa_r+0x498>
 8007be2:	bf00      	nop
 8007be4:	40240000 	.word	0x40240000
 8007be8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	f000 80c7 	beq.w	8007d7e <_dtoa_r+0xafe>
 8007bf0:	9b04      	ldr	r3, [sp, #16]
 8007bf2:	9301      	str	r3, [sp, #4]
 8007bf4:	2d00      	cmp	r5, #0
 8007bf6:	dd05      	ble.n	8007c04 <_dtoa_r+0x984>
 8007bf8:	4639      	mov	r1, r7
 8007bfa:	462a      	mov	r2, r5
 8007bfc:	4620      	mov	r0, r4
 8007bfe:	f000 fae9 	bl	80081d4 <__lshift>
 8007c02:	4607      	mov	r7, r0
 8007c04:	f1b8 0f00 	cmp.w	r8, #0
 8007c08:	d05a      	beq.n	8007cc0 <_dtoa_r+0xa40>
 8007c0a:	6879      	ldr	r1, [r7, #4]
 8007c0c:	4620      	mov	r0, r4
 8007c0e:	f000 f91f 	bl	8007e50 <_Balloc>
 8007c12:	4605      	mov	r5, r0
 8007c14:	b920      	cbnz	r0, 8007c20 <_dtoa_r+0x9a0>
 8007c16:	4b82      	ldr	r3, [pc, #520]	; (8007e20 <_dtoa_r+0xba0>)
 8007c18:	4602      	mov	r2, r0
 8007c1a:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007c1e:	e470      	b.n	8007502 <_dtoa_r+0x282>
 8007c20:	693a      	ldr	r2, [r7, #16]
 8007c22:	3202      	adds	r2, #2
 8007c24:	0092      	lsls	r2, r2, #2
 8007c26:	f107 010c 	add.w	r1, r7, #12
 8007c2a:	300c      	adds	r0, #12
 8007c2c:	f7ff fa18 	bl	8007060 <memcpy>
 8007c30:	2201      	movs	r2, #1
 8007c32:	4629      	mov	r1, r5
 8007c34:	4620      	mov	r0, r4
 8007c36:	f000 facd 	bl	80081d4 <__lshift>
 8007c3a:	9b00      	ldr	r3, [sp, #0]
 8007c3c:	3301      	adds	r3, #1
 8007c3e:	9304      	str	r3, [sp, #16]
 8007c40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c44:	4413      	add	r3, r2
 8007c46:	9308      	str	r3, [sp, #32]
 8007c48:	9b02      	ldr	r3, [sp, #8]
 8007c4a:	f003 0301 	and.w	r3, r3, #1
 8007c4e:	46b8      	mov	r8, r7
 8007c50:	9306      	str	r3, [sp, #24]
 8007c52:	4607      	mov	r7, r0
 8007c54:	9b04      	ldr	r3, [sp, #16]
 8007c56:	4631      	mov	r1, r6
 8007c58:	3b01      	subs	r3, #1
 8007c5a:	4650      	mov	r0, sl
 8007c5c:	9301      	str	r3, [sp, #4]
 8007c5e:	f7ff fa85 	bl	800716c <quorem>
 8007c62:	4641      	mov	r1, r8
 8007c64:	9002      	str	r0, [sp, #8]
 8007c66:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007c6a:	4650      	mov	r0, sl
 8007c6c:	f000 fb1e 	bl	80082ac <__mcmp>
 8007c70:	463a      	mov	r2, r7
 8007c72:	9005      	str	r0, [sp, #20]
 8007c74:	4631      	mov	r1, r6
 8007c76:	4620      	mov	r0, r4
 8007c78:	f000 fb34 	bl	80082e4 <__mdiff>
 8007c7c:	68c2      	ldr	r2, [r0, #12]
 8007c7e:	4605      	mov	r5, r0
 8007c80:	bb02      	cbnz	r2, 8007cc4 <_dtoa_r+0xa44>
 8007c82:	4601      	mov	r1, r0
 8007c84:	4650      	mov	r0, sl
 8007c86:	f000 fb11 	bl	80082ac <__mcmp>
 8007c8a:	4602      	mov	r2, r0
 8007c8c:	4629      	mov	r1, r5
 8007c8e:	4620      	mov	r0, r4
 8007c90:	9209      	str	r2, [sp, #36]	; 0x24
 8007c92:	f000 f902 	bl	8007e9a <_Bfree>
 8007c96:	9b07      	ldr	r3, [sp, #28]
 8007c98:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c9a:	9d04      	ldr	r5, [sp, #16]
 8007c9c:	ea43 0102 	orr.w	r1, r3, r2
 8007ca0:	9b06      	ldr	r3, [sp, #24]
 8007ca2:	4319      	orrs	r1, r3
 8007ca4:	d110      	bne.n	8007cc8 <_dtoa_r+0xa48>
 8007ca6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007caa:	d029      	beq.n	8007d00 <_dtoa_r+0xa80>
 8007cac:	9b05      	ldr	r3, [sp, #20]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	dd02      	ble.n	8007cb8 <_dtoa_r+0xa38>
 8007cb2:	9b02      	ldr	r3, [sp, #8]
 8007cb4:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007cb8:	9b01      	ldr	r3, [sp, #4]
 8007cba:	f883 9000 	strb.w	r9, [r3]
 8007cbe:	e775      	b.n	8007bac <_dtoa_r+0x92c>
 8007cc0:	4638      	mov	r0, r7
 8007cc2:	e7ba      	b.n	8007c3a <_dtoa_r+0x9ba>
 8007cc4:	2201      	movs	r2, #1
 8007cc6:	e7e1      	b.n	8007c8c <_dtoa_r+0xa0c>
 8007cc8:	9b05      	ldr	r3, [sp, #20]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	db04      	blt.n	8007cd8 <_dtoa_r+0xa58>
 8007cce:	9907      	ldr	r1, [sp, #28]
 8007cd0:	430b      	orrs	r3, r1
 8007cd2:	9906      	ldr	r1, [sp, #24]
 8007cd4:	430b      	orrs	r3, r1
 8007cd6:	d120      	bne.n	8007d1a <_dtoa_r+0xa9a>
 8007cd8:	2a00      	cmp	r2, #0
 8007cda:	dded      	ble.n	8007cb8 <_dtoa_r+0xa38>
 8007cdc:	4651      	mov	r1, sl
 8007cde:	2201      	movs	r2, #1
 8007ce0:	4620      	mov	r0, r4
 8007ce2:	f000 fa77 	bl	80081d4 <__lshift>
 8007ce6:	4631      	mov	r1, r6
 8007ce8:	4682      	mov	sl, r0
 8007cea:	f000 fadf 	bl	80082ac <__mcmp>
 8007cee:	2800      	cmp	r0, #0
 8007cf0:	dc03      	bgt.n	8007cfa <_dtoa_r+0xa7a>
 8007cf2:	d1e1      	bne.n	8007cb8 <_dtoa_r+0xa38>
 8007cf4:	f019 0f01 	tst.w	r9, #1
 8007cf8:	d0de      	beq.n	8007cb8 <_dtoa_r+0xa38>
 8007cfa:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007cfe:	d1d8      	bne.n	8007cb2 <_dtoa_r+0xa32>
 8007d00:	9a01      	ldr	r2, [sp, #4]
 8007d02:	2339      	movs	r3, #57	; 0x39
 8007d04:	7013      	strb	r3, [r2, #0]
 8007d06:	462b      	mov	r3, r5
 8007d08:	461d      	mov	r5, r3
 8007d0a:	3b01      	subs	r3, #1
 8007d0c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007d10:	2a39      	cmp	r2, #57	; 0x39
 8007d12:	d06c      	beq.n	8007dee <_dtoa_r+0xb6e>
 8007d14:	3201      	adds	r2, #1
 8007d16:	701a      	strb	r2, [r3, #0]
 8007d18:	e748      	b.n	8007bac <_dtoa_r+0x92c>
 8007d1a:	2a00      	cmp	r2, #0
 8007d1c:	dd07      	ble.n	8007d2e <_dtoa_r+0xaae>
 8007d1e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007d22:	d0ed      	beq.n	8007d00 <_dtoa_r+0xa80>
 8007d24:	9a01      	ldr	r2, [sp, #4]
 8007d26:	f109 0301 	add.w	r3, r9, #1
 8007d2a:	7013      	strb	r3, [r2, #0]
 8007d2c:	e73e      	b.n	8007bac <_dtoa_r+0x92c>
 8007d2e:	9b04      	ldr	r3, [sp, #16]
 8007d30:	9a08      	ldr	r2, [sp, #32]
 8007d32:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d043      	beq.n	8007dc2 <_dtoa_r+0xb42>
 8007d3a:	4651      	mov	r1, sl
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	220a      	movs	r2, #10
 8007d40:	4620      	mov	r0, r4
 8007d42:	f000 f8b3 	bl	8007eac <__multadd>
 8007d46:	45b8      	cmp	r8, r7
 8007d48:	4682      	mov	sl, r0
 8007d4a:	f04f 0300 	mov.w	r3, #0
 8007d4e:	f04f 020a 	mov.w	r2, #10
 8007d52:	4641      	mov	r1, r8
 8007d54:	4620      	mov	r0, r4
 8007d56:	d107      	bne.n	8007d68 <_dtoa_r+0xae8>
 8007d58:	f000 f8a8 	bl	8007eac <__multadd>
 8007d5c:	4680      	mov	r8, r0
 8007d5e:	4607      	mov	r7, r0
 8007d60:	9b04      	ldr	r3, [sp, #16]
 8007d62:	3301      	adds	r3, #1
 8007d64:	9304      	str	r3, [sp, #16]
 8007d66:	e775      	b.n	8007c54 <_dtoa_r+0x9d4>
 8007d68:	f000 f8a0 	bl	8007eac <__multadd>
 8007d6c:	4639      	mov	r1, r7
 8007d6e:	4680      	mov	r8, r0
 8007d70:	2300      	movs	r3, #0
 8007d72:	220a      	movs	r2, #10
 8007d74:	4620      	mov	r0, r4
 8007d76:	f000 f899 	bl	8007eac <__multadd>
 8007d7a:	4607      	mov	r7, r0
 8007d7c:	e7f0      	b.n	8007d60 <_dtoa_r+0xae0>
 8007d7e:	9b04      	ldr	r3, [sp, #16]
 8007d80:	9301      	str	r3, [sp, #4]
 8007d82:	9d00      	ldr	r5, [sp, #0]
 8007d84:	4631      	mov	r1, r6
 8007d86:	4650      	mov	r0, sl
 8007d88:	f7ff f9f0 	bl	800716c <quorem>
 8007d8c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007d90:	9b00      	ldr	r3, [sp, #0]
 8007d92:	f805 9b01 	strb.w	r9, [r5], #1
 8007d96:	1aea      	subs	r2, r5, r3
 8007d98:	9b01      	ldr	r3, [sp, #4]
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	dd07      	ble.n	8007dae <_dtoa_r+0xb2e>
 8007d9e:	4651      	mov	r1, sl
 8007da0:	2300      	movs	r3, #0
 8007da2:	220a      	movs	r2, #10
 8007da4:	4620      	mov	r0, r4
 8007da6:	f000 f881 	bl	8007eac <__multadd>
 8007daa:	4682      	mov	sl, r0
 8007dac:	e7ea      	b.n	8007d84 <_dtoa_r+0xb04>
 8007dae:	9b01      	ldr	r3, [sp, #4]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	bfc8      	it	gt
 8007db4:	461d      	movgt	r5, r3
 8007db6:	9b00      	ldr	r3, [sp, #0]
 8007db8:	bfd8      	it	le
 8007dba:	2501      	movle	r5, #1
 8007dbc:	441d      	add	r5, r3
 8007dbe:	f04f 0800 	mov.w	r8, #0
 8007dc2:	4651      	mov	r1, sl
 8007dc4:	2201      	movs	r2, #1
 8007dc6:	4620      	mov	r0, r4
 8007dc8:	f000 fa04 	bl	80081d4 <__lshift>
 8007dcc:	4631      	mov	r1, r6
 8007dce:	4682      	mov	sl, r0
 8007dd0:	f000 fa6c 	bl	80082ac <__mcmp>
 8007dd4:	2800      	cmp	r0, #0
 8007dd6:	dc96      	bgt.n	8007d06 <_dtoa_r+0xa86>
 8007dd8:	d102      	bne.n	8007de0 <_dtoa_r+0xb60>
 8007dda:	f019 0f01 	tst.w	r9, #1
 8007dde:	d192      	bne.n	8007d06 <_dtoa_r+0xa86>
 8007de0:	462b      	mov	r3, r5
 8007de2:	461d      	mov	r5, r3
 8007de4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007de8:	2a30      	cmp	r2, #48	; 0x30
 8007dea:	d0fa      	beq.n	8007de2 <_dtoa_r+0xb62>
 8007dec:	e6de      	b.n	8007bac <_dtoa_r+0x92c>
 8007dee:	9a00      	ldr	r2, [sp, #0]
 8007df0:	429a      	cmp	r2, r3
 8007df2:	d189      	bne.n	8007d08 <_dtoa_r+0xa88>
 8007df4:	f10b 0b01 	add.w	fp, fp, #1
 8007df8:	2331      	movs	r3, #49	; 0x31
 8007dfa:	e796      	b.n	8007d2a <_dtoa_r+0xaaa>
 8007dfc:	4b09      	ldr	r3, [pc, #36]	; (8007e24 <_dtoa_r+0xba4>)
 8007dfe:	f7ff ba9d 	b.w	800733c <_dtoa_r+0xbc>
 8007e02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	f47f aa7c 	bne.w	8007302 <_dtoa_r+0x82>
 8007e0a:	4b07      	ldr	r3, [pc, #28]	; (8007e28 <_dtoa_r+0xba8>)
 8007e0c:	f7ff ba96 	b.w	800733c <_dtoa_r+0xbc>
 8007e10:	9b01      	ldr	r3, [sp, #4]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	dcb5      	bgt.n	8007d82 <_dtoa_r+0xb02>
 8007e16:	9b07      	ldr	r3, [sp, #28]
 8007e18:	2b02      	cmp	r3, #2
 8007e1a:	f73f aeb2 	bgt.w	8007b82 <_dtoa_r+0x902>
 8007e1e:	e7b0      	b.n	8007d82 <_dtoa_r+0xb02>
 8007e20:	08008c5f 	.word	0x08008c5f
 8007e24:	08008c06 	.word	0x08008c06
 8007e28:	08008c52 	.word	0x08008c52

08007e2c <__ascii_mbtowc>:
 8007e2c:	b082      	sub	sp, #8
 8007e2e:	b901      	cbnz	r1, 8007e32 <__ascii_mbtowc+0x6>
 8007e30:	a901      	add	r1, sp, #4
 8007e32:	b142      	cbz	r2, 8007e46 <__ascii_mbtowc+0x1a>
 8007e34:	b14b      	cbz	r3, 8007e4a <__ascii_mbtowc+0x1e>
 8007e36:	7813      	ldrb	r3, [r2, #0]
 8007e38:	600b      	str	r3, [r1, #0]
 8007e3a:	7812      	ldrb	r2, [r2, #0]
 8007e3c:	1e10      	subs	r0, r2, #0
 8007e3e:	bf18      	it	ne
 8007e40:	2001      	movne	r0, #1
 8007e42:	b002      	add	sp, #8
 8007e44:	4770      	bx	lr
 8007e46:	4610      	mov	r0, r2
 8007e48:	e7fb      	b.n	8007e42 <__ascii_mbtowc+0x16>
 8007e4a:	f06f 0001 	mvn.w	r0, #1
 8007e4e:	e7f8      	b.n	8007e42 <__ascii_mbtowc+0x16>

08007e50 <_Balloc>:
 8007e50:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007e52:	b570      	push	{r4, r5, r6, lr}
 8007e54:	4605      	mov	r5, r0
 8007e56:	460c      	mov	r4, r1
 8007e58:	b17b      	cbz	r3, 8007e7a <_Balloc+0x2a>
 8007e5a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8007e5c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8007e60:	b9a0      	cbnz	r0, 8007e8c <_Balloc+0x3c>
 8007e62:	2101      	movs	r1, #1
 8007e64:	fa01 f604 	lsl.w	r6, r1, r4
 8007e68:	1d72      	adds	r2, r6, #5
 8007e6a:	0092      	lsls	r2, r2, #2
 8007e6c:	4628      	mov	r0, r5
 8007e6e:	f000 fdd7 	bl	8008a20 <_calloc_r>
 8007e72:	b148      	cbz	r0, 8007e88 <_Balloc+0x38>
 8007e74:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8007e78:	e00b      	b.n	8007e92 <_Balloc+0x42>
 8007e7a:	2221      	movs	r2, #33	; 0x21
 8007e7c:	2104      	movs	r1, #4
 8007e7e:	f000 fdcf 	bl	8008a20 <_calloc_r>
 8007e82:	6468      	str	r0, [r5, #68]	; 0x44
 8007e84:	2800      	cmp	r0, #0
 8007e86:	d1e8      	bne.n	8007e5a <_Balloc+0xa>
 8007e88:	2000      	movs	r0, #0
 8007e8a:	bd70      	pop	{r4, r5, r6, pc}
 8007e8c:	6802      	ldr	r2, [r0, #0]
 8007e8e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8007e92:	2300      	movs	r3, #0
 8007e94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007e98:	e7f7      	b.n	8007e8a <_Balloc+0x3a>

08007e9a <_Bfree>:
 8007e9a:	b131      	cbz	r1, 8007eaa <_Bfree+0x10>
 8007e9c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007e9e:	684a      	ldr	r2, [r1, #4]
 8007ea0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8007ea4:	6008      	str	r0, [r1, #0]
 8007ea6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007eaa:	4770      	bx	lr

08007eac <__multadd>:
 8007eac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007eb0:	690d      	ldr	r5, [r1, #16]
 8007eb2:	4607      	mov	r7, r0
 8007eb4:	460c      	mov	r4, r1
 8007eb6:	461e      	mov	r6, r3
 8007eb8:	f101 0c14 	add.w	ip, r1, #20
 8007ebc:	2000      	movs	r0, #0
 8007ebe:	f8dc 3000 	ldr.w	r3, [ip]
 8007ec2:	b299      	uxth	r1, r3
 8007ec4:	fb02 6101 	mla	r1, r2, r1, r6
 8007ec8:	0c1e      	lsrs	r6, r3, #16
 8007eca:	0c0b      	lsrs	r3, r1, #16
 8007ecc:	fb02 3306 	mla	r3, r2, r6, r3
 8007ed0:	b289      	uxth	r1, r1
 8007ed2:	3001      	adds	r0, #1
 8007ed4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007ed8:	4285      	cmp	r5, r0
 8007eda:	f84c 1b04 	str.w	r1, [ip], #4
 8007ede:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007ee2:	dcec      	bgt.n	8007ebe <__multadd+0x12>
 8007ee4:	b30e      	cbz	r6, 8007f2a <__multadd+0x7e>
 8007ee6:	68a3      	ldr	r3, [r4, #8]
 8007ee8:	42ab      	cmp	r3, r5
 8007eea:	dc19      	bgt.n	8007f20 <__multadd+0x74>
 8007eec:	6861      	ldr	r1, [r4, #4]
 8007eee:	4638      	mov	r0, r7
 8007ef0:	3101      	adds	r1, #1
 8007ef2:	f7ff ffad 	bl	8007e50 <_Balloc>
 8007ef6:	4680      	mov	r8, r0
 8007ef8:	b928      	cbnz	r0, 8007f06 <__multadd+0x5a>
 8007efa:	4602      	mov	r2, r0
 8007efc:	4b0c      	ldr	r3, [pc, #48]	; (8007f30 <__multadd+0x84>)
 8007efe:	480d      	ldr	r0, [pc, #52]	; (8007f34 <__multadd+0x88>)
 8007f00:	21ba      	movs	r1, #186	; 0xba
 8007f02:	f000 fd6f 	bl	80089e4 <__assert_func>
 8007f06:	6922      	ldr	r2, [r4, #16]
 8007f08:	3202      	adds	r2, #2
 8007f0a:	f104 010c 	add.w	r1, r4, #12
 8007f0e:	0092      	lsls	r2, r2, #2
 8007f10:	300c      	adds	r0, #12
 8007f12:	f7ff f8a5 	bl	8007060 <memcpy>
 8007f16:	4621      	mov	r1, r4
 8007f18:	4638      	mov	r0, r7
 8007f1a:	f7ff ffbe 	bl	8007e9a <_Bfree>
 8007f1e:	4644      	mov	r4, r8
 8007f20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007f24:	3501      	adds	r5, #1
 8007f26:	615e      	str	r6, [r3, #20]
 8007f28:	6125      	str	r5, [r4, #16]
 8007f2a:	4620      	mov	r0, r4
 8007f2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f30:	08008c5f 	.word	0x08008c5f
 8007f34:	08008cc8 	.word	0x08008cc8

08007f38 <__hi0bits>:
 8007f38:	0c03      	lsrs	r3, r0, #16
 8007f3a:	041b      	lsls	r3, r3, #16
 8007f3c:	b9d3      	cbnz	r3, 8007f74 <__hi0bits+0x3c>
 8007f3e:	0400      	lsls	r0, r0, #16
 8007f40:	2310      	movs	r3, #16
 8007f42:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007f46:	bf04      	itt	eq
 8007f48:	0200      	lsleq	r0, r0, #8
 8007f4a:	3308      	addeq	r3, #8
 8007f4c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007f50:	bf04      	itt	eq
 8007f52:	0100      	lsleq	r0, r0, #4
 8007f54:	3304      	addeq	r3, #4
 8007f56:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007f5a:	bf04      	itt	eq
 8007f5c:	0080      	lsleq	r0, r0, #2
 8007f5e:	3302      	addeq	r3, #2
 8007f60:	2800      	cmp	r0, #0
 8007f62:	db05      	blt.n	8007f70 <__hi0bits+0x38>
 8007f64:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007f68:	f103 0301 	add.w	r3, r3, #1
 8007f6c:	bf08      	it	eq
 8007f6e:	2320      	moveq	r3, #32
 8007f70:	4618      	mov	r0, r3
 8007f72:	4770      	bx	lr
 8007f74:	2300      	movs	r3, #0
 8007f76:	e7e4      	b.n	8007f42 <__hi0bits+0xa>

08007f78 <__lo0bits>:
 8007f78:	6803      	ldr	r3, [r0, #0]
 8007f7a:	f013 0207 	ands.w	r2, r3, #7
 8007f7e:	d00c      	beq.n	8007f9a <__lo0bits+0x22>
 8007f80:	07d9      	lsls	r1, r3, #31
 8007f82:	d422      	bmi.n	8007fca <__lo0bits+0x52>
 8007f84:	079a      	lsls	r2, r3, #30
 8007f86:	bf49      	itett	mi
 8007f88:	085b      	lsrmi	r3, r3, #1
 8007f8a:	089b      	lsrpl	r3, r3, #2
 8007f8c:	6003      	strmi	r3, [r0, #0]
 8007f8e:	2201      	movmi	r2, #1
 8007f90:	bf5c      	itt	pl
 8007f92:	6003      	strpl	r3, [r0, #0]
 8007f94:	2202      	movpl	r2, #2
 8007f96:	4610      	mov	r0, r2
 8007f98:	4770      	bx	lr
 8007f9a:	b299      	uxth	r1, r3
 8007f9c:	b909      	cbnz	r1, 8007fa2 <__lo0bits+0x2a>
 8007f9e:	0c1b      	lsrs	r3, r3, #16
 8007fa0:	2210      	movs	r2, #16
 8007fa2:	b2d9      	uxtb	r1, r3
 8007fa4:	b909      	cbnz	r1, 8007faa <__lo0bits+0x32>
 8007fa6:	3208      	adds	r2, #8
 8007fa8:	0a1b      	lsrs	r3, r3, #8
 8007faa:	0719      	lsls	r1, r3, #28
 8007fac:	bf04      	itt	eq
 8007fae:	091b      	lsreq	r3, r3, #4
 8007fb0:	3204      	addeq	r2, #4
 8007fb2:	0799      	lsls	r1, r3, #30
 8007fb4:	bf04      	itt	eq
 8007fb6:	089b      	lsreq	r3, r3, #2
 8007fb8:	3202      	addeq	r2, #2
 8007fba:	07d9      	lsls	r1, r3, #31
 8007fbc:	d403      	bmi.n	8007fc6 <__lo0bits+0x4e>
 8007fbe:	085b      	lsrs	r3, r3, #1
 8007fc0:	f102 0201 	add.w	r2, r2, #1
 8007fc4:	d003      	beq.n	8007fce <__lo0bits+0x56>
 8007fc6:	6003      	str	r3, [r0, #0]
 8007fc8:	e7e5      	b.n	8007f96 <__lo0bits+0x1e>
 8007fca:	2200      	movs	r2, #0
 8007fcc:	e7e3      	b.n	8007f96 <__lo0bits+0x1e>
 8007fce:	2220      	movs	r2, #32
 8007fd0:	e7e1      	b.n	8007f96 <__lo0bits+0x1e>
	...

08007fd4 <__i2b>:
 8007fd4:	b510      	push	{r4, lr}
 8007fd6:	460c      	mov	r4, r1
 8007fd8:	2101      	movs	r1, #1
 8007fda:	f7ff ff39 	bl	8007e50 <_Balloc>
 8007fde:	4602      	mov	r2, r0
 8007fe0:	b928      	cbnz	r0, 8007fee <__i2b+0x1a>
 8007fe2:	4b05      	ldr	r3, [pc, #20]	; (8007ff8 <__i2b+0x24>)
 8007fe4:	4805      	ldr	r0, [pc, #20]	; (8007ffc <__i2b+0x28>)
 8007fe6:	f240 1145 	movw	r1, #325	; 0x145
 8007fea:	f000 fcfb 	bl	80089e4 <__assert_func>
 8007fee:	2301      	movs	r3, #1
 8007ff0:	6144      	str	r4, [r0, #20]
 8007ff2:	6103      	str	r3, [r0, #16]
 8007ff4:	bd10      	pop	{r4, pc}
 8007ff6:	bf00      	nop
 8007ff8:	08008c5f 	.word	0x08008c5f
 8007ffc:	08008cc8 	.word	0x08008cc8

08008000 <__multiply>:
 8008000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008004:	4691      	mov	r9, r2
 8008006:	690a      	ldr	r2, [r1, #16]
 8008008:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800800c:	429a      	cmp	r2, r3
 800800e:	bfb8      	it	lt
 8008010:	460b      	movlt	r3, r1
 8008012:	460c      	mov	r4, r1
 8008014:	bfbc      	itt	lt
 8008016:	464c      	movlt	r4, r9
 8008018:	4699      	movlt	r9, r3
 800801a:	6927      	ldr	r7, [r4, #16]
 800801c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008020:	68a3      	ldr	r3, [r4, #8]
 8008022:	6861      	ldr	r1, [r4, #4]
 8008024:	eb07 060a 	add.w	r6, r7, sl
 8008028:	42b3      	cmp	r3, r6
 800802a:	b085      	sub	sp, #20
 800802c:	bfb8      	it	lt
 800802e:	3101      	addlt	r1, #1
 8008030:	f7ff ff0e 	bl	8007e50 <_Balloc>
 8008034:	b930      	cbnz	r0, 8008044 <__multiply+0x44>
 8008036:	4602      	mov	r2, r0
 8008038:	4b44      	ldr	r3, [pc, #272]	; (800814c <__multiply+0x14c>)
 800803a:	4845      	ldr	r0, [pc, #276]	; (8008150 <__multiply+0x150>)
 800803c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008040:	f000 fcd0 	bl	80089e4 <__assert_func>
 8008044:	f100 0514 	add.w	r5, r0, #20
 8008048:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800804c:	462b      	mov	r3, r5
 800804e:	2200      	movs	r2, #0
 8008050:	4543      	cmp	r3, r8
 8008052:	d321      	bcc.n	8008098 <__multiply+0x98>
 8008054:	f104 0314 	add.w	r3, r4, #20
 8008058:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800805c:	f109 0314 	add.w	r3, r9, #20
 8008060:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008064:	9202      	str	r2, [sp, #8]
 8008066:	1b3a      	subs	r2, r7, r4
 8008068:	3a15      	subs	r2, #21
 800806a:	f022 0203 	bic.w	r2, r2, #3
 800806e:	3204      	adds	r2, #4
 8008070:	f104 0115 	add.w	r1, r4, #21
 8008074:	428f      	cmp	r7, r1
 8008076:	bf38      	it	cc
 8008078:	2204      	movcc	r2, #4
 800807a:	9201      	str	r2, [sp, #4]
 800807c:	9a02      	ldr	r2, [sp, #8]
 800807e:	9303      	str	r3, [sp, #12]
 8008080:	429a      	cmp	r2, r3
 8008082:	d80c      	bhi.n	800809e <__multiply+0x9e>
 8008084:	2e00      	cmp	r6, #0
 8008086:	dd03      	ble.n	8008090 <__multiply+0x90>
 8008088:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800808c:	2b00      	cmp	r3, #0
 800808e:	d05b      	beq.n	8008148 <__multiply+0x148>
 8008090:	6106      	str	r6, [r0, #16]
 8008092:	b005      	add	sp, #20
 8008094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008098:	f843 2b04 	str.w	r2, [r3], #4
 800809c:	e7d8      	b.n	8008050 <__multiply+0x50>
 800809e:	f8b3 a000 	ldrh.w	sl, [r3]
 80080a2:	f1ba 0f00 	cmp.w	sl, #0
 80080a6:	d024      	beq.n	80080f2 <__multiply+0xf2>
 80080a8:	f104 0e14 	add.w	lr, r4, #20
 80080ac:	46a9      	mov	r9, r5
 80080ae:	f04f 0c00 	mov.w	ip, #0
 80080b2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80080b6:	f8d9 1000 	ldr.w	r1, [r9]
 80080ba:	fa1f fb82 	uxth.w	fp, r2
 80080be:	b289      	uxth	r1, r1
 80080c0:	fb0a 110b 	mla	r1, sl, fp, r1
 80080c4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80080c8:	f8d9 2000 	ldr.w	r2, [r9]
 80080cc:	4461      	add	r1, ip
 80080ce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80080d2:	fb0a c20b 	mla	r2, sl, fp, ip
 80080d6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80080da:	b289      	uxth	r1, r1
 80080dc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80080e0:	4577      	cmp	r7, lr
 80080e2:	f849 1b04 	str.w	r1, [r9], #4
 80080e6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80080ea:	d8e2      	bhi.n	80080b2 <__multiply+0xb2>
 80080ec:	9a01      	ldr	r2, [sp, #4]
 80080ee:	f845 c002 	str.w	ip, [r5, r2]
 80080f2:	9a03      	ldr	r2, [sp, #12]
 80080f4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80080f8:	3304      	adds	r3, #4
 80080fa:	f1b9 0f00 	cmp.w	r9, #0
 80080fe:	d021      	beq.n	8008144 <__multiply+0x144>
 8008100:	6829      	ldr	r1, [r5, #0]
 8008102:	f104 0c14 	add.w	ip, r4, #20
 8008106:	46ae      	mov	lr, r5
 8008108:	f04f 0a00 	mov.w	sl, #0
 800810c:	f8bc b000 	ldrh.w	fp, [ip]
 8008110:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008114:	fb09 220b 	mla	r2, r9, fp, r2
 8008118:	4452      	add	r2, sl
 800811a:	b289      	uxth	r1, r1
 800811c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008120:	f84e 1b04 	str.w	r1, [lr], #4
 8008124:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008128:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800812c:	f8be 1000 	ldrh.w	r1, [lr]
 8008130:	fb09 110a 	mla	r1, r9, sl, r1
 8008134:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008138:	4567      	cmp	r7, ip
 800813a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800813e:	d8e5      	bhi.n	800810c <__multiply+0x10c>
 8008140:	9a01      	ldr	r2, [sp, #4]
 8008142:	50a9      	str	r1, [r5, r2]
 8008144:	3504      	adds	r5, #4
 8008146:	e799      	b.n	800807c <__multiply+0x7c>
 8008148:	3e01      	subs	r6, #1
 800814a:	e79b      	b.n	8008084 <__multiply+0x84>
 800814c:	08008c5f 	.word	0x08008c5f
 8008150:	08008cc8 	.word	0x08008cc8

08008154 <__pow5mult>:
 8008154:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008158:	4615      	mov	r5, r2
 800815a:	f012 0203 	ands.w	r2, r2, #3
 800815e:	4606      	mov	r6, r0
 8008160:	460f      	mov	r7, r1
 8008162:	d007      	beq.n	8008174 <__pow5mult+0x20>
 8008164:	4c1a      	ldr	r4, [pc, #104]	; (80081d0 <__pow5mult+0x7c>)
 8008166:	3a01      	subs	r2, #1
 8008168:	2300      	movs	r3, #0
 800816a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800816e:	f7ff fe9d 	bl	8007eac <__multadd>
 8008172:	4607      	mov	r7, r0
 8008174:	10ad      	asrs	r5, r5, #2
 8008176:	d027      	beq.n	80081c8 <__pow5mult+0x74>
 8008178:	6c34      	ldr	r4, [r6, #64]	; 0x40
 800817a:	b944      	cbnz	r4, 800818e <__pow5mult+0x3a>
 800817c:	f240 2171 	movw	r1, #625	; 0x271
 8008180:	4630      	mov	r0, r6
 8008182:	f7ff ff27 	bl	8007fd4 <__i2b>
 8008186:	2300      	movs	r3, #0
 8008188:	6430      	str	r0, [r6, #64]	; 0x40
 800818a:	4604      	mov	r4, r0
 800818c:	6003      	str	r3, [r0, #0]
 800818e:	f04f 0900 	mov.w	r9, #0
 8008192:	07eb      	lsls	r3, r5, #31
 8008194:	d50a      	bpl.n	80081ac <__pow5mult+0x58>
 8008196:	4639      	mov	r1, r7
 8008198:	4622      	mov	r2, r4
 800819a:	4630      	mov	r0, r6
 800819c:	f7ff ff30 	bl	8008000 <__multiply>
 80081a0:	4639      	mov	r1, r7
 80081a2:	4680      	mov	r8, r0
 80081a4:	4630      	mov	r0, r6
 80081a6:	f7ff fe78 	bl	8007e9a <_Bfree>
 80081aa:	4647      	mov	r7, r8
 80081ac:	106d      	asrs	r5, r5, #1
 80081ae:	d00b      	beq.n	80081c8 <__pow5mult+0x74>
 80081b0:	6820      	ldr	r0, [r4, #0]
 80081b2:	b938      	cbnz	r0, 80081c4 <__pow5mult+0x70>
 80081b4:	4622      	mov	r2, r4
 80081b6:	4621      	mov	r1, r4
 80081b8:	4630      	mov	r0, r6
 80081ba:	f7ff ff21 	bl	8008000 <__multiply>
 80081be:	6020      	str	r0, [r4, #0]
 80081c0:	f8c0 9000 	str.w	r9, [r0]
 80081c4:	4604      	mov	r4, r0
 80081c6:	e7e4      	b.n	8008192 <__pow5mult+0x3e>
 80081c8:	4638      	mov	r0, r7
 80081ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081ce:	bf00      	nop
 80081d0:	08008e18 	.word	0x08008e18

080081d4 <__lshift>:
 80081d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081d8:	460c      	mov	r4, r1
 80081da:	6849      	ldr	r1, [r1, #4]
 80081dc:	6923      	ldr	r3, [r4, #16]
 80081de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80081e2:	68a3      	ldr	r3, [r4, #8]
 80081e4:	4607      	mov	r7, r0
 80081e6:	4691      	mov	r9, r2
 80081e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80081ec:	f108 0601 	add.w	r6, r8, #1
 80081f0:	42b3      	cmp	r3, r6
 80081f2:	db0b      	blt.n	800820c <__lshift+0x38>
 80081f4:	4638      	mov	r0, r7
 80081f6:	f7ff fe2b 	bl	8007e50 <_Balloc>
 80081fa:	4605      	mov	r5, r0
 80081fc:	b948      	cbnz	r0, 8008212 <__lshift+0x3e>
 80081fe:	4602      	mov	r2, r0
 8008200:	4b28      	ldr	r3, [pc, #160]	; (80082a4 <__lshift+0xd0>)
 8008202:	4829      	ldr	r0, [pc, #164]	; (80082a8 <__lshift+0xd4>)
 8008204:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008208:	f000 fbec 	bl	80089e4 <__assert_func>
 800820c:	3101      	adds	r1, #1
 800820e:	005b      	lsls	r3, r3, #1
 8008210:	e7ee      	b.n	80081f0 <__lshift+0x1c>
 8008212:	2300      	movs	r3, #0
 8008214:	f100 0114 	add.w	r1, r0, #20
 8008218:	f100 0210 	add.w	r2, r0, #16
 800821c:	4618      	mov	r0, r3
 800821e:	4553      	cmp	r3, sl
 8008220:	db33      	blt.n	800828a <__lshift+0xb6>
 8008222:	6920      	ldr	r0, [r4, #16]
 8008224:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008228:	f104 0314 	add.w	r3, r4, #20
 800822c:	f019 091f 	ands.w	r9, r9, #31
 8008230:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008234:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008238:	d02b      	beq.n	8008292 <__lshift+0xbe>
 800823a:	f1c9 0e20 	rsb	lr, r9, #32
 800823e:	468a      	mov	sl, r1
 8008240:	2200      	movs	r2, #0
 8008242:	6818      	ldr	r0, [r3, #0]
 8008244:	fa00 f009 	lsl.w	r0, r0, r9
 8008248:	4310      	orrs	r0, r2
 800824a:	f84a 0b04 	str.w	r0, [sl], #4
 800824e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008252:	459c      	cmp	ip, r3
 8008254:	fa22 f20e 	lsr.w	r2, r2, lr
 8008258:	d8f3      	bhi.n	8008242 <__lshift+0x6e>
 800825a:	ebac 0304 	sub.w	r3, ip, r4
 800825e:	3b15      	subs	r3, #21
 8008260:	f023 0303 	bic.w	r3, r3, #3
 8008264:	3304      	adds	r3, #4
 8008266:	f104 0015 	add.w	r0, r4, #21
 800826a:	4584      	cmp	ip, r0
 800826c:	bf38      	it	cc
 800826e:	2304      	movcc	r3, #4
 8008270:	50ca      	str	r2, [r1, r3]
 8008272:	b10a      	cbz	r2, 8008278 <__lshift+0xa4>
 8008274:	f108 0602 	add.w	r6, r8, #2
 8008278:	3e01      	subs	r6, #1
 800827a:	4638      	mov	r0, r7
 800827c:	612e      	str	r6, [r5, #16]
 800827e:	4621      	mov	r1, r4
 8008280:	f7ff fe0b 	bl	8007e9a <_Bfree>
 8008284:	4628      	mov	r0, r5
 8008286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800828a:	f842 0f04 	str.w	r0, [r2, #4]!
 800828e:	3301      	adds	r3, #1
 8008290:	e7c5      	b.n	800821e <__lshift+0x4a>
 8008292:	3904      	subs	r1, #4
 8008294:	f853 2b04 	ldr.w	r2, [r3], #4
 8008298:	f841 2f04 	str.w	r2, [r1, #4]!
 800829c:	459c      	cmp	ip, r3
 800829e:	d8f9      	bhi.n	8008294 <__lshift+0xc0>
 80082a0:	e7ea      	b.n	8008278 <__lshift+0xa4>
 80082a2:	bf00      	nop
 80082a4:	08008c5f 	.word	0x08008c5f
 80082a8:	08008cc8 	.word	0x08008cc8

080082ac <__mcmp>:
 80082ac:	b530      	push	{r4, r5, lr}
 80082ae:	6902      	ldr	r2, [r0, #16]
 80082b0:	690c      	ldr	r4, [r1, #16]
 80082b2:	1b12      	subs	r2, r2, r4
 80082b4:	d10e      	bne.n	80082d4 <__mcmp+0x28>
 80082b6:	f100 0314 	add.w	r3, r0, #20
 80082ba:	3114      	adds	r1, #20
 80082bc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80082c0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80082c4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80082c8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80082cc:	42a5      	cmp	r5, r4
 80082ce:	d003      	beq.n	80082d8 <__mcmp+0x2c>
 80082d0:	d305      	bcc.n	80082de <__mcmp+0x32>
 80082d2:	2201      	movs	r2, #1
 80082d4:	4610      	mov	r0, r2
 80082d6:	bd30      	pop	{r4, r5, pc}
 80082d8:	4283      	cmp	r3, r0
 80082da:	d3f3      	bcc.n	80082c4 <__mcmp+0x18>
 80082dc:	e7fa      	b.n	80082d4 <__mcmp+0x28>
 80082de:	f04f 32ff 	mov.w	r2, #4294967295
 80082e2:	e7f7      	b.n	80082d4 <__mcmp+0x28>

080082e4 <__mdiff>:
 80082e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082e8:	460c      	mov	r4, r1
 80082ea:	4606      	mov	r6, r0
 80082ec:	4611      	mov	r1, r2
 80082ee:	4620      	mov	r0, r4
 80082f0:	4690      	mov	r8, r2
 80082f2:	f7ff ffdb 	bl	80082ac <__mcmp>
 80082f6:	1e05      	subs	r5, r0, #0
 80082f8:	d110      	bne.n	800831c <__mdiff+0x38>
 80082fa:	4629      	mov	r1, r5
 80082fc:	4630      	mov	r0, r6
 80082fe:	f7ff fda7 	bl	8007e50 <_Balloc>
 8008302:	b930      	cbnz	r0, 8008312 <__mdiff+0x2e>
 8008304:	4b3a      	ldr	r3, [pc, #232]	; (80083f0 <__mdiff+0x10c>)
 8008306:	4602      	mov	r2, r0
 8008308:	f240 2137 	movw	r1, #567	; 0x237
 800830c:	4839      	ldr	r0, [pc, #228]	; (80083f4 <__mdiff+0x110>)
 800830e:	f000 fb69 	bl	80089e4 <__assert_func>
 8008312:	2301      	movs	r3, #1
 8008314:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008318:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800831c:	bfa4      	itt	ge
 800831e:	4643      	movge	r3, r8
 8008320:	46a0      	movge	r8, r4
 8008322:	4630      	mov	r0, r6
 8008324:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008328:	bfa6      	itte	ge
 800832a:	461c      	movge	r4, r3
 800832c:	2500      	movge	r5, #0
 800832e:	2501      	movlt	r5, #1
 8008330:	f7ff fd8e 	bl	8007e50 <_Balloc>
 8008334:	b920      	cbnz	r0, 8008340 <__mdiff+0x5c>
 8008336:	4b2e      	ldr	r3, [pc, #184]	; (80083f0 <__mdiff+0x10c>)
 8008338:	4602      	mov	r2, r0
 800833a:	f240 2145 	movw	r1, #581	; 0x245
 800833e:	e7e5      	b.n	800830c <__mdiff+0x28>
 8008340:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008344:	6926      	ldr	r6, [r4, #16]
 8008346:	60c5      	str	r5, [r0, #12]
 8008348:	f104 0914 	add.w	r9, r4, #20
 800834c:	f108 0514 	add.w	r5, r8, #20
 8008350:	f100 0e14 	add.w	lr, r0, #20
 8008354:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008358:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800835c:	f108 0210 	add.w	r2, r8, #16
 8008360:	46f2      	mov	sl, lr
 8008362:	2100      	movs	r1, #0
 8008364:	f859 3b04 	ldr.w	r3, [r9], #4
 8008368:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800836c:	fa11 f88b 	uxtah	r8, r1, fp
 8008370:	b299      	uxth	r1, r3
 8008372:	0c1b      	lsrs	r3, r3, #16
 8008374:	eba8 0801 	sub.w	r8, r8, r1
 8008378:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800837c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008380:	fa1f f888 	uxth.w	r8, r8
 8008384:	1419      	asrs	r1, r3, #16
 8008386:	454e      	cmp	r6, r9
 8008388:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800838c:	f84a 3b04 	str.w	r3, [sl], #4
 8008390:	d8e8      	bhi.n	8008364 <__mdiff+0x80>
 8008392:	1b33      	subs	r3, r6, r4
 8008394:	3b15      	subs	r3, #21
 8008396:	f023 0303 	bic.w	r3, r3, #3
 800839a:	3304      	adds	r3, #4
 800839c:	3415      	adds	r4, #21
 800839e:	42a6      	cmp	r6, r4
 80083a0:	bf38      	it	cc
 80083a2:	2304      	movcc	r3, #4
 80083a4:	441d      	add	r5, r3
 80083a6:	4473      	add	r3, lr
 80083a8:	469e      	mov	lr, r3
 80083aa:	462e      	mov	r6, r5
 80083ac:	4566      	cmp	r6, ip
 80083ae:	d30e      	bcc.n	80083ce <__mdiff+0xea>
 80083b0:	f10c 0203 	add.w	r2, ip, #3
 80083b4:	1b52      	subs	r2, r2, r5
 80083b6:	f022 0203 	bic.w	r2, r2, #3
 80083ba:	3d03      	subs	r5, #3
 80083bc:	45ac      	cmp	ip, r5
 80083be:	bf38      	it	cc
 80083c0:	2200      	movcc	r2, #0
 80083c2:	4413      	add	r3, r2
 80083c4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80083c8:	b17a      	cbz	r2, 80083ea <__mdiff+0x106>
 80083ca:	6107      	str	r7, [r0, #16]
 80083cc:	e7a4      	b.n	8008318 <__mdiff+0x34>
 80083ce:	f856 8b04 	ldr.w	r8, [r6], #4
 80083d2:	fa11 f288 	uxtah	r2, r1, r8
 80083d6:	1414      	asrs	r4, r2, #16
 80083d8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80083dc:	b292      	uxth	r2, r2
 80083de:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80083e2:	f84e 2b04 	str.w	r2, [lr], #4
 80083e6:	1421      	asrs	r1, r4, #16
 80083e8:	e7e0      	b.n	80083ac <__mdiff+0xc8>
 80083ea:	3f01      	subs	r7, #1
 80083ec:	e7ea      	b.n	80083c4 <__mdiff+0xe0>
 80083ee:	bf00      	nop
 80083f0:	08008c5f 	.word	0x08008c5f
 80083f4:	08008cc8 	.word	0x08008cc8

080083f8 <__d2b>:
 80083f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80083fc:	460f      	mov	r7, r1
 80083fe:	2101      	movs	r1, #1
 8008400:	ec59 8b10 	vmov	r8, r9, d0
 8008404:	4616      	mov	r6, r2
 8008406:	f7ff fd23 	bl	8007e50 <_Balloc>
 800840a:	4604      	mov	r4, r0
 800840c:	b930      	cbnz	r0, 800841c <__d2b+0x24>
 800840e:	4602      	mov	r2, r0
 8008410:	4b24      	ldr	r3, [pc, #144]	; (80084a4 <__d2b+0xac>)
 8008412:	4825      	ldr	r0, [pc, #148]	; (80084a8 <__d2b+0xb0>)
 8008414:	f240 310f 	movw	r1, #783	; 0x30f
 8008418:	f000 fae4 	bl	80089e4 <__assert_func>
 800841c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008420:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008424:	bb2d      	cbnz	r5, 8008472 <__d2b+0x7a>
 8008426:	9301      	str	r3, [sp, #4]
 8008428:	f1b8 0300 	subs.w	r3, r8, #0
 800842c:	d026      	beq.n	800847c <__d2b+0x84>
 800842e:	4668      	mov	r0, sp
 8008430:	9300      	str	r3, [sp, #0]
 8008432:	f7ff fda1 	bl	8007f78 <__lo0bits>
 8008436:	e9dd 1200 	ldrd	r1, r2, [sp]
 800843a:	b1e8      	cbz	r0, 8008478 <__d2b+0x80>
 800843c:	f1c0 0320 	rsb	r3, r0, #32
 8008440:	fa02 f303 	lsl.w	r3, r2, r3
 8008444:	430b      	orrs	r3, r1
 8008446:	40c2      	lsrs	r2, r0
 8008448:	6163      	str	r3, [r4, #20]
 800844a:	9201      	str	r2, [sp, #4]
 800844c:	9b01      	ldr	r3, [sp, #4]
 800844e:	61a3      	str	r3, [r4, #24]
 8008450:	2b00      	cmp	r3, #0
 8008452:	bf14      	ite	ne
 8008454:	2202      	movne	r2, #2
 8008456:	2201      	moveq	r2, #1
 8008458:	6122      	str	r2, [r4, #16]
 800845a:	b1bd      	cbz	r5, 800848c <__d2b+0x94>
 800845c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008460:	4405      	add	r5, r0
 8008462:	603d      	str	r5, [r7, #0]
 8008464:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008468:	6030      	str	r0, [r6, #0]
 800846a:	4620      	mov	r0, r4
 800846c:	b003      	add	sp, #12
 800846e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008472:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008476:	e7d6      	b.n	8008426 <__d2b+0x2e>
 8008478:	6161      	str	r1, [r4, #20]
 800847a:	e7e7      	b.n	800844c <__d2b+0x54>
 800847c:	a801      	add	r0, sp, #4
 800847e:	f7ff fd7b 	bl	8007f78 <__lo0bits>
 8008482:	9b01      	ldr	r3, [sp, #4]
 8008484:	6163      	str	r3, [r4, #20]
 8008486:	3020      	adds	r0, #32
 8008488:	2201      	movs	r2, #1
 800848a:	e7e5      	b.n	8008458 <__d2b+0x60>
 800848c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008490:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008494:	6038      	str	r0, [r7, #0]
 8008496:	6918      	ldr	r0, [r3, #16]
 8008498:	f7ff fd4e 	bl	8007f38 <__hi0bits>
 800849c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80084a0:	e7e2      	b.n	8008468 <__d2b+0x70>
 80084a2:	bf00      	nop
 80084a4:	08008c5f 	.word	0x08008c5f
 80084a8:	08008cc8 	.word	0x08008cc8

080084ac <_realloc_r>:
 80084ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084b0:	4682      	mov	sl, r0
 80084b2:	460c      	mov	r4, r1
 80084b4:	b929      	cbnz	r1, 80084c2 <_realloc_r+0x16>
 80084b6:	4611      	mov	r1, r2
 80084b8:	b003      	add	sp, #12
 80084ba:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084be:	f7fc b891 	b.w	80045e4 <_malloc_r>
 80084c2:	9201      	str	r2, [sp, #4]
 80084c4:	f7fc fac8 	bl	8004a58 <__malloc_lock>
 80084c8:	9a01      	ldr	r2, [sp, #4]
 80084ca:	f854 5c04 	ldr.w	r5, [r4, #-4]
 80084ce:	f102 080b 	add.w	r8, r2, #11
 80084d2:	f1b8 0f16 	cmp.w	r8, #22
 80084d6:	d90b      	bls.n	80084f0 <_realloc_r+0x44>
 80084d8:	f038 0807 	bics.w	r8, r8, #7
 80084dc:	d50a      	bpl.n	80084f4 <_realloc_r+0x48>
 80084de:	230c      	movs	r3, #12
 80084e0:	f8ca 3000 	str.w	r3, [sl]
 80084e4:	f04f 0b00 	mov.w	fp, #0
 80084e8:	4658      	mov	r0, fp
 80084ea:	b003      	add	sp, #12
 80084ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084f0:	f04f 0810 	mov.w	r8, #16
 80084f4:	4590      	cmp	r8, r2
 80084f6:	d3f2      	bcc.n	80084de <_realloc_r+0x32>
 80084f8:	f025 0603 	bic.w	r6, r5, #3
 80084fc:	45b0      	cmp	r8, r6
 80084fe:	f1a4 0908 	sub.w	r9, r4, #8
 8008502:	f340 8170 	ble.w	80087e6 <_realloc_r+0x33a>
 8008506:	499c      	ldr	r1, [pc, #624]	; (8008778 <_realloc_r+0x2cc>)
 8008508:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800850c:	eb09 0306 	add.w	r3, r9, r6
 8008510:	459c      	cmp	ip, r3
 8008512:	6859      	ldr	r1, [r3, #4]
 8008514:	d005      	beq.n	8008522 <_realloc_r+0x76>
 8008516:	f021 0001 	bic.w	r0, r1, #1
 800851a:	4418      	add	r0, r3
 800851c:	6840      	ldr	r0, [r0, #4]
 800851e:	07c7      	lsls	r7, r0, #31
 8008520:	d447      	bmi.n	80085b2 <_realloc_r+0x106>
 8008522:	f021 0103 	bic.w	r1, r1, #3
 8008526:	459c      	cmp	ip, r3
 8008528:	eb06 0701 	add.w	r7, r6, r1
 800852c:	d119      	bne.n	8008562 <_realloc_r+0xb6>
 800852e:	f108 0010 	add.w	r0, r8, #16
 8008532:	42b8      	cmp	r0, r7
 8008534:	dc3f      	bgt.n	80085b6 <_realloc_r+0x10a>
 8008536:	eb09 0308 	add.w	r3, r9, r8
 800853a:	4a8f      	ldr	r2, [pc, #572]	; (8008778 <_realloc_r+0x2cc>)
 800853c:	eba7 0708 	sub.w	r7, r7, r8
 8008540:	f047 0701 	orr.w	r7, r7, #1
 8008544:	6093      	str	r3, [r2, #8]
 8008546:	605f      	str	r7, [r3, #4]
 8008548:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800854c:	f003 0301 	and.w	r3, r3, #1
 8008550:	ea43 0308 	orr.w	r3, r3, r8
 8008554:	f844 3c04 	str.w	r3, [r4, #-4]
 8008558:	4650      	mov	r0, sl
 800855a:	f7fc fa83 	bl	8004a64 <__malloc_unlock>
 800855e:	46a3      	mov	fp, r4
 8008560:	e7c2      	b.n	80084e8 <_realloc_r+0x3c>
 8008562:	45b8      	cmp	r8, r7
 8008564:	dc27      	bgt.n	80085b6 <_realloc_r+0x10a>
 8008566:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800856a:	60da      	str	r2, [r3, #12]
 800856c:	6093      	str	r3, [r2, #8]
 800856e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008572:	eba7 0008 	sub.w	r0, r7, r8
 8008576:	280f      	cmp	r0, #15
 8008578:	f003 0301 	and.w	r3, r3, #1
 800857c:	eb09 0207 	add.w	r2, r9, r7
 8008580:	f240 8133 	bls.w	80087ea <_realloc_r+0x33e>
 8008584:	eb09 0108 	add.w	r1, r9, r8
 8008588:	ea48 0303 	orr.w	r3, r8, r3
 800858c:	f040 0001 	orr.w	r0, r0, #1
 8008590:	f8c9 3004 	str.w	r3, [r9, #4]
 8008594:	6048      	str	r0, [r1, #4]
 8008596:	6853      	ldr	r3, [r2, #4]
 8008598:	f043 0301 	orr.w	r3, r3, #1
 800859c:	6053      	str	r3, [r2, #4]
 800859e:	3108      	adds	r1, #8
 80085a0:	4650      	mov	r0, sl
 80085a2:	f7fb ff5f 	bl	8004464 <_free_r>
 80085a6:	4650      	mov	r0, sl
 80085a8:	f7fc fa5c 	bl	8004a64 <__malloc_unlock>
 80085ac:	f109 0b08 	add.w	fp, r9, #8
 80085b0:	e79a      	b.n	80084e8 <_realloc_r+0x3c>
 80085b2:	2100      	movs	r1, #0
 80085b4:	460b      	mov	r3, r1
 80085b6:	07e8      	lsls	r0, r5, #31
 80085b8:	f100 80c6 	bmi.w	8008748 <_realloc_r+0x29c>
 80085bc:	f854 5c08 	ldr.w	r5, [r4, #-8]
 80085c0:	eba9 0505 	sub.w	r5, r9, r5
 80085c4:	6868      	ldr	r0, [r5, #4]
 80085c6:	f020 0003 	bic.w	r0, r0, #3
 80085ca:	eb00 0b06 	add.w	fp, r0, r6
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	f000 8086 	beq.w	80086e0 <_realloc_r+0x234>
 80085d4:	459c      	cmp	ip, r3
 80085d6:	eb01 070b 	add.w	r7, r1, fp
 80085da:	d149      	bne.n	8008670 <_realloc_r+0x1c4>
 80085dc:	f108 0310 	add.w	r3, r8, #16
 80085e0:	42bb      	cmp	r3, r7
 80085e2:	dc7d      	bgt.n	80086e0 <_realloc_r+0x234>
 80085e4:	46ab      	mov	fp, r5
 80085e6:	68eb      	ldr	r3, [r5, #12]
 80085e8:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 80085ec:	60d3      	str	r3, [r2, #12]
 80085ee:	609a      	str	r2, [r3, #8]
 80085f0:	1f32      	subs	r2, r6, #4
 80085f2:	2a24      	cmp	r2, #36	; 0x24
 80085f4:	d837      	bhi.n	8008666 <_realloc_r+0x1ba>
 80085f6:	2a13      	cmp	r2, #19
 80085f8:	d933      	bls.n	8008662 <_realloc_r+0x1b6>
 80085fa:	6823      	ldr	r3, [r4, #0]
 80085fc:	60ab      	str	r3, [r5, #8]
 80085fe:	6863      	ldr	r3, [r4, #4]
 8008600:	60eb      	str	r3, [r5, #12]
 8008602:	2a1b      	cmp	r2, #27
 8008604:	d81b      	bhi.n	800863e <_realloc_r+0x192>
 8008606:	3408      	adds	r4, #8
 8008608:	f105 0310 	add.w	r3, r5, #16
 800860c:	6822      	ldr	r2, [r4, #0]
 800860e:	601a      	str	r2, [r3, #0]
 8008610:	6862      	ldr	r2, [r4, #4]
 8008612:	605a      	str	r2, [r3, #4]
 8008614:	68a2      	ldr	r2, [r4, #8]
 8008616:	609a      	str	r2, [r3, #8]
 8008618:	eb05 0308 	add.w	r3, r5, r8
 800861c:	4a56      	ldr	r2, [pc, #344]	; (8008778 <_realloc_r+0x2cc>)
 800861e:	eba7 0708 	sub.w	r7, r7, r8
 8008622:	f047 0701 	orr.w	r7, r7, #1
 8008626:	6093      	str	r3, [r2, #8]
 8008628:	605f      	str	r7, [r3, #4]
 800862a:	686b      	ldr	r3, [r5, #4]
 800862c:	f003 0301 	and.w	r3, r3, #1
 8008630:	ea43 0308 	orr.w	r3, r3, r8
 8008634:	606b      	str	r3, [r5, #4]
 8008636:	4650      	mov	r0, sl
 8008638:	f7fc fa14 	bl	8004a64 <__malloc_unlock>
 800863c:	e754      	b.n	80084e8 <_realloc_r+0x3c>
 800863e:	68a3      	ldr	r3, [r4, #8]
 8008640:	612b      	str	r3, [r5, #16]
 8008642:	68e3      	ldr	r3, [r4, #12]
 8008644:	616b      	str	r3, [r5, #20]
 8008646:	2a24      	cmp	r2, #36	; 0x24
 8008648:	bf01      	itttt	eq
 800864a:	6923      	ldreq	r3, [r4, #16]
 800864c:	61ab      	streq	r3, [r5, #24]
 800864e:	6962      	ldreq	r2, [r4, #20]
 8008650:	61ea      	streq	r2, [r5, #28]
 8008652:	bf19      	ittee	ne
 8008654:	3410      	addne	r4, #16
 8008656:	f105 0318 	addne.w	r3, r5, #24
 800865a:	f105 0320 	addeq.w	r3, r5, #32
 800865e:	3418      	addeq	r4, #24
 8008660:	e7d4      	b.n	800860c <_realloc_r+0x160>
 8008662:	465b      	mov	r3, fp
 8008664:	e7d2      	b.n	800860c <_realloc_r+0x160>
 8008666:	4621      	mov	r1, r4
 8008668:	4658      	mov	r0, fp
 800866a:	f7fe fc92 	bl	8006f92 <memmove>
 800866e:	e7d3      	b.n	8008618 <_realloc_r+0x16c>
 8008670:	45b8      	cmp	r8, r7
 8008672:	dc35      	bgt.n	80086e0 <_realloc_r+0x234>
 8008674:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8008678:	4628      	mov	r0, r5
 800867a:	60da      	str	r2, [r3, #12]
 800867c:	6093      	str	r3, [r2, #8]
 800867e:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8008682:	68eb      	ldr	r3, [r5, #12]
 8008684:	60d3      	str	r3, [r2, #12]
 8008686:	609a      	str	r2, [r3, #8]
 8008688:	1f32      	subs	r2, r6, #4
 800868a:	2a24      	cmp	r2, #36	; 0x24
 800868c:	d824      	bhi.n	80086d8 <_realloc_r+0x22c>
 800868e:	2a13      	cmp	r2, #19
 8008690:	d908      	bls.n	80086a4 <_realloc_r+0x1f8>
 8008692:	6823      	ldr	r3, [r4, #0]
 8008694:	60ab      	str	r3, [r5, #8]
 8008696:	6863      	ldr	r3, [r4, #4]
 8008698:	60eb      	str	r3, [r5, #12]
 800869a:	2a1b      	cmp	r2, #27
 800869c:	d80a      	bhi.n	80086b4 <_realloc_r+0x208>
 800869e:	3408      	adds	r4, #8
 80086a0:	f105 0010 	add.w	r0, r5, #16
 80086a4:	6823      	ldr	r3, [r4, #0]
 80086a6:	6003      	str	r3, [r0, #0]
 80086a8:	6863      	ldr	r3, [r4, #4]
 80086aa:	6043      	str	r3, [r0, #4]
 80086ac:	68a3      	ldr	r3, [r4, #8]
 80086ae:	6083      	str	r3, [r0, #8]
 80086b0:	46a9      	mov	r9, r5
 80086b2:	e75c      	b.n	800856e <_realloc_r+0xc2>
 80086b4:	68a3      	ldr	r3, [r4, #8]
 80086b6:	612b      	str	r3, [r5, #16]
 80086b8:	68e3      	ldr	r3, [r4, #12]
 80086ba:	616b      	str	r3, [r5, #20]
 80086bc:	2a24      	cmp	r2, #36	; 0x24
 80086be:	bf01      	itttt	eq
 80086c0:	6923      	ldreq	r3, [r4, #16]
 80086c2:	61ab      	streq	r3, [r5, #24]
 80086c4:	6963      	ldreq	r3, [r4, #20]
 80086c6:	61eb      	streq	r3, [r5, #28]
 80086c8:	bf19      	ittee	ne
 80086ca:	3410      	addne	r4, #16
 80086cc:	f105 0018 	addne.w	r0, r5, #24
 80086d0:	f105 0020 	addeq.w	r0, r5, #32
 80086d4:	3418      	addeq	r4, #24
 80086d6:	e7e5      	b.n	80086a4 <_realloc_r+0x1f8>
 80086d8:	4621      	mov	r1, r4
 80086da:	f7fe fc5a 	bl	8006f92 <memmove>
 80086de:	e7e7      	b.n	80086b0 <_realloc_r+0x204>
 80086e0:	45d8      	cmp	r8, fp
 80086e2:	dc31      	bgt.n	8008748 <_realloc_r+0x29c>
 80086e4:	4628      	mov	r0, r5
 80086e6:	68eb      	ldr	r3, [r5, #12]
 80086e8:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80086ec:	60d3      	str	r3, [r2, #12]
 80086ee:	609a      	str	r2, [r3, #8]
 80086f0:	1f32      	subs	r2, r6, #4
 80086f2:	2a24      	cmp	r2, #36	; 0x24
 80086f4:	d824      	bhi.n	8008740 <_realloc_r+0x294>
 80086f6:	2a13      	cmp	r2, #19
 80086f8:	d908      	bls.n	800870c <_realloc_r+0x260>
 80086fa:	6823      	ldr	r3, [r4, #0]
 80086fc:	60ab      	str	r3, [r5, #8]
 80086fe:	6863      	ldr	r3, [r4, #4]
 8008700:	60eb      	str	r3, [r5, #12]
 8008702:	2a1b      	cmp	r2, #27
 8008704:	d80a      	bhi.n	800871c <_realloc_r+0x270>
 8008706:	3408      	adds	r4, #8
 8008708:	f105 0010 	add.w	r0, r5, #16
 800870c:	6823      	ldr	r3, [r4, #0]
 800870e:	6003      	str	r3, [r0, #0]
 8008710:	6863      	ldr	r3, [r4, #4]
 8008712:	6043      	str	r3, [r0, #4]
 8008714:	68a3      	ldr	r3, [r4, #8]
 8008716:	6083      	str	r3, [r0, #8]
 8008718:	465f      	mov	r7, fp
 800871a:	e7c9      	b.n	80086b0 <_realloc_r+0x204>
 800871c:	68a3      	ldr	r3, [r4, #8]
 800871e:	612b      	str	r3, [r5, #16]
 8008720:	68e3      	ldr	r3, [r4, #12]
 8008722:	616b      	str	r3, [r5, #20]
 8008724:	2a24      	cmp	r2, #36	; 0x24
 8008726:	bf01      	itttt	eq
 8008728:	6923      	ldreq	r3, [r4, #16]
 800872a:	61ab      	streq	r3, [r5, #24]
 800872c:	6963      	ldreq	r3, [r4, #20]
 800872e:	61eb      	streq	r3, [r5, #28]
 8008730:	bf19      	ittee	ne
 8008732:	3410      	addne	r4, #16
 8008734:	f105 0018 	addne.w	r0, r5, #24
 8008738:	f105 0020 	addeq.w	r0, r5, #32
 800873c:	3418      	addeq	r4, #24
 800873e:	e7e5      	b.n	800870c <_realloc_r+0x260>
 8008740:	4621      	mov	r1, r4
 8008742:	f7fe fc26 	bl	8006f92 <memmove>
 8008746:	e7e7      	b.n	8008718 <_realloc_r+0x26c>
 8008748:	4611      	mov	r1, r2
 800874a:	4650      	mov	r0, sl
 800874c:	f7fb ff4a 	bl	80045e4 <_malloc_r>
 8008750:	4683      	mov	fp, r0
 8008752:	2800      	cmp	r0, #0
 8008754:	f43f af6f 	beq.w	8008636 <_realloc_r+0x18a>
 8008758:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800875c:	f023 0301 	bic.w	r3, r3, #1
 8008760:	444b      	add	r3, r9
 8008762:	f1a0 0208 	sub.w	r2, r0, #8
 8008766:	4293      	cmp	r3, r2
 8008768:	d108      	bne.n	800877c <_realloc_r+0x2d0>
 800876a:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800876e:	f027 0703 	bic.w	r7, r7, #3
 8008772:	4437      	add	r7, r6
 8008774:	e6fb      	b.n	800856e <_realloc_r+0xc2>
 8008776:	bf00      	nop
 8008778:	20000148 	.word	0x20000148
 800877c:	1f32      	subs	r2, r6, #4
 800877e:	2a24      	cmp	r2, #36	; 0x24
 8008780:	d82d      	bhi.n	80087de <_realloc_r+0x332>
 8008782:	2a13      	cmp	r2, #19
 8008784:	d928      	bls.n	80087d8 <_realloc_r+0x32c>
 8008786:	6823      	ldr	r3, [r4, #0]
 8008788:	6003      	str	r3, [r0, #0]
 800878a:	6863      	ldr	r3, [r4, #4]
 800878c:	6043      	str	r3, [r0, #4]
 800878e:	2a1b      	cmp	r2, #27
 8008790:	d80e      	bhi.n	80087b0 <_realloc_r+0x304>
 8008792:	f104 0208 	add.w	r2, r4, #8
 8008796:	f100 0308 	add.w	r3, r0, #8
 800879a:	6811      	ldr	r1, [r2, #0]
 800879c:	6019      	str	r1, [r3, #0]
 800879e:	6851      	ldr	r1, [r2, #4]
 80087a0:	6059      	str	r1, [r3, #4]
 80087a2:	6892      	ldr	r2, [r2, #8]
 80087a4:	609a      	str	r2, [r3, #8]
 80087a6:	4621      	mov	r1, r4
 80087a8:	4650      	mov	r0, sl
 80087aa:	f7fb fe5b 	bl	8004464 <_free_r>
 80087ae:	e742      	b.n	8008636 <_realloc_r+0x18a>
 80087b0:	68a3      	ldr	r3, [r4, #8]
 80087b2:	6083      	str	r3, [r0, #8]
 80087b4:	68e3      	ldr	r3, [r4, #12]
 80087b6:	60c3      	str	r3, [r0, #12]
 80087b8:	2a24      	cmp	r2, #36	; 0x24
 80087ba:	bf01      	itttt	eq
 80087bc:	6923      	ldreq	r3, [r4, #16]
 80087be:	6103      	streq	r3, [r0, #16]
 80087c0:	6961      	ldreq	r1, [r4, #20]
 80087c2:	6141      	streq	r1, [r0, #20]
 80087c4:	bf19      	ittee	ne
 80087c6:	f104 0210 	addne.w	r2, r4, #16
 80087ca:	f100 0310 	addne.w	r3, r0, #16
 80087ce:	f104 0218 	addeq.w	r2, r4, #24
 80087d2:	f100 0318 	addeq.w	r3, r0, #24
 80087d6:	e7e0      	b.n	800879a <_realloc_r+0x2ee>
 80087d8:	4603      	mov	r3, r0
 80087da:	4622      	mov	r2, r4
 80087dc:	e7dd      	b.n	800879a <_realloc_r+0x2ee>
 80087de:	4621      	mov	r1, r4
 80087e0:	f7fe fbd7 	bl	8006f92 <memmove>
 80087e4:	e7df      	b.n	80087a6 <_realloc_r+0x2fa>
 80087e6:	4637      	mov	r7, r6
 80087e8:	e6c1      	b.n	800856e <_realloc_r+0xc2>
 80087ea:	431f      	orrs	r7, r3
 80087ec:	f8c9 7004 	str.w	r7, [r9, #4]
 80087f0:	6853      	ldr	r3, [r2, #4]
 80087f2:	f043 0301 	orr.w	r3, r3, #1
 80087f6:	6053      	str	r3, [r2, #4]
 80087f8:	e6d5      	b.n	80085a6 <_realloc_r+0xfa>
 80087fa:	bf00      	nop

080087fc <__ascii_wctomb>:
 80087fc:	b149      	cbz	r1, 8008812 <__ascii_wctomb+0x16>
 80087fe:	2aff      	cmp	r2, #255	; 0xff
 8008800:	bf85      	ittet	hi
 8008802:	238a      	movhi	r3, #138	; 0x8a
 8008804:	6003      	strhi	r3, [r0, #0]
 8008806:	700a      	strbls	r2, [r1, #0]
 8008808:	f04f 30ff 	movhi.w	r0, #4294967295
 800880c:	bf98      	it	ls
 800880e:	2001      	movls	r0, #1
 8008810:	4770      	bx	lr
 8008812:	4608      	mov	r0, r1
 8008814:	4770      	bx	lr
	...

08008818 <_wcrtomb_r>:
 8008818:	b5f0      	push	{r4, r5, r6, r7, lr}
 800881a:	4c09      	ldr	r4, [pc, #36]	; (8008840 <_wcrtomb_r+0x28>)
 800881c:	b085      	sub	sp, #20
 800881e:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 8008822:	4605      	mov	r5, r0
 8008824:	461e      	mov	r6, r3
 8008826:	b909      	cbnz	r1, 800882c <_wcrtomb_r+0x14>
 8008828:	460a      	mov	r2, r1
 800882a:	a901      	add	r1, sp, #4
 800882c:	47b8      	blx	r7
 800882e:	1c43      	adds	r3, r0, #1
 8008830:	bf01      	itttt	eq
 8008832:	2300      	moveq	r3, #0
 8008834:	6033      	streq	r3, [r6, #0]
 8008836:	238a      	moveq	r3, #138	; 0x8a
 8008838:	602b      	streq	r3, [r5, #0]
 800883a:	b005      	add	sp, #20
 800883c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800883e:	bf00      	nop
 8008840:	20000558 	.word	0x20000558

08008844 <__swhatbuf_r>:
 8008844:	b570      	push	{r4, r5, r6, lr}
 8008846:	460c      	mov	r4, r1
 8008848:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800884c:	2900      	cmp	r1, #0
 800884e:	b096      	sub	sp, #88	; 0x58
 8008850:	4615      	mov	r5, r2
 8008852:	461e      	mov	r6, r3
 8008854:	da07      	bge.n	8008866 <__swhatbuf_r+0x22>
 8008856:	89a1      	ldrh	r1, [r4, #12]
 8008858:	f011 0180 	ands.w	r1, r1, #128	; 0x80
 800885c:	d017      	beq.n	800888e <__swhatbuf_r+0x4a>
 800885e:	2100      	movs	r1, #0
 8008860:	2340      	movs	r3, #64	; 0x40
 8008862:	4608      	mov	r0, r1
 8008864:	e00f      	b.n	8008886 <__swhatbuf_r+0x42>
 8008866:	466a      	mov	r2, sp
 8008868:	f000 f89a 	bl	80089a0 <_fstat_r>
 800886c:	2800      	cmp	r0, #0
 800886e:	dbf2      	blt.n	8008856 <__swhatbuf_r+0x12>
 8008870:	9901      	ldr	r1, [sp, #4]
 8008872:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008876:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800887a:	4259      	negs	r1, r3
 800887c:	4159      	adcs	r1, r3
 800887e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008882:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008886:	6031      	str	r1, [r6, #0]
 8008888:	602b      	str	r3, [r5, #0]
 800888a:	b016      	add	sp, #88	; 0x58
 800888c:	bd70      	pop	{r4, r5, r6, pc}
 800888e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008892:	e7e6      	b.n	8008862 <__swhatbuf_r+0x1e>

08008894 <__smakebuf_r>:
 8008894:	898b      	ldrh	r3, [r1, #12]
 8008896:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008898:	079d      	lsls	r5, r3, #30
 800889a:	4606      	mov	r6, r0
 800889c:	460c      	mov	r4, r1
 800889e:	d507      	bpl.n	80088b0 <__smakebuf_r+0x1c>
 80088a0:	f104 0343 	add.w	r3, r4, #67	; 0x43
 80088a4:	6023      	str	r3, [r4, #0]
 80088a6:	6123      	str	r3, [r4, #16]
 80088a8:	2301      	movs	r3, #1
 80088aa:	6163      	str	r3, [r4, #20]
 80088ac:	b002      	add	sp, #8
 80088ae:	bd70      	pop	{r4, r5, r6, pc}
 80088b0:	ab01      	add	r3, sp, #4
 80088b2:	466a      	mov	r2, sp
 80088b4:	f7ff ffc6 	bl	8008844 <__swhatbuf_r>
 80088b8:	9900      	ldr	r1, [sp, #0]
 80088ba:	4605      	mov	r5, r0
 80088bc:	4630      	mov	r0, r6
 80088be:	f7fb fe91 	bl	80045e4 <_malloc_r>
 80088c2:	b948      	cbnz	r0, 80088d8 <__smakebuf_r+0x44>
 80088c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088c8:	059a      	lsls	r2, r3, #22
 80088ca:	d4ef      	bmi.n	80088ac <__smakebuf_r+0x18>
 80088cc:	f023 0303 	bic.w	r3, r3, #3
 80088d0:	f043 0302 	orr.w	r3, r3, #2
 80088d4:	81a3      	strh	r3, [r4, #12]
 80088d6:	e7e3      	b.n	80088a0 <__smakebuf_r+0xc>
 80088d8:	89a3      	ldrh	r3, [r4, #12]
 80088da:	6020      	str	r0, [r4, #0]
 80088dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80088e0:	81a3      	strh	r3, [r4, #12]
 80088e2:	9b00      	ldr	r3, [sp, #0]
 80088e4:	6163      	str	r3, [r4, #20]
 80088e6:	9b01      	ldr	r3, [sp, #4]
 80088e8:	6120      	str	r0, [r4, #16]
 80088ea:	b15b      	cbz	r3, 8008904 <__smakebuf_r+0x70>
 80088ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80088f0:	4630      	mov	r0, r6
 80088f2:	f000 f867 	bl	80089c4 <_isatty_r>
 80088f6:	b128      	cbz	r0, 8008904 <__smakebuf_r+0x70>
 80088f8:	89a3      	ldrh	r3, [r4, #12]
 80088fa:	f023 0303 	bic.w	r3, r3, #3
 80088fe:	f043 0301 	orr.w	r3, r3, #1
 8008902:	81a3      	strh	r3, [r4, #12]
 8008904:	89a3      	ldrh	r3, [r4, #12]
 8008906:	431d      	orrs	r5, r3
 8008908:	81a5      	strh	r5, [r4, #12]
 800890a:	e7cf      	b.n	80088ac <__smakebuf_r+0x18>

0800890c <__swbuf_r>:
 800890c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800890e:	460e      	mov	r6, r1
 8008910:	4614      	mov	r4, r2
 8008912:	4605      	mov	r5, r0
 8008914:	b118      	cbz	r0, 800891e <__swbuf_r+0x12>
 8008916:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8008918:	b90b      	cbnz	r3, 800891e <__swbuf_r+0x12>
 800891a:	f7fb fbe9 	bl	80040f0 <__sinit>
 800891e:	69a3      	ldr	r3, [r4, #24]
 8008920:	60a3      	str	r3, [r4, #8]
 8008922:	89a3      	ldrh	r3, [r4, #12]
 8008924:	0719      	lsls	r1, r3, #28
 8008926:	d529      	bpl.n	800897c <__swbuf_r+0x70>
 8008928:	6923      	ldr	r3, [r4, #16]
 800892a:	b33b      	cbz	r3, 800897c <__swbuf_r+0x70>
 800892c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008930:	b2f6      	uxtb	r6, r6
 8008932:	049a      	lsls	r2, r3, #18
 8008934:	4637      	mov	r7, r6
 8008936:	d52a      	bpl.n	800898e <__swbuf_r+0x82>
 8008938:	6823      	ldr	r3, [r4, #0]
 800893a:	6922      	ldr	r2, [r4, #16]
 800893c:	1a98      	subs	r0, r3, r2
 800893e:	6963      	ldr	r3, [r4, #20]
 8008940:	4283      	cmp	r3, r0
 8008942:	dc04      	bgt.n	800894e <__swbuf_r+0x42>
 8008944:	4621      	mov	r1, r4
 8008946:	4628      	mov	r0, r5
 8008948:	f7fe f8f0 	bl	8006b2c <_fflush_r>
 800894c:	b9e0      	cbnz	r0, 8008988 <__swbuf_r+0x7c>
 800894e:	68a3      	ldr	r3, [r4, #8]
 8008950:	3b01      	subs	r3, #1
 8008952:	60a3      	str	r3, [r4, #8]
 8008954:	6823      	ldr	r3, [r4, #0]
 8008956:	1c5a      	adds	r2, r3, #1
 8008958:	6022      	str	r2, [r4, #0]
 800895a:	701e      	strb	r6, [r3, #0]
 800895c:	6962      	ldr	r2, [r4, #20]
 800895e:	1c43      	adds	r3, r0, #1
 8008960:	429a      	cmp	r2, r3
 8008962:	d004      	beq.n	800896e <__swbuf_r+0x62>
 8008964:	89a3      	ldrh	r3, [r4, #12]
 8008966:	07db      	lsls	r3, r3, #31
 8008968:	d506      	bpl.n	8008978 <__swbuf_r+0x6c>
 800896a:	2e0a      	cmp	r6, #10
 800896c:	d104      	bne.n	8008978 <__swbuf_r+0x6c>
 800896e:	4621      	mov	r1, r4
 8008970:	4628      	mov	r0, r5
 8008972:	f7fe f8db 	bl	8006b2c <_fflush_r>
 8008976:	b938      	cbnz	r0, 8008988 <__swbuf_r+0x7c>
 8008978:	4638      	mov	r0, r7
 800897a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800897c:	4621      	mov	r1, r4
 800897e:	4628      	mov	r0, r5
 8008980:	f7fe fa44 	bl	8006e0c <__swsetup_r>
 8008984:	2800      	cmp	r0, #0
 8008986:	d0d1      	beq.n	800892c <__swbuf_r+0x20>
 8008988:	f04f 37ff 	mov.w	r7, #4294967295
 800898c:	e7f4      	b.n	8008978 <__swbuf_r+0x6c>
 800898e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008992:	81a3      	strh	r3, [r4, #12]
 8008994:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008996:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800899a:	6663      	str	r3, [r4, #100]	; 0x64
 800899c:	e7cc      	b.n	8008938 <__swbuf_r+0x2c>
	...

080089a0 <_fstat_r>:
 80089a0:	b538      	push	{r3, r4, r5, lr}
 80089a2:	4d07      	ldr	r5, [pc, #28]	; (80089c0 <_fstat_r+0x20>)
 80089a4:	2300      	movs	r3, #0
 80089a6:	4604      	mov	r4, r0
 80089a8:	4608      	mov	r0, r1
 80089aa:	4611      	mov	r1, r2
 80089ac:	602b      	str	r3, [r5, #0]
 80089ae:	f7f9 f8ba 	bl	8001b26 <_fstat>
 80089b2:	1c43      	adds	r3, r0, #1
 80089b4:	d102      	bne.n	80089bc <_fstat_r+0x1c>
 80089b6:	682b      	ldr	r3, [r5, #0]
 80089b8:	b103      	cbz	r3, 80089bc <_fstat_r+0x1c>
 80089ba:	6023      	str	r3, [r4, #0]
 80089bc:	bd38      	pop	{r3, r4, r5, pc}
 80089be:	bf00      	nop
 80089c0:	20000908 	.word	0x20000908

080089c4 <_isatty_r>:
 80089c4:	b538      	push	{r3, r4, r5, lr}
 80089c6:	4d06      	ldr	r5, [pc, #24]	; (80089e0 <_isatty_r+0x1c>)
 80089c8:	2300      	movs	r3, #0
 80089ca:	4604      	mov	r4, r0
 80089cc:	4608      	mov	r0, r1
 80089ce:	602b      	str	r3, [r5, #0]
 80089d0:	f7f9 f8b9 	bl	8001b46 <_isatty>
 80089d4:	1c43      	adds	r3, r0, #1
 80089d6:	d102      	bne.n	80089de <_isatty_r+0x1a>
 80089d8:	682b      	ldr	r3, [r5, #0]
 80089da:	b103      	cbz	r3, 80089de <_isatty_r+0x1a>
 80089dc:	6023      	str	r3, [r4, #0]
 80089de:	bd38      	pop	{r3, r4, r5, pc}
 80089e0:	20000908 	.word	0x20000908

080089e4 <__assert_func>:
 80089e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80089e6:	4614      	mov	r4, r2
 80089e8:	461a      	mov	r2, r3
 80089ea:	4b09      	ldr	r3, [pc, #36]	; (8008a10 <__assert_func+0x2c>)
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4605      	mov	r5, r0
 80089f0:	68d8      	ldr	r0, [r3, #12]
 80089f2:	b14c      	cbz	r4, 8008a08 <__assert_func+0x24>
 80089f4:	4b07      	ldr	r3, [pc, #28]	; (8008a14 <__assert_func+0x30>)
 80089f6:	9100      	str	r1, [sp, #0]
 80089f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80089fc:	4906      	ldr	r1, [pc, #24]	; (8008a18 <__assert_func+0x34>)
 80089fe:	462b      	mov	r3, r5
 8008a00:	f000 f844 	bl	8008a8c <fiprintf>
 8008a04:	f000 f854 	bl	8008ab0 <abort>
 8008a08:	4b04      	ldr	r3, [pc, #16]	; (8008a1c <__assert_func+0x38>)
 8008a0a:	461c      	mov	r4, r3
 8008a0c:	e7f3      	b.n	80089f6 <__assert_func+0x12>
 8008a0e:	bf00      	nop
 8008a10:	20000140 	.word	0x20000140
 8008a14:	08008f25 	.word	0x08008f25
 8008a18:	08008f32 	.word	0x08008f32
 8008a1c:	08008f60 	.word	0x08008f60

08008a20 <_calloc_r>:
 8008a20:	b538      	push	{r3, r4, r5, lr}
 8008a22:	fba1 1502 	umull	r1, r5, r1, r2
 8008a26:	b92d      	cbnz	r5, 8008a34 <_calloc_r+0x14>
 8008a28:	f7fb fddc 	bl	80045e4 <_malloc_r>
 8008a2c:	4604      	mov	r4, r0
 8008a2e:	b938      	cbnz	r0, 8008a40 <_calloc_r+0x20>
 8008a30:	4620      	mov	r0, r4
 8008a32:	bd38      	pop	{r3, r4, r5, pc}
 8008a34:	f7fb fc84 	bl	8004340 <__errno>
 8008a38:	230c      	movs	r3, #12
 8008a3a:	6003      	str	r3, [r0, #0]
 8008a3c:	2400      	movs	r4, #0
 8008a3e:	e7f7      	b.n	8008a30 <_calloc_r+0x10>
 8008a40:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008a44:	f022 0203 	bic.w	r2, r2, #3
 8008a48:	3a04      	subs	r2, #4
 8008a4a:	2a24      	cmp	r2, #36	; 0x24
 8008a4c:	d819      	bhi.n	8008a82 <_calloc_r+0x62>
 8008a4e:	2a13      	cmp	r2, #19
 8008a50:	d915      	bls.n	8008a7e <_calloc_r+0x5e>
 8008a52:	2a1b      	cmp	r2, #27
 8008a54:	e9c0 5500 	strd	r5, r5, [r0]
 8008a58:	d806      	bhi.n	8008a68 <_calloc_r+0x48>
 8008a5a:	f100 0308 	add.w	r3, r0, #8
 8008a5e:	2200      	movs	r2, #0
 8008a60:	e9c3 2200 	strd	r2, r2, [r3]
 8008a64:	609a      	str	r2, [r3, #8]
 8008a66:	e7e3      	b.n	8008a30 <_calloc_r+0x10>
 8008a68:	2a24      	cmp	r2, #36	; 0x24
 8008a6a:	e9c0 5502 	strd	r5, r5, [r0, #8]
 8008a6e:	bf11      	iteee	ne
 8008a70:	f100 0310 	addne.w	r3, r0, #16
 8008a74:	6105      	streq	r5, [r0, #16]
 8008a76:	f100 0318 	addeq.w	r3, r0, #24
 8008a7a:	6145      	streq	r5, [r0, #20]
 8008a7c:	e7ef      	b.n	8008a5e <_calloc_r+0x3e>
 8008a7e:	4603      	mov	r3, r0
 8008a80:	e7ed      	b.n	8008a5e <_calloc_r+0x3e>
 8008a82:	4629      	mov	r1, r5
 8008a84:	f7fb fc0d 	bl	80042a2 <memset>
 8008a88:	e7d2      	b.n	8008a30 <_calloc_r+0x10>
	...

08008a8c <fiprintf>:
 8008a8c:	b40e      	push	{r1, r2, r3}
 8008a8e:	b503      	push	{r0, r1, lr}
 8008a90:	4601      	mov	r1, r0
 8008a92:	ab03      	add	r3, sp, #12
 8008a94:	4805      	ldr	r0, [pc, #20]	; (8008aac <fiprintf+0x20>)
 8008a96:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a9a:	6800      	ldr	r0, [r0, #0]
 8008a9c:	9301      	str	r3, [sp, #4]
 8008a9e:	f7fd fa8d 	bl	8005fbc <_vfiprintf_r>
 8008aa2:	b002      	add	sp, #8
 8008aa4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008aa8:	b003      	add	sp, #12
 8008aaa:	4770      	bx	lr
 8008aac:	20000140 	.word	0x20000140

08008ab0 <abort>:
 8008ab0:	b508      	push	{r3, lr}
 8008ab2:	2006      	movs	r0, #6
 8008ab4:	f000 f82c 	bl	8008b10 <raise>
 8008ab8:	2001      	movs	r0, #1
 8008aba:	f7f8 ffe5 	bl	8001a88 <_exit>

08008abe <_raise_r>:
 8008abe:	291f      	cmp	r1, #31
 8008ac0:	b538      	push	{r3, r4, r5, lr}
 8008ac2:	4604      	mov	r4, r0
 8008ac4:	460d      	mov	r5, r1
 8008ac6:	d904      	bls.n	8008ad2 <_raise_r+0x14>
 8008ac8:	2316      	movs	r3, #22
 8008aca:	6003      	str	r3, [r0, #0]
 8008acc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ad0:	bd38      	pop	{r3, r4, r5, pc}
 8008ad2:	f8d0 2118 	ldr.w	r2, [r0, #280]	; 0x118
 8008ad6:	b112      	cbz	r2, 8008ade <_raise_r+0x20>
 8008ad8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008adc:	b94b      	cbnz	r3, 8008af2 <_raise_r+0x34>
 8008ade:	4620      	mov	r0, r4
 8008ae0:	f000 f830 	bl	8008b44 <_getpid_r>
 8008ae4:	462a      	mov	r2, r5
 8008ae6:	4601      	mov	r1, r0
 8008ae8:	4620      	mov	r0, r4
 8008aea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008aee:	f000 b817 	b.w	8008b20 <_kill_r>
 8008af2:	2b01      	cmp	r3, #1
 8008af4:	d00a      	beq.n	8008b0c <_raise_r+0x4e>
 8008af6:	1c59      	adds	r1, r3, #1
 8008af8:	d103      	bne.n	8008b02 <_raise_r+0x44>
 8008afa:	2316      	movs	r3, #22
 8008afc:	6003      	str	r3, [r0, #0]
 8008afe:	2001      	movs	r0, #1
 8008b00:	e7e6      	b.n	8008ad0 <_raise_r+0x12>
 8008b02:	2400      	movs	r4, #0
 8008b04:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008b08:	4628      	mov	r0, r5
 8008b0a:	4798      	blx	r3
 8008b0c:	2000      	movs	r0, #0
 8008b0e:	e7df      	b.n	8008ad0 <_raise_r+0x12>

08008b10 <raise>:
 8008b10:	4b02      	ldr	r3, [pc, #8]	; (8008b1c <raise+0xc>)
 8008b12:	4601      	mov	r1, r0
 8008b14:	6818      	ldr	r0, [r3, #0]
 8008b16:	f7ff bfd2 	b.w	8008abe <_raise_r>
 8008b1a:	bf00      	nop
 8008b1c:	20000140 	.word	0x20000140

08008b20 <_kill_r>:
 8008b20:	b538      	push	{r3, r4, r5, lr}
 8008b22:	4d07      	ldr	r5, [pc, #28]	; (8008b40 <_kill_r+0x20>)
 8008b24:	2300      	movs	r3, #0
 8008b26:	4604      	mov	r4, r0
 8008b28:	4608      	mov	r0, r1
 8008b2a:	4611      	mov	r1, r2
 8008b2c:	602b      	str	r3, [r5, #0]
 8008b2e:	f7f8 ff9b 	bl	8001a68 <_kill>
 8008b32:	1c43      	adds	r3, r0, #1
 8008b34:	d102      	bne.n	8008b3c <_kill_r+0x1c>
 8008b36:	682b      	ldr	r3, [r5, #0]
 8008b38:	b103      	cbz	r3, 8008b3c <_kill_r+0x1c>
 8008b3a:	6023      	str	r3, [r4, #0]
 8008b3c:	bd38      	pop	{r3, r4, r5, pc}
 8008b3e:	bf00      	nop
 8008b40:	20000908 	.word	0x20000908

08008b44 <_getpid_r>:
 8008b44:	f7f8 bf88 	b.w	8001a58 <_getpid>

08008b48 <_init>:
 8008b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b4a:	bf00      	nop
 8008b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b4e:	bc08      	pop	{r3}
 8008b50:	469e      	mov	lr, r3
 8008b52:	4770      	bx	lr

08008b54 <_fini>:
 8008b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b56:	bf00      	nop
 8008b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b5a:	bc08      	pop	{r3}
 8008b5c:	469e      	mov	lr, r3
 8008b5e:	4770      	bx	lr
