Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Jul 15 11:46:23 2025
| Host         : sidharth-Alienware-Aurora-Ryzen-Edition running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_utilization -hierarchical -file reports/imp_utilization.rpt
| Design       : fpgaTop
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                        Instance                                        |                               Module                               | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| fpgaTop                                                                                |                                                              (top) |      57795 |      53558 |     794 | 3443 | 46053 |     92 |     34 |         25 |
|   (fpgaTop)                                                                            |                                                              (top) |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|   ahbaxibridge                                                                         |                                                       ahbaxibridge |        180 |        180 |       0 |    0 |   295 |      0 |      0 |          0 |
|     (ahbaxibridge)                                                                     |                                                       ahbaxibridge |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     U0                                                                                 |                                    ahbaxibridge_ahblite_axi_bridge |        180 |        180 |       0 |    0 |   295 |      0 |      0 |          0 |
|       AHBLITE_AXI_CONTROL                                                              |                                   ahbaxibridge_ahblite_axi_control |         17 |         17 |       0 |    0 |     9 |      0 |      0 |          0 |
|       AHB_DATA_COUNTER                                                                 |                                      ahbaxibridge_ahb_data_counter |          5 |          5 |       0 |    0 |     5 |      0 |      0 |          0 |
|         AHB_SAMPLE_CNT_MODULE                                                          |                                           ahbaxibridge_counter_f_0 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |          0 |
|       AHB_IF                                                                           |                                                ahbaxibridge_ahb_if |         58 |         58 |       0 |    0 |   126 |      0 |      0 |          0 |
|       AXI_RCHANNEL                                                                     |                                          ahbaxibridge_axi_rchannel |         19 |         19 |       0 |    0 |     9 |      0 |      0 |          0 |
|       AXI_WCHANNEL                                                                     |                                          ahbaxibridge_axi_wchannel |         84 |         84 |       0 |    0 |   146 |      0 |      0 |          0 |
|         (AXI_WCHANNEL)                                                                 |                                          ahbaxibridge_axi_wchannel |         74 |         74 |       0 |    0 |   141 |      0 |      0 |          0 |
|         AXI_WRITE_CNT_MODULE                                                           |                                             ahbaxibridge_counter_f |         10 |         10 |       0 |    0 |     5 |      0 |      0 |          0 |
|   clkconverter                                                                         |                                                       clkconverter |        365 |        191 |     174 |    0 |   950 |      0 |      0 |          0 |
|     inst                                                                               |       clkconverter_axi_clock_converter_v2_1_30_axi_clock_converter |        365 |        191 |     174 |    0 |   950 |      0 |      0 |          0 |
|       (inst)                                                                           |       clkconverter_axi_clock_converter_v2_1_30_axi_clock_converter |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_clock_conv.gen_async_conv.asyncfifo_axi                                      |                               clkconverter_fifo_generator_v13_2_10 |        364 |        190 |     174 |    0 |   950 |      0 |      0 |          0 |
|         inst_fifo_gen                                                                  |                         clkconverter_fifo_generator_v13_2_10_synth |        364 |        190 |     174 |    0 |   950 |      0 |      0 |          0 |
|           gaxi_full_lite.gread_ch.grach2.axi_rach                                      |                                    clkconverter_fifo_generator_top |         75 |         39 |      36 |    0 |   188 |      0 |      0 |          0 |
|             grf.rf                                                                     |                                clkconverter_fifo_generator_ramfifo |         75 |         39 |      36 |    0 |   188 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                               |                                clkconverter_clk_x_pntrs__xdcDup__4 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                           |                                clkconverter_clk_x_pntrs__xdcDup__4 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                       |                                      clkconverter_xpm_cdc_gray__17 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                       |                                      clkconverter_xpm_cdc_gray__16 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                 |                                           clkconverter_rd_logic_21 |         13 |         13 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                      |                                            clkconverter_rd_fwft_27 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                              |                                 clkconverter_rd_status_flags_as_28 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                  |                                        clkconverter_rd_bin_cntr_29 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                 |                                           clkconverter_wr_logic_22 |          7 |          7 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                              |                                 clkconverter_wr_status_flags_as_25 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                  |                                        clkconverter_wr_bin_cntr_26 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                    |                                             clkconverter_memory_23 |         36 |          0 |      36 |    0 |    90 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                |                                             clkconverter_memory_23 |          0 |          0 |       0 |    0 |    45 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                          |                                               clkconverter_dmem_24 |         36 |          0 |      36 |    0 |    45 |      0 |      0 |          0 |
|               rstblk                                                                   |                          clkconverter_reset_blk_ramfifo__xdcDup__4 |          7 |          7 |       0 |    0 |    26 |      0 |      0 |          0 |
|                 (rstblk)                                                               |                          clkconverter_reset_blk_ramfifo__xdcDup__4 |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |                                 clkconverter_xpm_cdc_async_rst__12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |                    clkconverter_xpm_cdc_single__parameterized1__17 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |                    clkconverter_xpm_cdc_single__parameterized1__16 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |                                 clkconverter_xpm_cdc_async_rst__11 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gaxi_full_lite.gread_ch.grdch2.axi_rdch                                      |                    clkconverter_fifo_generator_top__parameterized2 |         86 |         38 |      48 |    0 |   230 |      0 |      0 |          0 |
|             grf.rf                                                                     |                clkconverter_fifo_generator_ramfifo__parameterized2 |         86 |         38 |      48 |    0 |   230 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                               |                                           clkconverter_clk_x_pntrs |         11 |         11 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                           |                                           clkconverter_clk_x_pntrs |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                       |                                          clkconverter_xpm_cdc_gray |          4 |          4 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                       |                                      clkconverter_xpm_cdc_gray__18 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                 |                                           clkconverter_rd_logic_14 |         13 |         13 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                      |                                            clkconverter_rd_fwft_18 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                              |                                 clkconverter_rd_status_flags_as_19 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                  |                                        clkconverter_rd_bin_cntr_20 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                 |                                           clkconverter_wr_logic_15 |          7 |          7 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                              |                                 clkconverter_wr_status_flags_as_16 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                  |                                        clkconverter_wr_bin_cntr_17 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                    |                                clkconverter_memory__parameterized2 |         48 |          0 |      48 |    0 |   132 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                |                                clkconverter_memory__parameterized2 |          0 |          0 |       0 |    0 |    66 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                          |                                  clkconverter_dmem__parameterized2 |         48 |          0 |      48 |    0 |    66 |      0 |      0 |          0 |
|               rstblk                                                                   |                                     clkconverter_reset_blk_ramfifo |          7 |          7 |       0 |    0 |    26 |      0 |      0 |          0 |
|                 (rstblk)                                                               |                                     clkconverter_reset_blk_ramfifo |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |                                     clkconverter_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |                        clkconverter_xpm_cdc_single__parameterized1 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |                    clkconverter_xpm_cdc_single__parameterized1__18 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |                                 clkconverter_xpm_cdc_async_rst__13 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                     |                         clkconverter_fifo_generator_top__xdcDup__1 |         75 |         39 |      36 |    0 |   188 |      0 |      0 |          0 |
|             grf.rf                                                                     |                     clkconverter_fifo_generator_ramfifo__xdcDup__1 |         75 |         39 |      36 |    0 |   188 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                               |                                clkconverter_clk_x_pntrs__xdcDup__1 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                           |                                clkconverter_clk_x_pntrs__xdcDup__1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                       |                                      clkconverter_xpm_cdc_gray__11 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                       |                                      clkconverter_xpm_cdc_gray__10 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                 |                                            clkconverter_rd_logic_7 |         13 |         13 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                      |                                            clkconverter_rd_fwft_11 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                              |                                 clkconverter_rd_status_flags_as_12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                  |                                        clkconverter_rd_bin_cntr_13 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                 |                                            clkconverter_wr_logic_8 |          7 |          7 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                              |                                  clkconverter_wr_status_flags_as_9 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                  |                                        clkconverter_wr_bin_cntr_10 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                    |                                                clkconverter_memory |         36 |          0 |      36 |    0 |    90 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                |                                                clkconverter_memory |          0 |          0 |       0 |    0 |    45 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                          |                                                  clkconverter_dmem |         36 |          0 |      36 |    0 |    45 |      0 |      0 |          0 |
|               rstblk                                                                   |                          clkconverter_reset_blk_ramfifo__xdcDup__1 |          7 |          7 |       0 |    0 |    26 |      0 |      0 |          0 |
|                 (rstblk)                                                               |                          clkconverter_reset_blk_ramfifo__xdcDup__1 |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |                                  clkconverter_xpm_cdc_async_rst__6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |                    clkconverter_xpm_cdc_single__parameterized1__11 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |                    clkconverter_xpm_cdc_single__parameterized1__10 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |                                  clkconverter_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                     |                    clkconverter_fifo_generator_top__parameterized0 |         88 |         38 |      50 |    0 |   244 |      0 |      0 |          0 |
|             grf.rf                                                                     |                clkconverter_fifo_generator_ramfifo__parameterized0 |         88 |         38 |      50 |    0 |   244 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                               |                                clkconverter_clk_x_pntrs__xdcDup__2 |         11 |         11 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                           |                                clkconverter_clk_x_pntrs__xdcDup__2 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                       |                                      clkconverter_xpm_cdc_gray__13 |          4 |          4 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                       |                                      clkconverter_xpm_cdc_gray__12 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                 |                                            clkconverter_rd_logic_0 |         13 |         13 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                      |                                             clkconverter_rd_fwft_4 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                              |                                  clkconverter_rd_status_flags_as_5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                  |                                         clkconverter_rd_bin_cntr_6 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                 |                                            clkconverter_wr_logic_1 |          7 |          7 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                              |                                  clkconverter_wr_status_flags_as_2 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                  |                                         clkconverter_wr_bin_cntr_3 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                    |                                clkconverter_memory__parameterized0 |         50 |          0 |      50 |    0 |   146 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                |                                clkconverter_memory__parameterized0 |          0 |          0 |       0 |    0 |    73 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                          |                                  clkconverter_dmem__parameterized0 |         50 |          0 |      50 |    0 |    73 |      0 |      0 |          0 |
|               rstblk                                                                   |                          clkconverter_reset_blk_ramfifo__xdcDup__2 |          7 |          7 |       0 |    0 |    26 |      0 |      0 |          0 |
|                 (rstblk)                                                               |                          clkconverter_reset_blk_ramfifo__xdcDup__2 |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |                                  clkconverter_xpm_cdc_async_rst__8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |                    clkconverter_xpm_cdc_single__parameterized1__13 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |                    clkconverter_xpm_cdc_single__parameterized1__12 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |                                  clkconverter_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                     |                    clkconverter_fifo_generator_top__parameterized1 |         42 |         38 |       4 |    0 |   100 |      0 |      0 |          0 |
|             grf.rf                                                                     |                clkconverter_fifo_generator_ramfifo__parameterized1 |         42 |         38 |       4 |    0 |   100 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                               |                                clkconverter_clk_x_pntrs__xdcDup__3 |         11 |         11 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                           |                                clkconverter_clk_x_pntrs__xdcDup__3 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 rd_pntr_cdc_inst                                                       |                                      clkconverter_xpm_cdc_gray__15 |          4 |          4 |       0 |    0 |    20 |      0 |      0 |          0 |
|                 wr_pntr_cdc_inst                                                       |                                      clkconverter_xpm_cdc_gray__14 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                 |                                              clkconverter_rd_logic |         13 |         13 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 gr1.gr1_int.rfwft                                                      |                                               clkconverter_rd_fwft |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 gras.rsts                                                              |                                    clkconverter_rd_status_flags_as |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 rpntr                                                                  |                                           clkconverter_rd_bin_cntr |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                 |                                              clkconverter_wr_logic |          7 |          7 |       0 |    0 |    14 |      0 |      0 |          0 |
|                 gwas.wsts                                                              |                                    clkconverter_wr_status_flags_as |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 wpntr                                                                  |                                           clkconverter_wr_bin_cntr |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|               gntv_or_sync_fifo.mem                                                    |                                clkconverter_memory__parameterized1 |          4 |          0 |       4 |    0 |     2 |      0 |      0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                |                                clkconverter_memory__parameterized1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 gdm.dm_gen.dm                                                          |                                  clkconverter_dmem__parameterized1 |          4 |          0 |       4 |    0 |     1 |      0 |      0 |          0 |
|               rstblk                                                                   |                          clkconverter_reset_blk_ramfifo__xdcDup__3 |          7 |          7 |       0 |    0 |    26 |      0 |      0 |          0 |
|                 (rstblk)                                                               |                          clkconverter_reset_blk_ramfifo__xdcDup__3 |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |                                 clkconverter_xpm_cdc_async_rst__10 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |                    clkconverter_xpm_cdc_single__parameterized1__15 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |                    clkconverter_xpm_cdc_single__parameterized1__14 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |                                  clkconverter_xpm_cdc_async_rst__9 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|   dbg_hub                                                                              |                                                            dbg_hub |        445 |        421 |      24 |    0 |   741 |      0 |      0 |          0 |
|     (dbg_hub)                                                                          |                                                            dbg_hub |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     inst                                                                               |                                         dbg_hub_xsdbm_v3_0_2_xsdbm |        445 |        421 |      24 |    0 |   741 |      0 |      0 |          0 |
|       BSCANID.u_xsdbm_id                                                               |                                      dbg_hub_xsdbm_v3_0_2_xsdbm_id |        445 |        421 |      24 |    0 |   741 |      0 |      0 |          0 |
|         (BSCANID.u_xsdbm_id)                                                           |                                      dbg_hub_xsdbm_v3_0_2_xsdbm_id |         35 |         35 |       0 |    0 |    34 |      0 |      0 |          0 |
|         CORE_XSDB.UUT_MASTER                                                           |                                     dbg_hub_xsdbm_v3_0_2_icon2xsdb |        269 |        245 |      24 |    0 |   554 |      0 |      0 |          0 |
|           U_ICON_INTERFACE                                                             |                                            dbg_hub_xsdbm_v3_0_2_if |        161 |        137 |      24 |    0 |   450 |      0 |      0 |          0 |
|             (U_ICON_INTERFACE)                                                         |                                            dbg_hub_xsdbm_v3_0_2_if |          6 |          6 |       0 |    0 |    15 |      0 |      0 |          0 |
|             U_CMD1                                                                     |                                       dbg_hub_xsdbm_v3_0_2_ctl_reg |          2 |          2 |       0 |    0 |    10 |      0 |      0 |          0 |
|             U_CMD2                                                                     |                                      dbg_hub_xsdbm_v3_0_2_stat_reg |          5 |          5 |       0 |    0 |    22 |      0 |      0 |          0 |
|             U_CMD3                                                                     |                      dbg_hub_xsdbm_v3_0_2_stat_reg__parameterized0 |          4 |          4 |       0 |    0 |    18 |      0 |      0 |          0 |
|             U_CMD4                                                                     |                       dbg_hub_xsdbm_v3_0_2_ctl_reg__parameterized0 |          9 |          9 |       0 |    0 |    62 |      0 |      0 |          0 |
|             U_CMD5                                                                     |                       dbg_hub_xsdbm_v3_0_2_ctl_reg__parameterized1 |          9 |          9 |       0 |    0 |    42 |      0 |      0 |          0 |
|             U_CMD6_RD                                                                  |                                         dbg_hub_xsdbm_v3_0_2_rdreg |         67 |         55 |      12 |    0 |   134 |      0 |      0 |          0 |
|               (U_CMD6_RD)                                                              |                                         dbg_hub_xsdbm_v3_0_2_rdreg |          2 |          2 |       0 |    0 |    20 |      0 |      0 |          0 |
|               U_RD_FIFO                                                                |                                        dbg_hub_xsdbm_v3_0_2_rdfifo |         65 |         53 |      12 |    0 |   114 |      0 |      0 |          0 |
|                 (U_RD_FIFO)                                                            |                                        dbg_hub_xsdbm_v3_0_2_rdfifo |         18 |         18 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst                                  |                     dbg_hub_fifo_generator_v13_1_5__parameterized0 |         47 |         35 |      12 |    0 |   114 |      0 |      0 |          0 |
|                   (SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst)                              |                     dbg_hub_fifo_generator_v13_1_5__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                        |               dbg_hub_fifo_generator_v13_1_5_synth__parameterized0 |         47 |         35 |      12 |    0 |   114 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                       |                         dbg_hub_fifo_generator_top__parameterized0 |         47 |         35 |      12 |    0 |   114 |      0 |      0 |          0 |
|                       grf.rf                                                           |                     dbg_hub_fifo_generator_ramfifo__parameterized0 |         47 |         35 |      12 |    0 |   114 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gcx.clkx                                     |                                              dbg_hub_clk_x_pntrs_7 |         12 |         12 |       0 |    0 |    32 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.gcx.clkx)                                 |                                              dbg_hub_clk_x_pntrs_7 |         10 |         10 |       0 |    0 |    16 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                         |                         dbg_hub_synchronizer_ff__parameterized0_19 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                         |                         dbg_hub_synchronizer_ff__parameterized0_20 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                         |                         dbg_hub_synchronizer_ff__parameterized0_21 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                         |                         dbg_hub_synchronizer_ff__parameterized0_22 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                       |                                   dbg_hub_rd_logic__parameterized0 |         14 |         14 |       0 |    0 |    19 |      0 |      0 |          0 |
|                           gr1.gr1_int.rfwft                                            |                                                    dbg_hub_rd_fwft |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                           gras.rsts                                                    |                                      dbg_hub_rd_status_flags_as_17 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           grhf.rhf                                                     |                       dbg_hub_rd_handshaking_flags__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           rpntr                                                        |                                             dbg_hub_rd_bin_cntr_18 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                       |                                   dbg_hub_wr_logic__parameterized0 |          5 |          5 |       0 |    0 |    15 |      0 |      0 |          0 |
|                           gwas.wsts                                                    |                                      dbg_hub_wr_status_flags_as_14 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           gwhf.whf                                                     |                                    dbg_hub_wr_handshaking_flags_15 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           wpntr                                                        |                                             dbg_hub_wr_bin_cntr_16 |          3 |          3 |       0 |    0 |    12 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                          |                                     dbg_hub_memory__parameterized0 |         12 |          0 |      12 |    0 |    32 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                      |                                     dbg_hub_memory__parameterized0 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                                |                                                    dbg_hub_dmem_13 |         12 |          0 |      12 |    0 |    16 |      0 |      0 |          0 |
|                         rstblk                                                         |                                        dbg_hub_reset_blk_ramfifo_8 |          4 |          4 |       0 |    0 |    16 |      0 |      0 |          0 |
|                           (rstblk)                                                     |                                        dbg_hub_reset_blk_ramfifo_8 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |                                          dbg_hub_synchronizer_ff_9 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |                                         dbg_hub_synchronizer_ff_10 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |                                         dbg_hub_synchronizer_ff_11 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |                                         dbg_hub_synchronizer_ff_12 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             U_CMD6_WR                                                                  |                                         dbg_hub_xsdbm_v3_0_2_wrreg |         46 |         34 |      12 |    0 |   110 |      0 |      0 |          0 |
|               (U_CMD6_WR)                                                              |                                         dbg_hub_xsdbm_v3_0_2_wrreg |          2 |          2 |       0 |    0 |    20 |      0 |      0 |          0 |
|               U_WR_FIFO                                                                |                                        dbg_hub_xsdbm_v3_0_2_wrfifo |         44 |         32 |      12 |    0 |    90 |      0 |      0 |          0 |
|                 (U_WR_FIFO)                                                            |                                        dbg_hub_xsdbm_v3_0_2_wrfifo |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst                                  |                                     dbg_hub_fifo_generator_v13_1_5 |         42 |         30 |      12 |    0 |    90 |      0 |      0 |          0 |
|                   (SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst)                              |                                     dbg_hub_fifo_generator_v13_1_5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   inst_fifo_gen                                                        |                               dbg_hub_fifo_generator_v13_1_5_synth |         42 |         30 |      12 |    0 |    90 |      0 |      0 |          0 |
|                     gconvfifo.rf                                                       |                                         dbg_hub_fifo_generator_top |         42 |         30 |      12 |    0 |    90 |      0 |      0 |          0 |
|                       grf.rf                                                           |                                     dbg_hub_fifo_generator_ramfifo |         42 |         30 |      12 |    0 |    90 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gcx.clkx                                     |                                                dbg_hub_clk_x_pntrs |         11 |         11 |       0 |    0 |    32 |      0 |      0 |          0 |
|                           (gntv_or_sync_fifo.gcx.clkx)                                 |                                                dbg_hub_clk_x_pntrs |          9 |          9 |       0 |    0 |    16 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                         |                            dbg_hub_synchronizer_ff__parameterized0 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                         |                          dbg_hub_synchronizer_ff__parameterized0_4 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                         |                          dbg_hub_synchronizer_ff__parameterized0_5 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                         |                          dbg_hub_synchronizer_ff__parameterized0_6 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                       |                                                   dbg_hub_rd_logic |         10 |         10 |       0 |    0 |    11 |      0 |      0 |          0 |
|                           gras.rsts                                                    |                                         dbg_hub_rd_status_flags_as |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           grhf.rhf                                                     |                                       dbg_hub_rd_handshaking_flags |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           rpntr                                                        |                                                dbg_hub_rd_bin_cntr |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                       |                                                   dbg_hub_wr_logic |          5 |          5 |       0 |    0 |    15 |      0 |      0 |          0 |
|                           gwas.wsts                                                    |                                         dbg_hub_wr_status_flags_as |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                           gwhf.whf                                                     |                                       dbg_hub_wr_handshaking_flags |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           wpntr                                                        |                                                dbg_hub_wr_bin_cntr |          3 |          3 |       0 |    0 |    12 |      0 |      0 |          0 |
|                         gntv_or_sync_fifo.mem                                          |                                                     dbg_hub_memory |         12 |          0 |      12 |    0 |    16 |      0 |      0 |          0 |
|                           gdm.dm_gen.dm                                                |                                                       dbg_hub_dmem |         12 |          0 |      12 |    0 |    16 |      0 |      0 |          0 |
|                         rstblk                                                         |                                          dbg_hub_reset_blk_ramfifo |          4 |          4 |       0 |    0 |    16 |      0 |      0 |          0 |
|                           (rstblk)                                                     |                                          dbg_hub_reset_blk_ramfifo |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |                                            dbg_hub_synchronizer_ff |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |                                          dbg_hub_synchronizer_ff_1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |                                          dbg_hub_synchronizer_ff_2 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |                                          dbg_hub_synchronizer_ff_3 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             U_CMD7_CTL                                                                 |                       dbg_hub_xsdbm_v3_0_2_ctl_reg__parameterized2 |          2 |          2 |       0 |    0 |    12 |      0 |      0 |          0 |
|             U_CMD7_STAT                                                                |                    dbg_hub_xsdbm_v3_0_2_stat_reg__parameterized0_0 |          4 |          4 |       0 |    0 |    18 |      0 |      0 |          0 |
|             U_STATIC_STATUS                                                            |                              dbg_hub_xsdbm_v3_0_2_if_static_status |          9 |          9 |       0 |    0 |     7 |      0 |      0 |          0 |
|           U_XSDB_ADDRESS_CONTROLLER                                                    |                                      dbg_hub_xsdbm_v3_0_2_addr_ctl |         18 |         18 |       0 |    0 |    19 |      0 |      0 |          0 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                               |                               dbg_hub_xsdbm_v3_0_2_burst_wdlen_ctl |         23 |         23 |       0 |    0 |    20 |      0 |      0 |          0 |
|           U_XSDB_BUS_CONTROLLER                                                        |                                       dbg_hub_xsdbm_v3_0_2_bus_ctl |         69 |         69 |       0 |    0 |    48 |      0 |      0 |          0 |
|             (U_XSDB_BUS_CONTROLLER)                                                    |                                       dbg_hub_xsdbm_v3_0_2_bus_ctl |         11 |         11 |       0 |    0 |    37 |      0 |      0 |          0 |
|             U_RD_ABORT_FLAG                                                            |                   dbg_hub_xsdbm_v3_0_2_bus_ctl_flg__parameterized0 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |          0 |
|             U_RD_REQ_FLAG                                                              |                                   dbg_hub_xsdbm_v3_0_2_bus_ctl_flg |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|             U_TIMER                                                                    |                                   dbg_hub_xsdbm_v3_0_2_bus_ctl_cnt |         47 |         47 |       0 |    0 |     8 |      0 |      0 |          0 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                |                                dbg_hub_xsdbm_v3_0_2_bus_mstr2sl_if |          0 |          0 |       0 |    0 |    17 |      0 |      0 |          0 |
|             (U_XSDB_BUS_MSTR2SL_PORT_IFACE)                                            |                                dbg_hub_xsdbm_v3_0_2_bus_mstr2sl_if |          0 |          0 |       0 |    0 |    17 |      0 |      0 |          0 |
|             U_RD_DIN_BUS_MUX                                                           |                                   dbg_hub_ltlib_v1_0_2_generic_mux |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         CORE_XSDB.U_ICON                                                               |                                          dbg_hub_xsdbm_v3_0_2_icon |         17 |         17 |       0 |    0 |    28 |      0 |      0 |          0 |
|           (CORE_XSDB.U_ICON)                                                           |                                          dbg_hub_xsdbm_v3_0_2_icon |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           U_CMD                                                                        |                                    dbg_hub_xsdbm_v3_0_2_cmd_decode |          9 |          9 |       0 |    0 |    10 |      0 |      0 |          0 |
|           U_STAT                                                                       |                                          dbg_hub_xsdbm_v3_0_2_stat |          5 |          5 |       0 |    0 |     7 |      0 |      0 |          0 |
|           U_SYNC                                                                       |                                          dbg_hub_xsdbm_v3_0_2_sync |          3 |          3 |       0 |    0 |     8 |      0 |      0 |          0 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                  |                                         dbg_hub_ltlib_v1_0_2_bscan |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                |                                  dbg_hub_xsdbm_v3_0_2_bscan_switch |        124 |        124 |       0 |    0 |   125 |      0 |      0 |          0 |
|   ddr3                                                                                 |                                                               ddr3 |       5550 |       4881 |     450 |  219 |  5054 |      0 |      0 |          0 |
|     (ddr3)                                                                             |                                                               ddr3 |        216 |          0 |     216 |    0 |     0 |      0 |      0 |          0 |
|     u_ddr3_mig                                                                         |                                                           ddr3_mig |       5334 |       4881 |     234 |  219 |  5054 |      0 |      0 |          0 |
|       temp_mon_enabled.u_tempmon                                                       |                                      ddr3_mig_7series_v4_2_tempmon |         38 |         38 |       0 |    0 |   122 |      0 |      0 |          0 |
|       u_ddr3_clk_ibuf                                                                  |                                     ddr3_mig_7series_v4_2_clk_ibuf |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       u_ddr3_infrastructure                                                            |                               ddr3_mig_7series_v4_2_infrastructure |          6 |          6 |       0 |    0 |    32 |      0 |      0 |          0 |
|       u_iodelay_ctrl                                                                   |                                 ddr3_mig_7series_v4_2_iodelay_ctrl |          2 |          2 |       0 |    0 |    15 |      0 |      0 |          0 |
|       u_memc_ui_top_axi                                                                |                              ddr3_mig_7series_v4_2_memc_ui_top_axi |       5291 |       4838 |     234 |  219 |  4885 |      0 |      0 |          0 |
|         (u_memc_ui_top_axi)                                                            |                              ddr3_mig_7series_v4_2_memc_ui_top_axi |          8 |          8 |       0 |    0 |     2 |      0 |      0 |          0 |
|         mem_intfc0                                                                     |                                    ddr3_mig_7series_v4_2_mem_intfc |       3388 |       3333 |      38 |   17 |  2828 |      0 |      0 |          0 |
|           ddr_phy_top0                                                                 |                                  ddr3_mig_7series_v4_2_ddr_phy_top |       2777 |       2731 |      30 |   16 |  2301 |      0 |      0 |          0 |
|             (ddr_phy_top0)                                                             |                                  ddr3_mig_7series_v4_2_ddr_phy_top |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|             u_ddr_calib_top                                                            |                                ddr3_mig_7series_v4_2_ddr_calib_top |       2258 |       2244 |       0 |   14 |  1980 |      0 |      0 |          0 |
|               (u_ddr_calib_top)                                                        |                                ddr3_mig_7series_v4_2_ddr_calib_top |         98 |         97 |       0 |    1 |    29 |      0 |      0 |          0 |
|               ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                        |                                ddr3_mig_7series_v4_2_ddr_phy_rdlvl |        539 |        539 |       0 |    0 |   872 |      0 |      0 |          0 |
|               ddr_phy_tempmon_0                                                        |                              ddr3_mig_7series_v4_2_ddr_phy_tempmon |        257 |        257 |       0 |    0 |   229 |      0 |      0 |          0 |
|               dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                            |                     ddr3_mig_7series_v4_2_ddr_phy_dqs_found_cal_hr |        146 |        145 |       0 |    1 |    91 |      0 |      0 |          0 |
|               mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                |                    ddr3_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay |         17 |         16 |       0 |    1 |    16 |      0 |      0 |          0 |
|               mb_wrlvl_inst.u_ddr_phy_wrlvl                                            |                                ddr3_mig_7series_v4_2_ddr_phy_wrlvl |        265 |        264 |       0 |    1 |   160 |      0 |      0 |          0 |
|               u_ddr_phy_init                                                           |                                 ddr3_mig_7series_v4_2_ddr_phy_init |        801 |        797 |       0 |    4 |   279 |      0 |      0 |          0 |
|               u_ddr_phy_wrcal                                                          |                                ddr3_mig_7series_v4_2_ddr_phy_wrcal |        163 |        157 |       0 |    6 |   304 |      0 |      0 |          0 |
|             u_ddr_mc_phy_wrapper                                                       |                           ddr3_mig_7series_v4_2_ddr_mc_phy_wrapper |        516 |        484 |      30 |    2 |   321 |      0 |      0 |          0 |
|               (u_ddr_mc_phy_wrapper)                                                   |                           ddr3_mig_7series_v4_2_ddr_mc_phy_wrapper |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|               u_ddr_mc_phy                                                             |                                   ddr3_mig_7series_v4_2_ddr_mc_phy |        516 |        484 |      30 |    2 |   297 |      0 |      0 |          0 |
|                 (u_ddr_mc_phy)                                                         |                                   ddr3_mig_7series_v4_2_ddr_mc_phy |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 ddr_phy_4lanes_0.u_ddr_phy_4lanes                                      |                               ddr3_mig_7series_v4_2_ddr_phy_4lanes |        516 |        484 |      30 |    2 |   281 |      0 |      0 |          0 |
|                   (ddr_phy_4lanes_0.u_ddr_phy_4lanes)                                  |                               ddr3_mig_7series_v4_2_ddr_phy_4lanes |          6 |          5 |       0 |    1 |    20 |      0 |      0 |          0 |
|                   ddr_byte_lane_A.ddr_byte_lane_A                                      |                                ddr3_mig_7series_v4_2_ddr_byte_lane |         51 |         21 |      30 |    0 |    20 |      0 |      0 |          0 |
|                     (ddr_byte_lane_A.ddr_byte_lane_A)                                  |                                ddr3_mig_7series_v4_2_ddr_byte_lane |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                  |                            ddr3_mig_7series_v4_2_ddr_byte_group_io |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                  |           ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_84 |         50 |         20 |      30 |    0 |    19 |      0 |      0 |          0 |
|                   ddr_byte_lane_B.ddr_byte_lane_B                                      |                ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized0 |         24 |         24 |       0 |    0 |    19 |      0 |      0 |          0 |
|                     (ddr_byte_lane_B.ddr_byte_lane_B)                                  |                ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized0 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                  |            ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                  |           ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_83 |         15 |         15 |       0 |    0 |    19 |      0 |      0 |          0 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                                      |                ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized1 |        224 |        224 |       0 |    0 |   111 |      0 |      0 |          0 |
|                     (ddr_byte_lane_C.ddr_byte_lane_C)                                  |                ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized1 |          7 |          7 |       0 |    0 |    69 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                  |         ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized1_80 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                      |                          ddr3_mig_7series_v4_2_ddr_if_post_fifo_81 |        195 |        195 |       0 |    0 |    17 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                  |           ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_82 |         22 |         22 |       0 |    0 |    24 |      0 |      0 |          0 |
|                   ddr_byte_lane_D.ddr_byte_lane_D                                      |                ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized2 |        212 |        211 |       0 |    1 |   111 |      0 |      0 |          0 |
|                     (ddr_byte_lane_D.ddr_byte_lane_D)                                  |                ddr3_mig_7series_v4_2_ddr_byte_lane__parameterized2 |          0 |          0 |       0 |    0 |    69 |      0 |      0 |          0 |
|                     ddr_byte_group_io                                                  |            ddr3_mig_7series_v4_2_ddr_byte_group_io__parameterized1 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |          0 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                      |                             ddr3_mig_7series_v4_2_ddr_if_post_fifo |        189 |        189 |       0 |    0 |    17 |      0 |      0 |          0 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                                  |              ddr3_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1 |         21 |         21 |       0 |    0 |    24 |      0 |      0 |          0 |
|           mc0                                                                          |                                           ddr3_mig_7series_v4_2_mc |        615 |        606 |       8 |    1 |   527 |      0 |      0 |          0 |
|             (mc0)                                                                      |                                           ddr3_mig_7series_v4_2_mc |          6 |          6 |       0 |    0 |    73 |      0 |      0 |          0 |
|             bank_mach0                                                                 |                                    ddr3_mig_7series_v4_2_bank_mach |        497 |        497 |       0 |    0 |   362 |      0 |      0 |          0 |
|               arb_mux0                                                                 |                                      ddr3_mig_7series_v4_2_arb_mux |        195 |        195 |       0 |    0 |    45 |      0 |      0 |          0 |
|                 arb_row_col0                                                           |                                  ddr3_mig_7series_v4_2_arb_row_col |        195 |        195 |       0 |    0 |    40 |      0 |      0 |          0 |
|                   (arb_row_col0)                                                       |                                  ddr3_mig_7series_v4_2_arb_row_col |          2 |          2 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   col_arb0                                                             |              ddr3_mig_7series_v4_2_round_robin_arb__parameterized1 |         65 |         65 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   config_arb0                                                          |           ddr3_mig_7series_v4_2_round_robin_arb__parameterized1_76 |         17 |         17 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   pre_4_1_1T_arb.pre_arb0                                              |           ddr3_mig_7series_v4_2_round_robin_arb__parameterized1_77 |         47 |         47 |       0 |    0 |     8 |      0 |      0 |          0 |
|                   row_arb0                                                             |           ddr3_mig_7series_v4_2_round_robin_arb__parameterized1_78 |         65 |         65 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 arb_select0                                                            |                                   ddr3_mig_7series_v4_2_arb_select |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|               bank_cntrl[0].bank0                                                      |                                   ddr3_mig_7series_v4_2_bank_cntrl |         72 |         72 |       0 |    0 |    75 |      0 |      0 |          0 |
|                 bank_compare0                                                          |                              ddr3_mig_7series_v4_2_bank_compare_75 |          8 |          8 |       0 |    0 |    35 |      0 |      0 |          0 |
|                 bank_queue0                                                            |                                   ddr3_mig_7series_v4_2_bank_queue |         42 |         42 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 bank_state0                                                            |                                   ddr3_mig_7series_v4_2_bank_state |         23 |         23 |       0 |    0 |    22 |      0 |      0 |          0 |
|               bank_cntrl[1].bank0                                                      |                   ddr3_mig_7series_v4_2_bank_cntrl__parameterized0 |         69 |         69 |       0 |    0 |    73 |      0 |      0 |          0 |
|                 bank_compare0                                                          |                              ddr3_mig_7series_v4_2_bank_compare_74 |         13 |         13 |       0 |    0 |    35 |      0 |      0 |          0 |
|                 bank_queue0                                                            |                   ddr3_mig_7series_v4_2_bank_queue__parameterized0 |         36 |         36 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 bank_state0                                                            |                   ddr3_mig_7series_v4_2_bank_state__parameterized0 |         21 |         21 |       0 |    0 |    20 |      0 |      0 |          0 |
|               bank_cntrl[2].bank0                                                      |                   ddr3_mig_7series_v4_2_bank_cntrl__parameterized1 |         71 |         71 |       0 |    0 |    74 |      0 |      0 |          0 |
|                 bank_compare0                                                          |                              ddr3_mig_7series_v4_2_bank_compare_73 |         10 |         10 |       0 |    0 |    35 |      0 |      0 |          0 |
|                 bank_queue0                                                            |                   ddr3_mig_7series_v4_2_bank_queue__parameterized1 |         33 |         33 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 bank_state0                                                            |                   ddr3_mig_7series_v4_2_bank_state__parameterized1 |         28 |         28 |       0 |    0 |    21 |      0 |      0 |          0 |
|               bank_cntrl[3].bank0                                                      |                   ddr3_mig_7series_v4_2_bank_cntrl__parameterized2 |         71 |         71 |       0 |    0 |    73 |      0 |      0 |          0 |
|                 bank_compare0                                                          |                                 ddr3_mig_7series_v4_2_bank_compare |         14 |         14 |       0 |    0 |    35 |      0 |      0 |          0 |
|                 bank_queue0                                                            |                   ddr3_mig_7series_v4_2_bank_queue__parameterized2 |         33 |         33 |       0 |    0 |    18 |      0 |      0 |          0 |
|                 bank_state0                                                            |                   ddr3_mig_7series_v4_2_bank_state__parameterized2 |         25 |         25 |       0 |    0 |    20 |      0 |      0 |          0 |
|               bank_common0                                                             |                                  ddr3_mig_7series_v4_2_bank_common |         26 |         26 |       0 |    0 |    22 |      0 |      0 |          0 |
|             col_mach0                                                                  |                                     ddr3_mig_7series_v4_2_col_mach |         27 |         19 |       8 |    0 |    26 |      0 |      0 |          0 |
|             rank_mach0                                                                 |                                    ddr3_mig_7series_v4_2_rank_mach |         85 |         84 |       0 |    1 |    66 |      0 |      0 |          0 |
|               rank_cntrl[0].rank_cntrl0                                                |                                   ddr3_mig_7series_v4_2_rank_cntrl |         10 |          9 |       0 |    1 |    13 |      0 |      0 |          0 |
|               rank_common0                                                             |                                  ddr3_mig_7series_v4_2_rank_common |         75 |         75 |       0 |    0 |    53 |      0 |      0 |          0 |
|                 (rank_common0)                                                         |                                  ddr3_mig_7series_v4_2_rank_common |         62 |         62 |       0 |    0 |    47 |      0 |      0 |          0 |
|                 maintenance_request.maint_arb0                                         |                              ddr3_mig_7series_v4_2_round_robin_arb |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|         u_axi_mc                                                                       |                                       ddr3_mig_7series_v4_2_axi_mc |       1444 |       1242 |       0 |  202 |  1505 |      0 |      0 |          0 |
|           (u_axi_mc)                                                                   |                                       ddr3_mig_7series_v4_2_axi_mc |          0 |          0 |       0 |    0 |     9 |      0 |      0 |          0 |
|           USE_UPSIZER.upsizer_d2                                                       |                              ddr3_mig_7series_v4_2_ddr_axi_upsizer |        910 |        845 |       0 |   65 |  1006 |      0 |      0 |          0 |
|             USE_READ.read_addr_inst                                                    |                ddr3_mig_7series_v4_2_ddr_a_upsizer__parameterized0 |        108 |         76 |       0 |   32 |    85 |      0 |      0 |          0 |
|               (USE_READ.read_addr_inst)                                                |                ddr3_mig_7series_v4_2_ddr_a_upsizer__parameterized0 |         14 |         14 |       0 |    0 |    40 |      0 |      0 |          0 |
|               USE_BURSTS.cmd_queue                                                     |                          ddr3_mig_7series_v4_2_ddr_command_fifo_60 |         94 |         62 |       0 |   32 |    41 |      0 |      0 |          0 |
|                 (USE_BURSTS.cmd_queue)                                                 |                          ddr3_mig_7series_v4_2_ddr_command_fifo_60 |         84 |         52 |       0 |   32 |    40 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.new_write_inst                                    |                        ddr3_mig_7series_v4_2_ddr_carry_latch_or_66 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                               |                             ddr3_mig_7series_v4_2_ddr_carry_and_67 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                               |                             ddr3_mig_7series_v4_2_ddr_carry_and_68 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                           |                             ddr3_mig_7series_v4_2_ddr_carry_and_69 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                           |                             ddr3_mig_7series_v4_2_ddr_carry_and_70 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                           |                             ddr3_mig_7series_v4_2_ddr_carry_and_71 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_inst                                  |                             ddr3_mig_7series_v4_2_ddr_carry_and_72 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                    |                       ddr3_mig_7series_v4_2_ddr_carry_latch_and_61 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                    |                       ddr3_mig_7series_v4_2_ddr_carry_latch_and_62 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                    |                       ddr3_mig_7series_v4_2_ddr_carry_latch_and_63 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                    |                       ddr3_mig_7series_v4_2_ddr_carry_latch_and_64 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                        |                             ddr3_mig_7series_v4_2_ddr_carry_and_65 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             USE_READ.read_data_inst                                                    |                                ddr3_mig_7series_v4_2_ddr_r_upsizer |         90 |         90 |       0 |    0 |   153 |      0 |      0 |          0 |
|               (USE_READ.read_data_inst)                                                |                                ddr3_mig_7series_v4_2_ddr_r_upsizer |         79 |         79 |       0 |    0 |   152 |      0 |      0 |          0 |
|               USE_FPGA_CTRL.cmd_ready_inst                                             |                       ddr3_mig_7series_v4_2_ddr_carry_latch_and_37 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                        |                             ddr3_mig_7series_v4_2_ddr_carry_and_38 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                     |                              ddr3_mig_7series_v4_2_ddr_carry_or_39 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_beat_curr_word_inst                              |                        ddr3_mig_7series_v4_2_ddr_comparator_sel_40 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_56 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_57 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_58 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[3].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_59 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_beat_inst                                        | ddr3_mig_7series_v4_2_ddr_comparator_sel_static__parameterized0_41 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_52 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_53 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_54 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[3].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_55 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                              |                 ddr3_mig_7series_v4_2_ddr_comparator_sel_static_42 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_50 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_51 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                     |                             ddr3_mig_7series_v4_2_ddr_carry_and_43 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                     |                             ddr3_mig_7series_v4_2_ddr_carry_and_44 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                 |                             ddr3_mig_7series_v4_2_ddr_carry_and_45 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst               |                             ddr3_mig_7series_v4_2_ddr_carry_and_46 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                          |                              ddr3_mig_7series_v4_2_ddr_carry_or_47 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                      |                             ddr3_mig_7series_v4_2_ddr_carry_and_48 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                    |                             ddr3_mig_7series_v4_2_ddr_carry_and_49 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|             USE_WRITE.write_addr_inst                                                  |                                ddr3_mig_7series_v4_2_ddr_a_upsizer |        139 |        106 |       0 |   33 |    86 |      0 |      0 |          0 |
|               (USE_WRITE.write_addr_inst)                                              |                                ddr3_mig_7series_v4_2_ddr_a_upsizer |         13 |         13 |       0 |    0 |    40 |      0 |      0 |          0 |
|               USE_BURSTS.cmd_queue                                                     |                             ddr3_mig_7series_v4_2_ddr_command_fifo |        126 |         93 |       0 |   33 |    42 |      0 |      0 |          0 |
|                 (USE_BURSTS.cmd_queue)                                                 |                             ddr3_mig_7series_v4_2_ddr_command_fifo |        116 |         83 |       0 |   33 |    41 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.new_write_inst                                    |                           ddr3_mig_7series_v4_2_ddr_carry_latch_or |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                               |                             ddr3_mig_7series_v4_2_ddr_carry_and_31 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                               |                             ddr3_mig_7series_v4_2_ddr_carry_and_32 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                           |                             ddr3_mig_7series_v4_2_ddr_carry_and_33 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                           |                             ddr3_mig_7series_v4_2_ddr_carry_and_34 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                           |                             ddr3_mig_7series_v4_2_ddr_carry_and_35 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 USE_FPGA_VALID_WRITE.valid_write_inst                                  |                             ddr3_mig_7series_v4_2_ddr_carry_and_36 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                    |                       ddr3_mig_7series_v4_2_ddr_carry_latch_and_26 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                    |                       ddr3_mig_7series_v4_2_ddr_carry_latch_and_27 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                    |                       ddr3_mig_7series_v4_2_ddr_carry_latch_and_28 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                    |                       ddr3_mig_7series_v4_2_ddr_carry_latch_and_29 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                        |                             ddr3_mig_7series_v4_2_ddr_carry_and_30 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             USE_WRITE.write_data_inst                                                  |                                ddr3_mig_7series_v4_2_ddr_w_upsizer |        314 |        314 |       0 |    0 |   309 |      0 |      0 |          0 |
|               (USE_WRITE.write_data_inst)                                              |                                ddr3_mig_7series_v4_2_ddr_w_upsizer |        170 |        170 |       0 |    0 |   308 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_beat_curr_word_inst                              |                           ddr3_mig_7series_v4_2_ddr_comparator_sel |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_22 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_23 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_24 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[3].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_25 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_beat_inst                                        |    ddr3_mig_7series_v4_2_ddr_comparator_sel_static__parameterized0 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_18 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_19 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[2].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_20 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[3].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_21 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_LAST_WORD.last_word_inst                                        |                                ddr3_mig_7series_v4_2_ddr_carry_and |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_USE_WRAP.last_word_inst2                                        |                              ddr3_mig_7series_v4_2_ddr_carry_and_4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_USE_WRAP.last_word_inst3                                        |                              ddr3_mig_7series_v4_2_ddr_carry_and_5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                     |                          ddr3_mig_7series_v4_2_ddr_carry_latch_and |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.last_word_inst_2                                 |                              ddr3_mig_7series_v4_2_ddr_carry_and_6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                              |                    ddr3_mig_7series_v4_2_ddr_comparator_sel_static |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[0].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_16 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 LUT_LEVEL[1].compare_inst                                              |                             ddr3_mig_7series_v4_2_ddr_carry_and_17 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.pop_si_data_inst                                 |                                 ddr3_mig_7series_v4_2_ddr_carry_or |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                     |                              ddr3_mig_7series_v4_2_ddr_carry_and_7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst                |                              ddr3_mig_7series_v4_2_ddr_carry_and_8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                 |                              ddr3_mig_7series_v4_2_ddr_carry_and_9 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst                |                             ddr3_mig_7series_v4_2_ddr_carry_and_10 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst               |                             ddr3_mig_7series_v4_2_ddr_carry_and_11 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                     |                             ddr3_mig_7series_v4_2_ddr_carry_and_12 |        129 |        129 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                      |                             ddr3_mig_7series_v4_2_ddr_carry_and_13 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                     |                             ddr3_mig_7series_v4_2_ddr_carry_and_14 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|               USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                    |                             ddr3_mig_7series_v4_2_ddr_carry_and_15 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             mi_register_slice_inst                                                     |       ddr3_mig_7series_v4_2_ddr_axi_register_slice__parameterized0 |        144 |        144 |       0 |    0 |   276 |      0 |      0 |          0 |
|               (mi_register_slice_inst)                                                 |       ddr3_mig_7series_v4_2_ddr_axi_register_slice__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               r_pipe                                                                   |      ddr3_mig_7series_v4_2_ddr_axic_register_slice__parameterized5 |        144 |        144 |       0 |    0 |   275 |      0 |      0 |          0 |
|             si_register_slice_inst                                                     |                       ddr3_mig_7series_v4_2_ddr_axi_register_slice |        119 |        119 |       0 |    0 |    97 |      0 |      0 |          0 |
|               (si_register_slice_inst)                                                 |                       ddr3_mig_7series_v4_2_ddr_axi_register_slice |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               ar_pipe                                                                  |                      ddr3_mig_7series_v4_2_ddr_axic_register_slice |         55 |         55 |       0 |    0 |    47 |      0 |      0 |          0 |
|               aw_pipe                                                                  |                    ddr3_mig_7series_v4_2_ddr_axic_register_slice_3 |         63 |         63 |       0 |    0 |    49 |      0 |      0 |          0 |
|           axi_mc_ar_channel_0                                                          |                            ddr3_mig_7series_v4_2_axi_mc_ar_channel |        107 |        107 |       0 |    0 |    83 |      0 |      0 |          0 |
|             (axi_mc_ar_channel_0)                                                      |                            ddr3_mig_7series_v4_2_axi_mc_ar_channel |          1 |          1 |       0 |    0 |    41 |      0 |      0 |          0 |
|             ar_cmd_fsm_0                                                               |                               ddr3_mig_7series_v4_2_axi_mc_cmd_fsm |         61 |         61 |       0 |    0 |     1 |      0 |      0 |          0 |
|             axi_mc_cmd_translator_0                                                    |                      ddr3_mig_7series_v4_2_axi_mc_cmd_translator_0 |         46 |         46 |       0 |    0 |    41 |      0 |      0 |          0 |
|               axi_mc_incr_cmd_0                                                        |                            ddr3_mig_7series_v4_2_axi_mc_incr_cmd_1 |         39 |         39 |       0 |    0 |    33 |      0 |      0 |          0 |
|               axi_mc_wrap_cmd_0                                                        |                            ddr3_mig_7series_v4_2_axi_mc_wrap_cmd_2 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|           axi_mc_aw_channel_0                                                          |                            ddr3_mig_7series_v4_2_axi_mc_aw_channel |        111 |        111 |       0 |    0 |    81 |      0 |      0 |          0 |
|             (axi_mc_aw_channel_0)                                                      |                            ddr3_mig_7series_v4_2_axi_mc_aw_channel |          0 |          0 |       0 |    0 |    39 |      0 |      0 |          0 |
|             aw_cmd_fsm_0                                                               |                            ddr3_mig_7series_v4_2_axi_mc_wr_cmd_fsm |         60 |         60 |       0 |    0 |     1 |      0 |      0 |          0 |
|             axi_mc_cmd_translator_0                                                    |                        ddr3_mig_7series_v4_2_axi_mc_cmd_translator |         52 |         52 |       0 |    0 |    41 |      0 |      0 |          0 |
|               axi_mc_incr_cmd_0                                                        |                              ddr3_mig_7series_v4_2_axi_mc_incr_cmd |         44 |         44 |       0 |    0 |    33 |      0 |      0 |          0 |
|               axi_mc_wrap_cmd_0                                                        |                              ddr3_mig_7series_v4_2_axi_mc_wrap_cmd |          8 |          8 |       0 |    0 |     8 |      0 |      0 |          0 |
|           axi_mc_b_channel_0                                                           |                             ddr3_mig_7series_v4_2_axi_mc_b_channel |         11 |          7 |       0 |    4 |     9 |      0 |      0 |          0 |
|             (axi_mc_b_channel_0)                                                       |                             ddr3_mig_7series_v4_2_axi_mc_b_channel |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|             bid_fifo_0                                                                 |                                  ddr3_mig_7series_v4_2_axi_mc_fifo |         11 |          7 |       0 |    4 |     4 |      0 |      0 |          0 |
|           axi_mc_cmd_arbiter_0                                                         |                           ddr3_mig_7series_v4_2_axi_mc_cmd_arbiter |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           axi_mc_r_channel_0                                                           |                             ddr3_mig_7series_v4_2_axi_mc_r_channel |        160 |         27 |       0 |  133 |    24 |      0 |      0 |          0 |
|             (axi_mc_r_channel_0)                                                       |                             ddr3_mig_7series_v4_2_axi_mc_r_channel |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|             rd_data_fifo_0                                                             |                  ddr3_mig_7series_v4_2_axi_mc_fifo__parameterized0 |        136 |          8 |       0 |  128 |     6 |      0 |      0 |          0 |
|             transaction_fifo_0                                                         |                  ddr3_mig_7series_v4_2_axi_mc_fifo__parameterized1 |         24 |         19 |       0 |    5 |     6 |      0 |      0 |          0 |
|           axi_mc_w_channel_0                                                           |                             ddr3_mig_7series_v4_2_axi_mc_w_channel |        147 |        147 |       0 |    0 |   292 |      0 |      0 |          0 |
|         u_ui_top                                                                       |                                       ddr3_mig_7series_v4_2_ui_top |        466 |        270 |     196 |    0 |   550 |      0 |      0 |          0 |
|           ui_cmd0                                                                      |                                       ddr3_mig_7series_v4_2_ui_cmd |         42 |         42 |       0 |    0 |    54 |      0 |      0 |          0 |
|           ui_rd_data0                                                                  |                                   ddr3_mig_7series_v4_2_ui_rd_data |        119 |         27 |      92 |    0 |   163 |      0 |      0 |          0 |
|           ui_wr_data0                                                                  |                                   ddr3_mig_7series_v4_2_ui_wr_data |        305 |        201 |     104 |    0 |   333 |      0 |      0 |          0 |
|   mmcm                                                                                 |                                                               mmcm |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     inst                                                                               |                                                       mmcm_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|   sysrst                                                                               |                                                             sysrst |         15 |         14 |       0 |    1 |    31 |      0 |      0 |          0 |
|     U0                                                                                 |                                              sysrst_proc_sys_reset |         15 |         14 |       0 |    1 |    31 |      0 |      0 |          0 |
|       (U0)                                                                             |                                              sysrst_proc_sys_reset |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|       EXT_LPF                                                                          |                                                         sysrst_lpf |          2 |          1 |       0 |    1 |    11 |      0 |      0 |          0 |
|         (EXT_LPF)                                                                      |                                                         sysrst_lpf |          2 |          1 |       0 |    1 |     3 |      0 |      0 |          0 |
|         ACTIVE_HIGH_AUX.ACT_HI_AUX                                                     |                                                    sysrst_cdc_sync |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|         ACTIVE_HIGH_EXT.ACT_HI_EXT                                                     |                                                  sysrst_cdc_sync_0 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|       SEQ                                                                              |                                                sysrst_sequence_psr |         13 |         13 |       0 |    0 |    18 |      0 |      0 |          0 |
|         (SEQ)                                                                          |                                                sysrst_sequence_psr |          8 |          8 |       0 |    0 |    12 |      0 |      0 |          0 |
|         SEQ_COUNTER                                                                    |                                                     sysrst_upcnt_n |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|   u_ila_0                                                                              |                                                            u_ila_0 |       9832 |       6481 |     128 | 3223 | 15209 |     25 |      0 |          0 |
|     (u_ila_0)                                                                          |                                                            u_ila_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     inst                                                                               |                                            u_ila_0_ila_v6_2_15_ila |       9832 |       6481 |     128 | 3223 | 15209 |     25 |      0 |          0 |
|       (inst)                                                                           |                                            u_ila_0_ila_v6_2_15_ila |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|       ila_core_inst                                                                    |                                       u_ila_0_ila_v6_2_15_ila_core |       9831 |       6480 |     128 | 3223 | 15203 |     25 |      0 |          0 |
|         (ila_core_inst)                                                                |                                       u_ila_0_ila_v6_2_15_ila_core |        112 |          0 |       0 |  112 |   265 |      0 |      0 |          0 |
|         ADV_TRIG.u_adv_trig                                                            |                      u_ila_0_ila_v6_2_15_ila_adv_trigger_sequencer |        193 |         65 |     128 |    0 |    70 |      0 |      0 |          0 |
|         ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                                       |                            u_ila_0_ila_v6_2_15_ila_fsm_memory_read |          6 |          6 |       0 |    0 |    42 |      0 |      0 |          0 |
|         COUNTER.u_count                                                                |                                    u_ila_0_ila_v6_2_15_ila_counter |         78 |         74 |       0 |    4 |   136 |      0 |      0 |          0 |
|           G_COUNTER[0].U_COUNTER                                                       |                             u_ila_0_ila_v6_2_15_generic_counter__1 |         20 |         19 |       0 |    1 |    34 |      0 |      0 |          0 |
|           G_COUNTER[1].U_COUNTER                                                       |                             u_ila_0_ila_v6_2_15_generic_counter__2 |         20 |         19 |       0 |    1 |    34 |      0 |      0 |          0 |
|           G_COUNTER[2].U_COUNTER                                                       |                             u_ila_0_ila_v6_2_15_generic_counter__3 |         20 |         19 |       0 |    1 |    34 |      0 |      0 |          0 |
|           G_COUNTER[3].U_COUNTER                                                       |                                u_ila_0_ila_v6_2_15_generic_counter |         20 |         19 |       0 |    1 |    34 |      0 |      0 |          0 |
|         ila_trace_memory_inst                                                          |                               u_ila_0_ila_v6_2_15_ila_trace_memory |          0 |          0 |       0 |    0 |     0 |     25 |      0 |          0 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                     |                                         u_ila_0_blk_mem_gen_v8_4_8 |          0 |          0 |       0 |    0 |     0 |     25 |      0 |          0 |
|             inst_blk_mem_gen                                                           |                                   u_ila_0_blk_mem_gen_v8_4_8_synth |          0 |          0 |       0 |    0 |     0 |     25 |      0 |          0 |
|               gnbram.gnativebmg.native_blk_mem_gen                                     |                         u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_top |          0 |          0 |       0 |    0 |     0 |     25 |      0 |          0 |
|                 valid.cstr                                                             |                u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_generic_cstr |          0 |          0 |       0 |    0 |     0 |     25 |      0 |          0 |
|                   ramloop[0].ram.r                                                     |                  u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1082 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[10].ram.r                                                    |  u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized9 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1081 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[11].ram.r                                                    | u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized10 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1080 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[12].ram.r                                                    | u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized11 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1079 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[13].ram.r                                                    | u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized12 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1078 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[14].ram.r                                                    | u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized13 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1077 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[15].ram.r                                                    | u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized14 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1076 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[16].ram.r                                                    | u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized15 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1075 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[17].ram.r                                                    | u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized16 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1074 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[18].ram.r                                                    | u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized17 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1073 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[19].ram.r                                                    | u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized18 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1072 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[1].ram.r                                                     |  u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1071 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[20].ram.r                                                    | u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized19 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1070 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[21].ram.r                                                    | u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized20 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1069 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[22].ram.r                                                    | u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized21 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1068 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[23].ram.r                                                    | u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized22 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1067 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[24].ram.r                                                    | u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized23 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1066 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[2].ram.r                                                     |  u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1065 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[3].ram.r                                                     |  u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1064 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[4].ram.r                                                     |  u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1063 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[5].ram.r                                                     |  u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1062 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[6].ram.r                                                     |  u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized5 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1061 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[7].ram.r                                                     |  u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized6 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1060 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[8].ram.r                                                     |  u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized7 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |           u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper_1059 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   ramloop[9].ram.r                                                     |  u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized8 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                     prim_noinit.ram                                                    |                u_ila_0_blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|         u_ila_cap_ctrl                                                                 |                            u_ila_0_ila_v6_2_15_ila_cap_ctrl_legacy |         74 |         27 |       0 |   47 |   147 |      0 |      0 |          0 |
|           (u_ila_cap_ctrl)                                                             |                            u_ila_0_ila_v6_2_15_ila_cap_ctrl_legacy |          7 |          7 |       0 |    0 |     3 |      0 |      0 |          0 |
|           U_CDONE                                                                      |                       u_ila_0_ltlib_v1_0_2_cfglut6__parameterized0 |          3 |          1 |       0 |    2 |     1 |      0 |      0 |          0 |
|           U_NS0                                                                        |                                       u_ila_0_ltlib_v1_0_2_cfglut7 |          6 |          2 |       0 |    4 |     1 |      0 |      0 |          0 |
|           U_NS1                                                                        |                                    u_ila_0_ltlib_v1_0_2_cfglut7__1 |          6 |          2 |       0 |    4 |     1 |      0 |      0 |          0 |
|           u_cap_addrgen                                                                |                                u_ila_0_ila_v6_2_15_ila_cap_addrgen |         52 |         15 |       0 |   37 |   141 |      0 |      0 |          0 |
|             (u_cap_addrgen)                                                            |                                u_ila_0_ila_v6_2_15_ila_cap_addrgen |          1 |          0 |       0 |    1 |    78 |      0 |      0 |          0 |
|             U_CMPRESET                                                                 |                                       u_ila_0_ltlib_v1_0_2_cfglut6 |          3 |          1 |       0 |    2 |     0 |      0 |      0 |          0 |
|             u_cap_sample_counter                                                       |                         u_ila_0_ila_v6_2_15_ila_cap_sample_counter |         27 |         14 |       0 |   13 |    25 |      0 |      0 |          0 |
|               (u_cap_sample_counter)                                                   |                         u_ila_0_ila_v6_2_15_ila_cap_sample_counter |         13 |         13 |       0 |    0 |    13 |      0 |      0 |          0 |
|               U_SCE                                                                    |                                       u_ila_0_ltlib_v1_0_2_cfglut4 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|               U_SCMPCE                                                                 |                                       u_ila_0_ltlib_v1_0_2_cfglut5 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|               U_SCRST                                                                  |                                    u_ila_0_ltlib_v1_0_2_cfglut6__1 |          3 |          1 |       0 |    2 |     0 |      0 |      0 |          0 |
|               u_scnt_cmp                                                               |                                 u_ila_0_ltlib_v1_0_2_match_nodelay |          9 |          0 |       0 |    9 |    12 |      0 |      0 |          0 |
|                 allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                       u_ila_0_ltlib_v1_0_2_allx_typeA_nodelay_1055 |          9 |          0 |       0 |    9 |    12 |      0 |      0 |          0 |
|                   (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                       u_ila_0_ltlib_v1_0_2_allx_typeA_nodelay_1055 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   DUT                                                                  |                u_ila_0_ltlib_v1_0_2_all_typeA__parameterized5_1056 |          9 |          0 |       0 |    9 |     0 |      0 |      0 |          0 |
|                     (DUT)                                                              |                u_ila_0_ltlib_v1_0_2_all_typeA__parameterized5_1056 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1057 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1058 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|             u_cap_window_counter                                                       |                         u_ila_0_ila_v6_2_15_ila_cap_window_counter |         22 |          1 |       0 |   21 |    38 |      0 |      0 |          0 |
|               (u_cap_window_counter)                                                   |                         u_ila_0_ila_v6_2_15_ila_cap_window_counter |          1 |          1 |       0 |    0 |    14 |      0 |      0 |          0 |
|               U_WCE                                                                    |                                    u_ila_0_ltlib_v1_0_2_cfglut4__1 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|               U_WHCMPCE                                                                |                                    u_ila_0_ltlib_v1_0_2_cfglut5__2 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|               U_WLCMPCE                                                                |                                    u_ila_0_ltlib_v1_0_2_cfglut5__1 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|               u_wcnt_hcmp                                                              |                              u_ila_0_ltlib_v1_0_2_match_nodelay__2 |          9 |          0 |       0 |    9 |    12 |      0 |      0 |          0 |
|                 allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                            u_ila_0_ltlib_v1_0_2_allx_typeA_nodelay |          9 |          0 |       0 |    9 |    12 |      0 |      0 |          0 |
|                   (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                            u_ila_0_ltlib_v1_0_2_allx_typeA_nodelay |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   DUT                                                                  |                     u_ila_0_ltlib_v1_0_2_all_typeA__parameterized5 |          9 |          0 |       0 |    9 |     0 |      0 |      0 |          0 |
|                     (DUT)                                                              |                     u_ila_0_ltlib_v1_0_2_all_typeA__parameterized5 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1049 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1050 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|               u_wcnt_lcmp                                                              |                              u_ila_0_ltlib_v1_0_2_match_nodelay__1 |          9 |          0 |       0 |    9 |    12 |      0 |      0 |          0 |
|                 allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                |                       u_ila_0_ltlib_v1_0_2_allx_typeA_nodelay_1051 |          9 |          0 |       0 |    9 |    12 |      0 |      0 |          0 |
|                   (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)            |                       u_ila_0_ltlib_v1_0_2_allx_typeA_nodelay_1051 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   DUT                                                                  |                u_ila_0_ltlib_v1_0_2_all_typeA__parameterized5_1052 |          9 |          0 |       0 |    9 |     0 |      0 |      0 |          0 |
|                     (DUT)                                                              |                u_ila_0_ltlib_v1_0_2_all_typeA__parameterized5_1052 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1053 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1054 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|         u_ila_regs                                                                     |                                   u_ila_0_ila_v6_2_15_ila_register |       6081 |       6080 |       0 |    1 |  7904 |      0 |      0 |          0 |
|           (u_ila_regs)                                                                 |                                   u_ila_0_ila_v6_2_15_ila_register |       1045 |       1044 |       0 |    1 |   208 |      0 |      0 |          0 |
|           ADV_TRIG_STREAM.reg_stream_ffc                                               |                    u_ila_0_xsdbs_v1_0_4_reg_stream__parameterized0 |          5 |          5 |       0 |    0 |    17 |      0 |      0 |          0 |
|             (ADV_TRIG_STREAM.reg_stream_ffc)                                           |                    u_ila_0_xsdbs_v1_0_4_reg_stream__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                         |                                  u_ila_0_xsdbs_v1_0_4_reg_ctl_1041 |          4 |          4 |       0 |    0 |    16 |      0 |      0 |          0 |
|           ADV_TRIG_STREAM_READBACK.reg_stream_ffb                                      |                                    u_ila_0_xsdbs_v1_0_4_reg_stream |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|             (ADV_TRIG_STREAM_READBACK.reg_stream_ffb)                                  |                                    u_ila_0_xsdbs_v1_0_4_reg_stream |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|             I_EN_STAT_EQ1.U_STAT                                                       |                                 u_ila_0_xsdbs_v1_0_4_reg_stat_1042 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|           CNT.CNT_SRL[0].cnt_srl_reg                                                   |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized159 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           CNT.CNT_SRL[1].cnt_srl_reg                                                   |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized160 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           CNT.CNT_SRL[2].cnt_srl_reg                                                   |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized161 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           CNT.CNT_SRL[3].cnt_srl_reg                                                   |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized162 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[0].mu_srl_reg                                                         |                                       u_ila_0_xsdbs_v1_0_4_reg_p2s |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[100].mu_srl_reg                                                       |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized99 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[101].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized100 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[102].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized101 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[103].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized102 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[104].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized103 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[105].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized104 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[106].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized105 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[107].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized106 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[108].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized107 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[109].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized108 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[10].mu_srl_reg                                                        |                       u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized9 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[110].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized109 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[111].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized110 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[112].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized111 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[113].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized112 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[114].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized113 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[115].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized114 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[116].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized115 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[117].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized116 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[118].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized117 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[119].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized118 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[11].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized10 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[120].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized119 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[121].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized120 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[122].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized121 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[123].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized122 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[124].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized123 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[125].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized124 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[126].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized125 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[127].mu_srl_reg                                                       |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized126 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[12].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized11 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[13].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized12 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[14].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized13 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[15].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized14 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[16].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized15 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[17].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized16 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[18].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized17 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[19].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized18 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[1].mu_srl_reg                                                         |                       u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized0 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[20].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized19 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[21].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized20 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[22].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized21 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[23].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized22 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[24].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized23 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[25].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized24 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[26].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized25 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[27].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized26 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[28].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized27 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[29].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized28 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[2].mu_srl_reg                                                         |                       u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized1 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[30].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized29 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[31].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized30 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[32].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized31 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[33].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized32 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[34].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized33 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[35].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized34 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[36].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized35 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[37].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized36 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[38].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized37 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[39].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized38 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[3].mu_srl_reg                                                         |                       u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized2 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[40].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized39 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[41].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized40 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[42].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized41 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[43].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized42 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[44].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized43 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[45].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized44 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[46].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized45 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[47].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized46 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[48].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized47 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[49].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized48 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[4].mu_srl_reg                                                         |                       u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized3 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[50].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized49 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[51].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized50 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[52].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized51 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[53].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized52 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[54].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized53 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[55].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized54 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[56].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized55 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[57].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized56 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[58].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized57 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[59].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized58 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[5].mu_srl_reg                                                         |                       u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized4 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[60].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized59 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[61].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized60 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[62].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized61 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[63].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized62 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[64].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized63 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[65].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized64 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[66].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized65 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[67].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized66 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[68].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized67 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[69].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized68 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[6].mu_srl_reg                                                         |                       u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized5 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[70].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized69 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[71].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized70 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[72].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized71 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[73].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized72 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[74].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized73 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[75].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized74 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[76].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized75 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[77].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized76 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[78].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized77 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[79].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized78 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[7].mu_srl_reg                                                         |                       u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized6 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[80].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized79 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[81].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized80 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[82].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized81 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[83].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized82 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[84].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized83 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[85].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized84 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[86].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized85 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[87].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized86 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[88].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized87 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[89].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized88 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[8].mu_srl_reg                                                         |                       u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized7 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[90].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized89 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[91].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized90 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[92].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized91 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[93].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized92 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[94].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized93 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[95].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized94 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[96].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized95 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[97].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized96 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[98].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized97 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[99].mu_srl_reg                                                        |                      u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized98 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           MU_SRL[9].mu_srl_reg                                                         |                       u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized8 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           STRG_QUAL.qual_strg_srl_reg                                                  |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized163 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[0].tc_srl_reg                                                         |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized127 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[10].tc_srl_reg                                                        |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized137 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[11].tc_srl_reg                                                        |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized138 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[12].tc_srl_reg                                                        |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized139 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[13].tc_srl_reg                                                        |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized140 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[14].tc_srl_reg                                                        |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized141 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[15].tc_srl_reg                                                        |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized142 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[16].tc_srl_reg                                                        |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized143 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[17].tc_srl_reg                                                        |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized144 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[18].tc_srl_reg                                                        |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized145 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[19].tc_srl_reg                                                        |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized146 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[1].tc_srl_reg                                                         |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized128 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[20].tc_srl_reg                                                        |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized147 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[21].tc_srl_reg                                                        |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized148 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[22].tc_srl_reg                                                        |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized149 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[23].tc_srl_reg                                                        |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized150 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[24].tc_srl_reg                                                        |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized151 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[25].tc_srl_reg                                                        |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized152 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[26].tc_srl_reg                                                        |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized153 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[27].tc_srl_reg                                                        |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized154 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[28].tc_srl_reg                                                        |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized155 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[29].tc_srl_reg                                                        |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized156 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[2].tc_srl_reg                                                         |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized129 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[30].tc_srl_reg                                                        |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized157 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[31].tc_srl_reg                                                        |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized158 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[3].tc_srl_reg                                                         |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized130 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[4].tc_srl_reg                                                         |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized131 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[5].tc_srl_reg                                                         |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized132 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[6].tc_srl_reg                                                         |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized133 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[7].tc_srl_reg                                                         |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized134 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[8].tc_srl_reg                                                         |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized135 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           TC_SRL[9].tc_srl_reg                                                         |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized136 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           U_XSDB_SLAVE                                                                 |                                         u_ila_0_xsdbs_v1_0_4_xsdbs |         74 |         74 |       0 |    0 |   213 |      0 |      0 |          0 |
|           reg_15                                                                       |                         u_ila_0_xsdbs_v1_0_4_reg__parameterized184 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                         |                                  u_ila_0_xsdbs_v1_0_4_reg_ctl_1037 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|           reg_16                                                                       |                         u_ila_0_xsdbs_v1_0_4_reg__parameterized185 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                         |                                  u_ila_0_xsdbs_v1_0_4_reg_ctl_1044 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|           reg_17                                                                       |                         u_ila_0_xsdbs_v1_0_4_reg__parameterized186 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                         |                                  u_ila_0_xsdbs_v1_0_4_reg_ctl_1045 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|           reg_18                                                                       |                         u_ila_0_xsdbs_v1_0_4_reg__parameterized187 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                         |                                  u_ila_0_xsdbs_v1_0_4_reg_ctl_1046 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|           reg_19                                                                       |                         u_ila_0_xsdbs_v1_0_4_reg__parameterized188 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                         |                                  u_ila_0_xsdbs_v1_0_4_reg_ctl_1047 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|           reg_1a                                                                       |                         u_ila_0_xsdbs_v1_0_4_reg__parameterized189 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                         |                       u_ila_0_xsdbs_v1_0_4_reg_ctl__parameterized1 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|           reg_6                                                                        |                         u_ila_0_xsdbs_v1_0_4_reg__parameterized169 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                         |                                  u_ila_0_xsdbs_v1_0_4_reg_ctl_1040 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|           reg_7                                                                        |                         u_ila_0_xsdbs_v1_0_4_reg__parameterized170 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                         |                                  u_ila_0_xsdbs_v1_0_4_reg_ctl_1039 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|           reg_8                                                                        |                         u_ila_0_xsdbs_v1_0_4_reg__parameterized171 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|             I_EN_STAT_EQ1.U_STAT                                                       |                                 u_ila_0_xsdbs_v1_0_4_reg_stat_1038 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|           reg_80                                                                       |                         u_ila_0_xsdbs_v1_0_4_reg__parameterized190 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                         |                  u_ila_0_xsdbs_v1_0_4_reg_ctl__parameterized2_1036 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|           reg_81                                                                       |                         u_ila_0_xsdbs_v1_0_4_reg__parameterized191 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                         |                                  u_ila_0_xsdbs_v1_0_4_reg_ctl_1035 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|           reg_82                                                                       |                         u_ila_0_xsdbs_v1_0_4_reg__parameterized192 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                         |                       u_ila_0_xsdbs_v1_0_4_reg_ctl__parameterized2 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|           reg_83                                                                       |                         u_ila_0_xsdbs_v1_0_4_reg__parameterized193 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                         |                                  u_ila_0_xsdbs_v1_0_4_reg_ctl_1034 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|           reg_84                                                                       |                         u_ila_0_xsdbs_v1_0_4_reg__parameterized194 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                         |                                  u_ila_0_xsdbs_v1_0_4_reg_ctl_1033 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|           reg_85                                                                       |                         u_ila_0_xsdbs_v1_0_4_reg__parameterized195 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                         |                                  u_ila_0_xsdbs_v1_0_4_reg_ctl_1032 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|           reg_887                                                                      |                         u_ila_0_xsdbs_v1_0_4_reg__parameterized197 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             I_EN_STAT_EQ1.U_STAT                                                       |                                 u_ila_0_xsdbs_v1_0_4_reg_stat_1031 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           reg_88d                                                                      |                         u_ila_0_xsdbs_v1_0_4_reg__parameterized199 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             I_EN_STAT_EQ1.U_STAT                                                       |                                 u_ila_0_xsdbs_v1_0_4_reg_stat_1030 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           reg_88f                                                                      |                         u_ila_0_xsdbs_v1_0_4_reg__parameterized201 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|             I_EN_STAT_EQ1.U_STAT                                                       |                                 u_ila_0_xsdbs_v1_0_4_reg_stat_1048 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|           reg_890                                                                      |                         u_ila_0_xsdbs_v1_0_4_reg__parameterized202 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|             (reg_890)                                                                  |                         u_ila_0_xsdbs_v1_0_4_reg__parameterized202 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             I_EN_STAT_EQ1.U_STAT                                                       |                                 u_ila_0_xsdbs_v1_0_4_reg_stat_1028 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|           reg_892                                                                      |                         u_ila_0_xsdbs_v1_0_4_reg__parameterized200 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|             I_EN_STAT_EQ1.U_STAT                                                       |                                 u_ila_0_xsdbs_v1_0_4_reg_stat_1029 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|           reg_9                                                                        |                         u_ila_0_xsdbs_v1_0_4_reg__parameterized172 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|             I_EN_STAT_EQ1.U_STAT                                                       |                                 u_ila_0_xsdbs_v1_0_4_reg_stat_1043 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|           reg_srl_fff                                                                  |                     u_ila_0_xsdbs_v1_0_4_reg_p2s__parameterized164 |         31 |         31 |       0 |    0 |    43 |      0 |      0 |          0 |
|           reg_stream_ffd                                                               |                    u_ila_0_xsdbs_v1_0_4_reg_stream__parameterized1 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|             I_EN_CTL_EQ1.U_CTL                                                         |                                       u_ila_0_xsdbs_v1_0_4_reg_ctl |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|           reg_stream_ffe                                                               |                    u_ila_0_xsdbs_v1_0_4_reg_stream__parameterized2 |          3 |          3 |       0 |    0 |    16 |      0 |      0 |          0 |
|             (reg_stream_ffe)                                                           |                    u_ila_0_xsdbs_v1_0_4_reg_stream__parameterized2 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|             I_EN_STAT_EQ1.U_STAT                                                       |                                      u_ila_0_xsdbs_v1_0_4_reg_stat |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|         u_ila_reset_ctrl                                                               |                                 u_ila_0_ila_v6_2_15_ila_reset_ctrl |          9 |          9 |       0 |    0 |    34 |      0 |      0 |          0 |
|           (u_ila_reset_ctrl)                                                           |                                 u_ila_0_ila_v6_2_15_ila_reset_ctrl |          3 |          3 |       0 |    0 |     8 |      0 |      0 |          0 |
|           arm_detection_inst                                                           |                         u_ila_0_ltlib_v1_0_2_rising_edge_detection |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|           asyncrounous_transfer.arm_in_transfer_inst                                   |                            u_ila_0_ltlib_v1_0_2_async_edge_xfer__2 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|           asyncrounous_transfer.arm_out_transfer_inst                                  |                            u_ila_0_ltlib_v1_0_2_async_edge_xfer__3 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|           asyncrounous_transfer.halt_in_transfer_inst                                  |                            u_ila_0_ltlib_v1_0_2_async_edge_xfer__1 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|           asyncrounous_transfer.halt_out_transfer_inst                                 |                               u_ila_0_ltlib_v1_0_2_async_edge_xfer |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|           halt_detection_inst                                                          |                      u_ila_0_ltlib_v1_0_2_rising_edge_detection__1 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|         u_trig                                                                         |                                    u_ila_0_ila_v6_2_15_ila_trigger |       3176 |        119 |       0 | 3057 |  6356 |      0 |      0 |          0 |
|           (u_trig)                                                                     |                                    u_ila_0_ila_v6_2_15_ila_trigger |          8 |          8 |       0 |    0 |    34 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                               |                                      u_ila_0_ltlib_v1_0_2_match__1 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[0].U_TC)                                           |                                      u_ila_0_ltlib_v1_0_2_match__1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                               u_ila_0_ltlib_v1_0_2_allx_typeA_1010 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                               u_ila_0_ltlib_v1_0_2_allx_typeA_1010 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                u_ila_0_ltlib_v1_0_2_all_typeA_1011 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                u_ila_0_ltlib_v1_0_2_all_typeA_1011 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1012 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1013 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1014 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1015 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1016 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1017 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |          u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_1018 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1019 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1020 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1021 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1022 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1023 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1024 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1025 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1026 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1027 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[10].U_TC                                              |                                     u_ila_0_ltlib_v1_0_2_match__11 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[10].U_TC)                                          |                                     u_ila_0_ltlib_v1_0_2_match__11 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_830 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_830 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_831 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_831 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_832 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_833 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_834 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_835 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_836 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_837 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_838 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_839 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_840 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_841 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_842 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_843 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_844 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_845 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_846 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_847 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[11].U_TC                                              |                                     u_ila_0_ltlib_v1_0_2_match__12 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[11].U_TC)                                          |                                     u_ila_0_ltlib_v1_0_2_match__12 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_812 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_812 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_813 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_813 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_814 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_815 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_816 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_817 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_818 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_819 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_820 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_821 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_822 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_823 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_824 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_825 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_826 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_827 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_828 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_829 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[12].U_TC                                              |                                     u_ila_0_ltlib_v1_0_2_match__13 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[12].U_TC)                                          |                                     u_ila_0_ltlib_v1_0_2_match__13 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_794 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_794 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_795 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_795 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_796 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_797 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_798 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_799 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_800 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_801 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_802 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_803 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_804 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_805 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_806 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_807 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_808 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_809 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_810 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_811 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[13].U_TC                                              |                                     u_ila_0_ltlib_v1_0_2_match__14 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[13].U_TC)                                          |                                     u_ila_0_ltlib_v1_0_2_match__14 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_776 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_776 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_777 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_777 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_778 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_779 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_780 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_781 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_782 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_783 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_784 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_785 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_786 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_787 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_788 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_789 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_790 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_791 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_792 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_793 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[14].U_TC                                              |                                     u_ila_0_ltlib_v1_0_2_match__15 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[14].U_TC)                                          |                                     u_ila_0_ltlib_v1_0_2_match__15 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_758 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_758 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_759 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_759 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_760 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_761 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_762 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_763 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_764 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_765 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_766 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_767 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_768 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_769 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_770 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_771 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_772 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_773 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_774 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_775 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[15].U_TC                                              |                                     u_ila_0_ltlib_v1_0_2_match__16 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[15].U_TC)                                          |                                     u_ila_0_ltlib_v1_0_2_match__16 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_740 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_740 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_741 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_741 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_742 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_743 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_744 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_745 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_746 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_747 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_748 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_749 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_750 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_751 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_752 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_753 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_754 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_755 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_756 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_757 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[16].U_TC                                              |                                     u_ila_0_ltlib_v1_0_2_match__17 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[16].U_TC)                                          |                                     u_ila_0_ltlib_v1_0_2_match__17 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_722 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_722 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_723 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_723 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_724 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_725 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_726 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_727 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_728 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_729 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_730 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_731 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_732 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_733 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_734 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_735 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_736 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_737 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_738 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_739 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[17].U_TC                                              |                                     u_ila_0_ltlib_v1_0_2_match__18 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[17].U_TC)                                          |                                     u_ila_0_ltlib_v1_0_2_match__18 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_704 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_704 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_705 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_705 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_706 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_707 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_708 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_709 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_710 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_711 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_712 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_713 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_714 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_715 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_716 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_717 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_718 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_719 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_720 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_721 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[18].U_TC                                              |                                     u_ila_0_ltlib_v1_0_2_match__19 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[18].U_TC)                                          |                                     u_ila_0_ltlib_v1_0_2_match__19 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_686 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_686 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_687 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_687 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_688 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_689 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_690 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_691 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_692 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_693 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_694 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_695 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_696 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_697 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_698 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_699 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_700 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_701 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_702 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_703 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[19].U_TC                                              |                                     u_ila_0_ltlib_v1_0_2_match__20 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[19].U_TC)                                          |                                     u_ila_0_ltlib_v1_0_2_match__20 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_668 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_668 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_669 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_669 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_670 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_671 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_672 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_673 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_674 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_675 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_676 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_677 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_678 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_679 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_680 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_681 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_682 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_683 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_684 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_685 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[1].U_TC                                               |                                      u_ila_0_ltlib_v1_0_2_match__2 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[1].U_TC)                                           |                                      u_ila_0_ltlib_v1_0_2_match__2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_992 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_992 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_993 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_993 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_994 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_995 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_996 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_997 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_998 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_999 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |          u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_1000 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1001 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1002 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1003 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1004 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1005 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1006 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1007 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1008 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                          u_ila_0_ltlib_v1_0_2_all_typeA_slice_1009 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[20].U_TC                                              |                                     u_ila_0_ltlib_v1_0_2_match__21 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[20].U_TC)                                          |                                     u_ila_0_ltlib_v1_0_2_match__21 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_650 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_650 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_651 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_651 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_652 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_653 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_654 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_655 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_656 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_657 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_658 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_659 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_660 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_661 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_662 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_663 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_664 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_665 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_666 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_667 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[21].U_TC                                              |                                     u_ila_0_ltlib_v1_0_2_match__22 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[21].U_TC)                                          |                                     u_ila_0_ltlib_v1_0_2_match__22 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_632 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_632 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_633 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_633 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_634 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_635 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_636 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_637 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_638 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_639 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_640 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_641 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_642 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_643 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_644 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_645 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_646 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_647 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_648 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_649 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[22].U_TC                                              |                                     u_ila_0_ltlib_v1_0_2_match__23 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[22].U_TC)                                          |                                     u_ila_0_ltlib_v1_0_2_match__23 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_614 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_614 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_615 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_615 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_616 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_617 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_618 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_619 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_620 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_621 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_622 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_623 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_624 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_625 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_626 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_627 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_628 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_629 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_630 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_631 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[23].U_TC                                              |                                     u_ila_0_ltlib_v1_0_2_match__24 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[23].U_TC)                                          |                                     u_ila_0_ltlib_v1_0_2_match__24 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_596 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_596 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_597 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_597 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_598 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_599 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_600 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_601 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_602 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_603 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_604 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_605 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_606 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_607 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_608 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_609 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_610 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_611 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_612 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_613 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[24].U_TC                                              |                                     u_ila_0_ltlib_v1_0_2_match__25 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[24].U_TC)                                          |                                     u_ila_0_ltlib_v1_0_2_match__25 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_578 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_578 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_579 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_579 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_580 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_581 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_582 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_583 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_584 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_585 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_586 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_587 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_588 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_589 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_590 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_591 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_592 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_593 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_594 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_595 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[25].U_TC                                              |                                     u_ila_0_ltlib_v1_0_2_match__26 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[25].U_TC)                                          |                                     u_ila_0_ltlib_v1_0_2_match__26 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_560 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_560 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_561 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_561 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_562 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_563 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_564 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_565 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_566 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_567 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_568 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_569 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_570 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_571 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_572 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_573 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_574 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_575 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_576 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_577 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[26].U_TC                                              |                                     u_ila_0_ltlib_v1_0_2_match__27 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[26].U_TC)                                          |                                     u_ila_0_ltlib_v1_0_2_match__27 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_542 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_542 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_543 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_543 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_544 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_545 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_546 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_547 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_548 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_549 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_550 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_551 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_552 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_553 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_554 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_555 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_556 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_557 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_558 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_559 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[27].U_TC                                              |                                     u_ila_0_ltlib_v1_0_2_match__28 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[27].U_TC)                                          |                                     u_ila_0_ltlib_v1_0_2_match__28 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_524 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_524 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_525 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_525 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_526 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_527 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_528 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_529 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_530 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_531 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_532 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_533 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_534 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_535 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_536 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_537 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_538 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_539 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_540 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_541 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[28].U_TC                                              |                                     u_ila_0_ltlib_v1_0_2_match__29 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[28].U_TC)                                          |                                     u_ila_0_ltlib_v1_0_2_match__29 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_506 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_506 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_507 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_507 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_508 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_509 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_510 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_511 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_512 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_513 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_514 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_515 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_516 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_517 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_518 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_519 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_520 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_521 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_522 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_523 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[29].U_TC                                              |                                     u_ila_0_ltlib_v1_0_2_match__30 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[29].U_TC)                                          |                                     u_ila_0_ltlib_v1_0_2_match__30 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_488 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_488 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_489 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_489 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_490 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_491 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_492 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_493 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_494 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_495 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_496 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_497 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_498 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_499 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_500 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_501 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_502 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_503 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_504 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_505 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[2].U_TC                                               |                                      u_ila_0_ltlib_v1_0_2_match__3 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[2].U_TC)                                           |                                      u_ila_0_ltlib_v1_0_2_match__3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_974 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_974 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_975 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_975 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_976 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_977 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_978 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_979 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_980 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_981 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_982 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_983 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_984 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_985 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_986 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_987 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_988 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_989 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_990 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_991 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[30].U_TC                                              |                                     u_ila_0_ltlib_v1_0_2_match__31 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[30].U_TC)                                          |                                     u_ila_0_ltlib_v1_0_2_match__31 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_470 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_470 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_471 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_471 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_472 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_473 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_474 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_475 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_476 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_477 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_478 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_479 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_480 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_481 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_482 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_483 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_484 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_485 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_486 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_487 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[31].U_TC                                              |                                     u_ila_0_ltlib_v1_0_2_match__32 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[31].U_TC)                                          |                                     u_ila_0_ltlib_v1_0_2_match__32 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_452 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_452 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_453 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_453 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_454 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_455 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_456 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_457 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_458 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_459 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_460 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_461 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_462 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_463 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_464 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_465 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_466 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_467 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_468 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_469 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[3].U_TC                                               |                                      u_ila_0_ltlib_v1_0_2_match__4 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[3].U_TC)                                           |                                      u_ila_0_ltlib_v1_0_2_match__4 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_956 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_956 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_957 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_957 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_958 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_959 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_960 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_961 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_962 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_963 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_964 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_965 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_966 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_967 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_968 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_969 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_970 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_971 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_972 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_973 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[4].U_TC                                               |                                      u_ila_0_ltlib_v1_0_2_match__5 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[4].U_TC)                                           |                                      u_ila_0_ltlib_v1_0_2_match__5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_938 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_938 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_939 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_939 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_940 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_941 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_942 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_943 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_944 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_945 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_946 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_947 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_948 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_949 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_950 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_951 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_952 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_953 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_954 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_955 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[5].U_TC                                               |                                      u_ila_0_ltlib_v1_0_2_match__6 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[5].U_TC)                                           |                                      u_ila_0_ltlib_v1_0_2_match__6 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_920 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_920 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_921 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_921 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_922 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_923 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_924 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_925 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_926 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_927 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_928 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_929 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_930 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_931 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_932 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_933 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_934 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_935 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_936 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_937 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[6].U_TC                                               |                                      u_ila_0_ltlib_v1_0_2_match__7 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[6].U_TC)                                           |                                      u_ila_0_ltlib_v1_0_2_match__7 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_902 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_902 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_903 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_903 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_904 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_905 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_906 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_907 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_908 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_909 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_910 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_911 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_912 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_913 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_914 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_915 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_916 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_917 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_918 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_919 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[7].U_TC                                               |                                      u_ila_0_ltlib_v1_0_2_match__8 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[7].U_TC)                                           |                                      u_ila_0_ltlib_v1_0_2_match__8 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_884 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_884 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_885 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_885 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_886 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_887 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_888 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_889 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_890 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_891 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_892 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_893 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_894 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_895 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_896 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_897 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_898 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_899 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_900 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_901 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[8].U_TC                                               |                                      u_ila_0_ltlib_v1_0_2_match__9 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[8].U_TC)                                           |                                      u_ila_0_ltlib_v1_0_2_match__9 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_866 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_866 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_867 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_867 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_868 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_869 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_870 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_871 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_872 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_873 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_874 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_875 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_876 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_877 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_878 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_879 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_880 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_881 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_882 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_883 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           N_DDR_TC.N_DDR_TC_INST[9].U_TC                                               |                                     u_ila_0_ltlib_v1_0_2_match__10 |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (N_DDR_TC.N_DDR_TC_INST[9].U_TC)                                           |                                     u_ila_0_ltlib_v1_0_2_match__10 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                u_ila_0_ltlib_v1_0_2_allx_typeA_848 |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                u_ila_0_ltlib_v1_0_2_allx_typeA_848 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                 u_ila_0_ltlib_v1_0_2_all_typeA_849 |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                 u_ila_0_ltlib_v1_0_2_all_typeA_849 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_850 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_851 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_852 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_853 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_854 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_855 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_856 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_857 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_858 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_859 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_860 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_861 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_862 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_863 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_864 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_865 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           STRG_QUAL.U_STRG_QUAL                                                        |                                         u_ila_0_ltlib_v1_0_2_match |         65 |          0 |       0 |   65 |   130 |      0 |      0 |          0 |
|             (STRG_QUAL.U_STRG_QUAL)                                                    |                                         u_ila_0_ltlib_v1_0_2_match |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                    |                                    u_ila_0_ltlib_v1_0_2_allx_typeA |         65 |          0 |       0 |   65 |   129 |      0 |      0 |          0 |
|               (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)                |                                    u_ila_0_ltlib_v1_0_2_allx_typeA |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|               DUT                                                                      |                                     u_ila_0_ltlib_v1_0_2_all_typeA |         65 |          0 |       0 |   65 |     1 |      0 |      0 |          0 |
|                 (DUT)                                                                  |                                     u_ila_0_ltlib_v1_0_2_all_typeA |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_436 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_437 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_438 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_439 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_440 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_441 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_442 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_443 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_444 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_445 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_446 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_447 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_448 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_449 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_450 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_451 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|           U_TM                                                                         |                                 u_ila_0_ila_v6_2_15_ila_trig_match |       1023 |        111 |       0 |  912 |  2032 |      0 |      0 |          0 |
|             (U_TM)                                                                     |                                 u_ila_0_ila_v6_2_15_ila_trig_match |        111 |        111 |       0 |    0 |     0 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[0].U_M                                                    |                      u_ila_0_ltlib_v1_0_2_match__parameterized0__1 |         21 |          0 |       0 |   21 |    68 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[0].U_M)                                                |                      u_ila_0_ltlib_v1_0_2_match__parameterized0__1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized0_429 |         21 |          0 |       0 |   21 |    67 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized0_429 |          0 |          0 |       0 |    0 |    66 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized0_430 |         21 |          0 |       0 |   21 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized0_430 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_431 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_432 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_433 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_434 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_435 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[100].U_M                                                  |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__53 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[100].U_M)                                              |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__53 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_75 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_75 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_76 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_76 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_77 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[101].U_M                                                  |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__54 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[101].U_M)                                              |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__54 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_72 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_72 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_73 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_73 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_74 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[102].U_M                                                  |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__55 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[102].U_M)                                              |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__55 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_69 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_69 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_70 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_70 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_71 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[103].U_M                                                  |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__56 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[103].U_M)                                              |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__56 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_66 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_66 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_67 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_67 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_68 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[104].U_M                                                  |                      u_ila_0_ltlib_v1_0_2_match__parameterized6__9 |          5 |          0 |       0 |    5 |    10 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[104].U_M)                                              |                      u_ila_0_ltlib_v1_0_2_match__parameterized6__9 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_63 |          5 |          0 |       0 |    5 |     9 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_63 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_64 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_64 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_65 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[105].U_M                                                  |                     u_ila_0_ltlib_v1_0_2_match__parameterized6__10 |          5 |          0 |       0 |    5 |    10 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[105].U_M)                                              |                     u_ila_0_ltlib_v1_0_2_match__parameterized6__10 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_60 |          5 |          0 |       0 |    5 |     9 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_60 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_61 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_61 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_62 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[106].U_M                                                  |                     u_ila_0_ltlib_v1_0_2_match__parameterized6__11 |          5 |          0 |       0 |    5 |    10 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[106].U_M)                                              |                     u_ila_0_ltlib_v1_0_2_match__parameterized6__11 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_57 |          5 |          0 |       0 |    5 |     9 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_57 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_58 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_58 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_59 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[107].U_M                                                  |                     u_ila_0_ltlib_v1_0_2_match__parameterized6__12 |          5 |          0 |       0 |    5 |    10 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[107].U_M)                                              |                     u_ila_0_ltlib_v1_0_2_match__parameterized6__12 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_54 |          5 |          0 |       0 |    5 |     9 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_54 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_55 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_55 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_56 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[108].U_M                                                  |                      u_ila_0_ltlib_v1_0_2_match__parameterized3__9 |          5 |          0 |       0 |    5 |     6 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[108].U_M)                                              |                      u_ila_0_ltlib_v1_0_2_match__parameterized3__9 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_51 |          5 |          0 |       0 |    5 |     5 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_51 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_52 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_52 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_53 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[109].U_M                                                  |                     u_ila_0_ltlib_v1_0_2_match__parameterized3__10 |          5 |          0 |       0 |    5 |     6 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[109].U_M)                                              |                     u_ila_0_ltlib_v1_0_2_match__parameterized3__10 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_48 |          5 |          0 |       0 |    5 |     5 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_48 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_49 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_49 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_50 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[10].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized1__7 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[10].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized1__7 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_389 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_389 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_390 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_390 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_391 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[110].U_M                                                  |                     u_ila_0_ltlib_v1_0_2_match__parameterized3__11 |          5 |          0 |       0 |    5 |     6 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[110].U_M)                                              |                     u_ila_0_ltlib_v1_0_2_match__parameterized3__11 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_45 |          5 |          0 |       0 |    5 |     5 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_45 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_46 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_46 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_47 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[111].U_M                                                  |                         u_ila_0_ltlib_v1_0_2_match__parameterized3 |          5 |          0 |       0 |    5 |     6 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[111].U_M)                                              |                         u_ila_0_ltlib_v1_0_2_match__parameterized3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                    u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3 |          5 |          0 |       0 |    5 |     5 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                    u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_43 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_43 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_44 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[112].U_M                                                  |                     u_ila_0_ltlib_v1_0_2_match__parameterized6__13 |          5 |          0 |       0 |    5 |    10 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[112].U_M)                                              |                     u_ila_0_ltlib_v1_0_2_match__parameterized6__13 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_40 |          5 |          0 |       0 |    5 |     9 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_40 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_41 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_41 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_42 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[113].U_M                                                  |                     u_ila_0_ltlib_v1_0_2_match__parameterized6__14 |          5 |          0 |       0 |    5 |    10 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[113].U_M)                                              |                     u_ila_0_ltlib_v1_0_2_match__parameterized6__14 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_37 |          5 |          0 |       0 |    5 |     9 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_37 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_38 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_38 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_39 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[114].U_M                                                  |                     u_ila_0_ltlib_v1_0_2_match__parameterized6__15 |          5 |          0 |       0 |    5 |    10 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[114].U_M)                                              |                     u_ila_0_ltlib_v1_0_2_match__parameterized6__15 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_34 |          5 |          0 |       0 |    5 |     9 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_34 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_35 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_35 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_36 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[115].U_M                                                  |                         u_ila_0_ltlib_v1_0_2_match__parameterized6 |          5 |          0 |       0 |    5 |    10 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[115].U_M)                                              |                         u_ila_0_ltlib_v1_0_2_match__parameterized6 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                    u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6 |          5 |          0 |       0 |    5 |     9 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                    u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_32 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_32 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_33 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[116].U_M                                                  |                      u_ila_0_ltlib_v1_0_2_match__parameterized8__1 |          5 |          0 |       0 |    5 |     8 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[116].U_M)                                              |                      u_ila_0_ltlib_v1_0_2_match__parameterized8__1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized8_29 |          5 |          0 |       0 |    5 |     7 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized8_29 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_30 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_30 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_31 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[117].U_M                                                  |                      u_ila_0_ltlib_v1_0_2_match__parameterized8__2 |          5 |          0 |       0 |    5 |     8 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[117].U_M)                                              |                      u_ila_0_ltlib_v1_0_2_match__parameterized8__2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized8_26 |          5 |          0 |       0 |    5 |     7 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized8_26 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_27 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_27 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_28 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[118].U_M                                                  |                      u_ila_0_ltlib_v1_0_2_match__parameterized8__3 |          5 |          0 |       0 |    5 |     8 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[118].U_M)                                              |                      u_ila_0_ltlib_v1_0_2_match__parameterized8__3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized8_23 |          5 |          0 |       0 |    5 |     7 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized8_23 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_24 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_24 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_25 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[119].U_M                                                  |                         u_ila_0_ltlib_v1_0_2_match__parameterized8 |          5 |          0 |       0 |    5 |     8 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[119].U_M)                                              |                         u_ila_0_ltlib_v1_0_2_match__parameterized8 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                    u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized8 |          5 |          0 |       0 |    5 |     7 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                    u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized8 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_21 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_21 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_22 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[11].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized1__8 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[11].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized1__8 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_386 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_386 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_387 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_387 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_388 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[120].U_M                                                  |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__57 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[120].U_M)                                              |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__57 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_18 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_18 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_19 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_19 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_20 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[121].U_M                                                  |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__58 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[121].U_M)                                              |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__58 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_15 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_15 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_16 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_16 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_17 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[122].U_M                                                  |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__59 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[122].U_M)                                              |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__59 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_12 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_13 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_13 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_14 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[123].U_M                                                  |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__60 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[123].U_M)                                              |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__60 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                  u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_9 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                  u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_9 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_10 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_10 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_11 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[124].U_M                                                  |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__61 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[124].U_M)                                              |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__61 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                  u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_6 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                  u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                   u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_7 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                   u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_7 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |             u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_8 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[125].U_M                                                  |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__62 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[125].U_M)                                              |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__62 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                  u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_3 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                  u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                   u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_4 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                   u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_4 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |             u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_5 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[126].U_M                                                  |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__63 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[126].U_M)                                              |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__63 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                  u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_0 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                  u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                   u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_1 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                   u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_1 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |             u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_2 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[127].U_M                                                  |                         u_ila_0_ltlib_v1_0_2_match__parameterized1 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[127].U_M)                                              |                         u_ila_0_ltlib_v1_0_2_match__parameterized1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                    u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                    u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                     u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                     u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |               u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[12].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized2__1 |         17 |          0 |       0 |   17 |    66 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[12].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized2__1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized2_380 |         17 |          0 |       0 |   17 |    65 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized2_380 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized2_381 |         17 |          0 |       0 |   17 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized2_381 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_382 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_383 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_384 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_385 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[13].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized2__2 |         17 |          0 |       0 |   17 |    66 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[13].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized2__2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized2_374 |         17 |          0 |       0 |   17 |    65 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized2_374 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized2_375 |         17 |          0 |       0 |   17 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized2_375 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_376 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_377 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_378 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_379 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[14].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized2__3 |         17 |          0 |       0 |   17 |    66 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[14].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized2__3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized2_368 |         17 |          0 |       0 |   17 |    65 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized2_368 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized2_369 |         17 |          0 |       0 |   17 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized2_369 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_370 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_371 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_372 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_373 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[15].U_M                                                   |                         u_ila_0_ltlib_v1_0_2_match__parameterized2 |         17 |          0 |       0 |   17 |    66 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[15].U_M)                                               |                         u_ila_0_ltlib_v1_0_2_match__parameterized2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                    u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized2 |         17 |          0 |       0 |   17 |    65 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                    u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized2 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|                 DUT                                                                    |                     u_ila_0_ltlib_v1_0_2_all_typeA__parameterized2 |         17 |          0 |       0 |   17 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                     u_ila_0_ltlib_v1_0_2_all_typeA__parameterized2 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_364 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_365 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_366 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_367 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[16].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized3__1 |          5 |          0 |       0 |    5 |     6 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[16].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized3__1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_361 |          5 |          0 |       0 |    5 |     5 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_361 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_362 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_362 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_363 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[17].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized3__2 |          5 |          0 |       0 |    5 |     6 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[17].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized3__2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_358 |          5 |          0 |       0 |    5 |     5 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_358 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_359 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_359 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_360 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[18].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized3__3 |          5 |          0 |       0 |    5 |     6 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[18].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized3__3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_355 |          5 |          0 |       0 |    5 |     5 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_355 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_356 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_356 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_357 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[19].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized3__4 |          5 |          0 |       0 |    5 |     6 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[19].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized3__4 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_352 |          5 |          0 |       0 |    5 |     5 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_352 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_353 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_353 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_354 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[1].U_M                                                    |                      u_ila_0_ltlib_v1_0_2_match__parameterized0__2 |         21 |          0 |       0 |   21 |    68 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[1].U_M)                                                |                      u_ila_0_ltlib_v1_0_2_match__parameterized0__2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized0_422 |         21 |          0 |       0 |   21 |    67 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized0_422 |          0 |          0 |       0 |    0 |    66 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized0_423 |         21 |          0 |       0 |   21 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized0_423 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_424 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_425 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_426 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_427 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_428 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[20].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized4__1 |         33 |          0 |       0 |   33 |   130 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[20].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized4__1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized4_342 |         33 |          0 |       0 |   33 |   129 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized4_342 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized3_343 |         33 |          0 |       0 |   33 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized3_343 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_344 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_345 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_346 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_347 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_348 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_349 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_350 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_351 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[21].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized4__2 |         33 |          0 |       0 |   33 |   130 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[21].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized4__2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized4_332 |         33 |          0 |       0 |   33 |   129 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized4_332 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized3_333 |         33 |          0 |       0 |   33 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized3_333 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_334 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_335 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_336 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_337 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_338 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_339 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_340 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_341 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[22].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized4__3 |         33 |          0 |       0 |   33 |   130 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[22].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized4__3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized4_322 |         33 |          0 |       0 |   33 |   129 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized4_322 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized3_323 |         33 |          0 |       0 |   33 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized3_323 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_324 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_325 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_326 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_327 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_328 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_329 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_330 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_331 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[23].U_M                                                   |                         u_ila_0_ltlib_v1_0_2_match__parameterized4 |         33 |          0 |       0 |   33 |   130 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[23].U_M)                                               |                         u_ila_0_ltlib_v1_0_2_match__parameterized4 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                    u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized4 |         33 |          0 |       0 |   33 |   129 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                    u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized4 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |          0 |
|                 DUT                                                                    |                     u_ila_0_ltlib_v1_0_2_all_typeA__parameterized3 |         33 |          0 |       0 |   33 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                     u_ila_0_ltlib_v1_0_2_all_typeA__parameterized3 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_314 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_315 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_316 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_317 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_318 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_319 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_320 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_321 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[24].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized5__1 |          5 |          0 |       0 |    5 |    18 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[24].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized5__1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized5_311 |          5 |          0 |       0 |    5 |    17 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized5_311 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_312 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_312 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_313 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[25].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized5__2 |          5 |          0 |       0 |    5 |    18 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[25].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized5__2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized5_308 |          5 |          0 |       0 |    5 |    17 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized5_308 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_309 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_309 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_310 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[26].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized5__3 |          5 |          0 |       0 |    5 |    18 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[26].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized5__3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized5_305 |          5 |          0 |       0 |    5 |    17 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized5_305 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_306 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_306 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_307 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[27].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized5__4 |          5 |          0 |       0 |    5 |    18 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[27].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized5__4 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized5_302 |          5 |          0 |       0 |    5 |    17 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized5_302 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_303 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_303 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_304 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[28].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized5__5 |          5 |          0 |       0 |    5 |    18 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[28].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized5__5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized5_299 |          5 |          0 |       0 |    5 |    17 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized5_299 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_300 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_300 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_301 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[29].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized5__6 |          5 |          0 |       0 |    5 |    18 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[29].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized5__6 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized5_296 |          5 |          0 |       0 |    5 |    17 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized5_296 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_297 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_297 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_298 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[2].U_M                                                    |                      u_ila_0_ltlib_v1_0_2_match__parameterized0__3 |         21 |          0 |       0 |   21 |    68 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[2].U_M)                                                |                      u_ila_0_ltlib_v1_0_2_match__parameterized0__3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized0_415 |         21 |          0 |       0 |   21 |    67 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized0_415 |          0 |          0 |       0 |    0 |    66 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized0_416 |         21 |          0 |       0 |   21 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized0_416 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_417 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_418 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_419 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_420 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_421 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[30].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized5__7 |          5 |          0 |       0 |    5 |    18 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[30].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized5__7 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized5_293 |          5 |          0 |       0 |    5 |    17 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized5_293 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_294 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_294 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_295 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[31].U_M                                                   |                         u_ila_0_ltlib_v1_0_2_match__parameterized5 |          5 |          0 |       0 |    5 |    18 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[31].U_M)                                               |                         u_ila_0_ltlib_v1_0_2_match__parameterized5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                    u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized5 |          5 |          0 |       0 |    5 |    17 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                    u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized5 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_291 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_291 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_292 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[32].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized1__9 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[32].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized1__9 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_288 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_288 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_289 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_289 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_290 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[33].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__10 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[33].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__10 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_285 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_285 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_286 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_286 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_287 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[34].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__11 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[34].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__11 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_282 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_282 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_283 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_283 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_284 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[35].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__12 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[35].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__12 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_279 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_279 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_280 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_280 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_281 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[36].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__13 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[36].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__13 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_276 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_276 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_277 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_277 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_278 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[37].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__14 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[37].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__14 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_273 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_273 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_274 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_274 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_275 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[38].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__15 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[38].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__15 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_270 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_270 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_271 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_271 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_272 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[39].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__16 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[39].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__16 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_267 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_267 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_268 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_268 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_269 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[3].U_M                                                    |                         u_ila_0_ltlib_v1_0_2_match__parameterized0 |         21 |          0 |       0 |   21 |    68 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[3].U_M)                                                |                         u_ila_0_ltlib_v1_0_2_match__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                    u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized0 |         21 |          0 |       0 |   21 |    67 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                    u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized0 |          0 |          0 |       0 |    0 |    66 |      0 |      0 |          0 |
|                 DUT                                                                    |                     u_ila_0_ltlib_v1_0_2_all_typeA__parameterized0 |         21 |          0 |       0 |   21 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                     u_ila_0_ltlib_v1_0_2_all_typeA__parameterized0 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_410 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_411 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_412 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_413 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_414 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[40].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__17 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[40].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__17 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_264 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_264 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_265 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_265 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_266 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[41].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__18 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[41].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__18 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_261 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_261 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_262 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_262 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_263 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[42].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__19 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[42].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__19 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_258 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_258 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_259 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_259 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_260 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[43].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__20 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[43].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__20 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_255 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_255 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_256 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_256 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_257 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[44].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__21 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[44].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__21 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_252 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_252 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_253 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_253 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_254 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[45].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__22 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[45].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__22 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_249 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_249 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_250 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_250 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_251 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[46].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__23 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[46].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__23 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_246 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_246 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_247 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_247 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_248 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[47].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__24 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[47].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__24 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_243 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_243 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_244 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_244 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_245 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[48].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__25 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[48].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__25 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_240 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_240 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_241 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_241 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_242 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[49].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__26 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[49].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__26 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_237 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_237 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_238 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_238 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_239 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[4].U_M                                                    |                      u_ila_0_ltlib_v1_0_2_match__parameterized1__1 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[4].U_M)                                                |                      u_ila_0_ltlib_v1_0_2_match__parameterized1__1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_407 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_407 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_408 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_408 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_409 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[50].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__27 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[50].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__27 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_234 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_234 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_235 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_235 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_236 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[51].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__28 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[51].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__28 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_231 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_231 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_232 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_232 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_233 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[52].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized6__1 |          5 |          0 |       0 |    5 |    10 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[52].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized6__1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_228 |          5 |          0 |       0 |    5 |     9 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_228 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_229 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_229 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_230 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[53].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized6__2 |          5 |          0 |       0 |    5 |    10 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[53].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized6__2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_225 |          5 |          0 |       0 |    5 |     9 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_225 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_226 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_226 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_227 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[54].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized6__3 |          5 |          0 |       0 |    5 |    10 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[54].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized6__3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_222 |          5 |          0 |       0 |    5 |     9 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_222 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_223 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_223 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_224 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[55].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized6__4 |          5 |          0 |       0 |    5 |    10 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[55].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized6__4 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_219 |          5 |          0 |       0 |    5 |     9 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_219 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_220 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_220 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_221 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[56].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__29 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[56].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__29 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_216 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_216 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_217 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_217 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_218 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[57].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__30 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[57].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__30 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_213 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_213 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_214 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_214 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_215 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[58].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__31 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[58].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__31 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_210 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_210 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_211 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_211 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_212 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[59].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__32 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[59].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__32 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_207 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_207 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_208 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_208 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_209 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[5].U_M                                                    |                      u_ila_0_ltlib_v1_0_2_match__parameterized1__2 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[5].U_M)                                                |                      u_ila_0_ltlib_v1_0_2_match__parameterized1__2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_404 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_404 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_405 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_405 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_406 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[60].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__33 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[60].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__33 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_204 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_204 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_205 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_205 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_206 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[61].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__34 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[61].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__34 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_201 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_201 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_202 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_202 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_203 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[62].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__35 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[62].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__35 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_198 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_198 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_199 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_199 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_200 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[63].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__36 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[63].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__36 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_195 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_195 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_196 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_196 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_197 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[64].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__37 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[64].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__37 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_192 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_192 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_193 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_193 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_194 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[65].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__38 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[65].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__38 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_189 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_189 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_190 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_190 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_191 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[66].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__39 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[66].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__39 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_186 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_186 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_187 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_187 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_188 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[67].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__40 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[67].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__40 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_183 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_183 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_184 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_184 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_185 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[68].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__41 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[68].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__41 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_180 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_180 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_181 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_181 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_182 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[69].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__42 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[69].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__42 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_177 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_177 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_178 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_178 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_179 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[6].U_M                                                    |                      u_ila_0_ltlib_v1_0_2_match__parameterized1__3 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[6].U_M)                                                |                      u_ila_0_ltlib_v1_0_2_match__parameterized1__3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_401 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_401 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_402 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_402 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_403 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[70].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__43 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[70].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__43 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_174 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_174 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_175 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_175 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_176 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[71].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__44 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[71].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__44 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_171 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_171 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_172 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_172 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_173 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[72].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__45 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[72].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__45 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_168 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_168 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_169 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_169 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_170 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[73].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__46 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[73].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__46 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_165 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_165 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_166 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_166 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_167 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[74].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__47 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[74].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__47 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_162 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_162 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_163 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_163 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_164 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[75].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__48 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[75].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__48 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_159 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_159 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_160 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_160 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_161 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[76].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__49 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[76].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__49 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_156 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_156 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_157 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_157 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_158 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[77].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__50 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[77].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__50 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_153 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_153 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_154 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_154 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_155 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[78].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__51 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[78].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__51 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_150 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_150 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_151 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_151 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_152 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[79].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__52 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[79].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized1__52 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_147 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_147 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_148 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_148 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_149 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[7].U_M                                                    |                      u_ila_0_ltlib_v1_0_2_match__parameterized1__4 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[7].U_M)                                                |                      u_ila_0_ltlib_v1_0_2_match__parameterized1__4 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_398 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_398 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_399 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_399 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_400 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[80].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized7__1 |          9 |          0 |       0 |    9 |    26 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[80].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized7__1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7_143 |          9 |          0 |       0 |    9 |    25 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7_143 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4_144 |          9 |          0 |       0 |    9 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4_144 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_145 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_146 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[81].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized7__2 |          9 |          0 |       0 |    9 |    26 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[81].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized7__2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7_139 |          9 |          0 |       0 |    9 |    25 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7_139 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4_140 |          9 |          0 |       0 |    9 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4_140 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_141 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_142 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[82].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized7__3 |          9 |          0 |       0 |    9 |    26 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[82].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized7__3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7_135 |          9 |          0 |       0 |    9 |    25 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7_135 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4_136 |          9 |          0 |       0 |    9 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4_136 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_137 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_138 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[83].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized7__4 |          9 |          0 |       0 |    9 |    26 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[83].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized7__4 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7_131 |          9 |          0 |       0 |    9 |    25 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7_131 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4_132 |          9 |          0 |       0 |    9 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4_132 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_133 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_134 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[84].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized6__5 |          5 |          0 |       0 |    5 |    10 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[84].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized6__5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_128 |          5 |          0 |       0 |    5 |     9 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_128 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_129 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_129 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_130 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[85].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized6__6 |          5 |          0 |       0 |    5 |    10 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[85].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized6__6 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_125 |          5 |          0 |       0 |    5 |     9 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_125 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_126 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_126 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_127 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[86].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized6__7 |          5 |          0 |       0 |    5 |    10 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[86].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized6__7 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_122 |          5 |          0 |       0 |    5 |     9 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_122 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_123 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_123 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_124 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[87].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized6__8 |          5 |          0 |       0 |    5 |    10 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[87].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized6__8 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_119 |          5 |          0 |       0 |    5 |     9 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized6_119 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_120 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_120 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_121 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[88].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized7__5 |          9 |          0 |       0 |    9 |    26 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[88].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized7__5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7_115 |          9 |          0 |       0 |    9 |    25 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7_115 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4_116 |          9 |          0 |       0 |    9 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4_116 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_117 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_118 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[89].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized7__6 |          9 |          0 |       0 |    9 |    26 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[89].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized7__6 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7_111 |          9 |          0 |       0 |    9 |    25 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7_111 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4_112 |          9 |          0 |       0 |    9 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4_112 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_113 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_114 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[8].U_M                                                    |                      u_ila_0_ltlib_v1_0_2_match__parameterized1__5 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[8].U_M)                                                |                      u_ila_0_ltlib_v1_0_2_match__parameterized1__5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_395 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_395 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_396 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_396 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_397 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[90].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized7__7 |          9 |          0 |       0 |    9 |    26 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[90].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized7__7 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7_107 |          9 |          0 |       0 |    9 |    25 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7_107 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4_108 |          9 |          0 |       0 |    9 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4_108 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_109 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_110 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[91].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized7__8 |          9 |          0 |       0 |    9 |    26 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[91].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized7__8 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7_103 |          9 |          0 |       0 |    9 |    25 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7_103 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4_104 |          9 |          0 |       0 |    9 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4_104 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_105 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_106 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[92].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized7__9 |          9 |          0 |       0 |    9 |    26 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[92].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized7__9 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7_99 |          9 |          0 |       0 |    9 |    25 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7_99 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4_100 |          9 |          0 |       0 |    9 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4_100 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                           u_ila_0_ltlib_v1_0_2_all_typeA_slice_101 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_102 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[93].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized7__10 |          9 |          0 |       0 |    9 |    26 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[93].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized7__10 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7_95 |          9 |          0 |       0 |    9 |    25 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7_95 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4_96 |          9 |          0 |       0 |    9 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4_96 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                            u_ila_0_ltlib_v1_0_2_all_typeA_slice_97 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_98 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[94].U_M                                                   |                     u_ila_0_ltlib_v1_0_2_match__parameterized7__11 |          9 |          0 |       0 |    9 |    26 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[94].U_M)                                               |                     u_ila_0_ltlib_v1_0_2_match__parameterized7__11 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7_91 |          9 |          0 |       0 |    9 |    25 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7_91 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4_92 |          9 |          0 |       0 |    9 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4_92 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                            u_ila_0_ltlib_v1_0_2_all_typeA_slice_93 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_94 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[95].U_M                                                   |                         u_ila_0_ltlib_v1_0_2_match__parameterized7 |          9 |          0 |       0 |    9 |    26 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[95].U_M)                                               |                         u_ila_0_ltlib_v1_0_2_match__parameterized7 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                    u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7 |          9 |          0 |       0 |    9 |    25 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                    u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized7 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 DUT                                                                    |                     u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4 |          9 |          0 |       0 |    9 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                     u_ila_0_ltlib_v1_0_2_all_typeA__parameterized4 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |                               u_ila_0_ltlib_v1_0_2_all_typeA_slice |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_90 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[96].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized3__5 |          5 |          0 |       0 |    5 |     6 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[96].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized3__5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_87 |          5 |          0 |       0 |    5 |     5 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_87 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_88 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_88 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_89 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[97].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized3__6 |          5 |          0 |       0 |    5 |     6 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[97].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized3__6 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_84 |          5 |          0 |       0 |    5 |     5 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_84 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_85 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_85 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_86 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[98].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized3__7 |          5 |          0 |       0 |    5 |     6 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[98].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized3__7 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_81 |          5 |          0 |       0 |    5 |     5 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_81 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_82 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_82 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_83 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[99].U_M                                                   |                      u_ila_0_ltlib_v1_0_2_match__parameterized3__8 |          5 |          0 |       0 |    5 |     6 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[99].U_M)                                               |                      u_ila_0_ltlib_v1_0_2_match__parameterized3__8 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_78 |          5 |          0 |       0 |    5 |     5 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                 u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized3_78 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 DUT                                                                    |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_79 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                  u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_79 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |            u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_80 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|             N_DDR_MODE.G_NMU[9].U_M                                                    |                      u_ila_0_ltlib_v1_0_2_match__parameterized1__6 |          5 |          0 |       0 |    5 |     4 |      0 |      0 |          0 |
|               (N_DDR_MODE.G_NMU[9].U_M)                                                |                      u_ila_0_ltlib_v1_0_2_match__parameterized1__6 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst                  |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_392 |          5 |          0 |       0 |    5 |     3 |      0 |      0 |          0 |
|                 (allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst)              |                u_ila_0_ltlib_v1_0_2_allx_typeA__parameterized1_392 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 DUT                                                                    |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_393 |          5 |          0 |       0 |    5 |     1 |      0 |      0 |          0 |
|                   (DUT)                                                                |                 u_ila_0_ltlib_v1_0_2_all_typeA__parameterized1_393 |          1 |          0 |       0 |    1 |     0 |      0 |      0 |          0 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |           u_ila_0_ltlib_v1_0_2_all_typeA_slice__parameterized0_394 |          4 |          0 |       0 |    4 |     1 |      0 |      0 |          0 |
|         xsdb_memory_read_inst                                                          |                                 u_ila_0_ltlib_v1_0_2_generic_memrd |        102 |        100 |       0 |    2 |   249 |      0 |      0 |          0 |
|   wallypipelinedsoc                                                                    |                                                  wallypipelinedsoc |      41413 |      41395 |      18 |    0 | 23773 |     67 |     34 |         25 |
|     core                                                                               |                                                 wallypipelinedcore |      37914 |      37914 |       0 |    0 | 22016 |     64 |     34 |         25 |
|       (core)                                                                           |                                                 wallypipelinedcore |         73 |         73 |       0 |    0 |     0 |      0 |      0 |          0 |
|       ebu.ebu                                                                          |                                                                ebu |        127 |        127 |       0 |    0 |    68 |      0 |      0 |          0 |
|         IFUInput                                                                       |                                                    controllerinput |          1 |          1 |       0 |    0 |    61 |      0 |      0 |          0 |
|           SaveReg                                                                      |                                            flopenr__parameterized2 |          1 |          1 |       0 |    0 |    61 |      0 |      0 |          0 |
|         ebufsmarb                                                                      |                                                          ebufsmarb |        126 |        126 |       0 |    0 |     7 |      0 |      0 |          0 |
|           BeatCounter                                                                  |                                                            counter |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|             cntrflop                                                                   |                                            flopenr__parameterized3 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|           FinalBeatReg                                                                 |                                                         flopenr_44 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|           busreg                                                                       |                                            flopenl__parameterized0 |        112 |        112 |       0 |    0 |     1 |      0 |      0 |          0 |
|           ifureqreg                                                                    |                                                           flopr__3 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|       fpu.fpu                                                                          |                                                                fpu |      10820 |      10820 |       0 |    0 |  3497 |      0 |      0 |          9 |
|         (fpu.fpu)                                                                      |                                                                fpu |         54 |         54 |       0 |    0 |     0 |      0 |      0 |          0 |
|         DEReg1                                                                         |                                        flopenrc__parameterized0_17 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|         DEReg2                                                                         |                                        flopenrc__parameterized0_18 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|         DEReg3                                                                         |                                        flopenrc__parameterized0_19 |          1 |          1 |       0 |    0 |    64 |      0 |      0 |          0 |
|         EMFpReg2                                                                       |                                           flopenrc__parameterized9 |          0 |          0 |       0 |    0 |    53 |      0 |      0 |          0 |
|         EMFpReg5                                                                       |                                           flopenr__parameterized12 |         36 |         36 |       0 |    0 |    13 |      0 |      0 |          0 |
|         EMFpReg6                                                                       |                                        flopenrc__parameterized0_20 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|         EMFpReg7                                                                       |                                        flopenrc__parameterized0_21 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|         EMRegCmpFlg                                                                    |                                           flopenrc__parameterized4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         EMRegCvt                                                                       |                                          flopenrc__parameterized12 |         30 |         30 |       0 |    0 |    85 |      0 |      0 |          0 |
|         EMRegFma2                                                                      |                                          flopenrc__parameterized10 |         74 |         74 |       0 |    0 |   162 |      0 |      0 |          0 |
|         EMRegFma4                                                                      |                                          flopenrc__parameterized11 |         24 |         24 |       0 |    0 |    25 |      0 |      0 |          0 |
|         FPUFlgMux                                                                      |                                              mux2__parameterized11 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|         FPUResMux                                                                      |                                               mux2__parameterized1 |         59 |         59 |       0 |    0 |     0 |      0 |      0 |          0 |
|         FResMux                                                                        |                                                               mux4 |        106 |        106 |       0 |    0 |     0 |      0 |      0 |          0 |
|         FResultMux                                                                     |                                            mux2__parameterized1_22 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |          0 |
|         FWriteDataMReg                                                                 |                                        flopenrc__parameterized0_23 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|         IntResMux                                                                      |                                                               mux3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|         MWRegFp                                                                        |                                        flopenrc__parameterized0_24 |          1 |          1 |       0 |    0 |    64 |      0 |      0 |          0 |
|         MWRegIntCvtRes                                                                 |                                        flopenrc__parameterized0_25 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|         MWRegIntDivRes                                                                 |                                        flopenrc__parameterized0_26 |          1 |          1 |       0 |    0 |    64 |      0 |      0 |          0 |
|         Zfa.Fmt2EReg                                                                   |                                        flopenrc__parameterized4_27 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         Zfa.ZfaResMux                                                                  |                                            mux2__parameterized1_28 |         19 |         19 |       0 |    0 |     0 |      0 |      0 |          0 |
|         Zfa.fli                                                                        |                                                                fli |         15 |         15 |       0 |    0 |     0 |      0 |      0 |          0 |
|         Zfa.fround                                                                     |                                                             fround |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|         fcmp                                                                           |                                                               fcmp |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         fctrl                                                                          |                                                              fctrl |       4499 |       4499 |       0 |    0 |    75 |      0 |      0 |          0 |
|           DEAdrReg                                                                     |                                           flopenrc__parameterized6 |        166 |        166 |       0 |    0 |    15 |      0 |      0 |          0 |
|           DECtrlReg3                                                                   |                                           flopenrc__parameterized5 |       2968 |       2968 |       0 |    0 |    36 |      0 |      0 |          0 |
|           DEEnReg                                                                      |                                           flopenrc__parameterized7 |         49 |         49 |       0 |    0 |     3 |      0 |      0 |          0 |
|           DEFDivStartReg                                                               |                                                        flopenrc__1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           EMCtrlReg                                                                    |                                           flopenrc__parameterized8 |       1311 |       1311 |       0 |    0 |    17 |      0 |      0 |          0 |
|           MWCtrlReg                                                                    |                                           flopenrc__parameterized1 |         35 |         35 |       0 |    0 |     3 |      0 |      0 |          0 |
|         fcvt                                                                           |                                                               fcvt |        106 |        106 |       0 |    0 |     0 |      0 |      0 |          0 |
|         fdivsqrt                                                                       |                                                           fdivsqrt |       2731 |       2731 |       0 |    0 |   456 |      0 |      0 |          0 |
|           fdivsqrtfsm                                                                  |                                                        fdivsqrtfsm |         33 |         33 |       0 |    0 |     7 |      0 |      0 |          0 |
|             (fdivsqrtfsm)                                                              |                                                        fdivsqrtfsm |         13 |         13 |       0 |    0 |     6 |      0 |      0 |          0 |
|             SpecialCaseReg                                                             |                                                         flopenr_43 |         20 |         20 |       0 |    0 |     1 |      0 |      0 |          0 |
|           fdivsqrtiter                                                                 |                                                       fdivsqrtiter |       2407 |       2407 |       0 |    0 |   295 |      0 |      0 |          0 |
|             UMReg                                                                      |                                             flopen__parameterized6 |        126 |        126 |       0 |    0 |    71 |      0 |      0 |          0 |
|             UReg                                                                       |                                          flopen__parameterized6_40 |        184 |        184 |       0 |    0 |    71 |      0 |      0 |          0 |
|             creg                                                                       |                                             flopen__parameterized7 |        147 |        147 |       0 |    0 |     9 |      0 |      0 |          0 |
|             wcreg                                                                      |                                          flopen__parameterized4_41 |       1729 |       1729 |       0 |    0 |    70 |      0 |      0 |          0 |
|             wsmux                                                                      |                                               mux2__parameterized6 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |          0 |
|             wsreg                                                                      |                                          flopen__parameterized4_42 |        161 |        161 |       0 |    0 |    74 |      0 |      0 |          0 |
|           fdivsqrtpostproc                                                             |                                                   fdivsqrtpostproc |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|             WZeroMReg                                                                  |                                                         flopenr_39 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             wspluswceq0                                                                |                                                          aplusbeq0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           fdivsqrtpreproc                                                              |                                                    fdivsqrtpreproc |        291 |        291 |       0 |    0 |   153 |      0 |      0 |          0 |
|             dreg                                                                       |                                             flopen__parameterized4 |        100 |        100 |       0 |    0 |    64 |      0 |      0 |          0 |
|             expcalc                                                                    |                                                    fdivsqrtexpcalc |         12 |         12 |       0 |    0 |     0 |      0 |      0 |          0 |
|             expreg                                                                     |                                             flopen__parameterized5 |         25 |         25 |       0 |    0 |    13 |      0 |      0 |          0 |
|             intpipelineregs.altbreg                                                    |                                             flopen__parameterized1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             intpipelineregs.asignreg                                                   |                                          flopen__parameterized1_35 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             intpipelineregs.bsignreg                                                   |                                          flopen__parameterized1_36 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             intpipelineregs.bzeroreg                                                   |                                          flopen__parameterized1_37 |         64 |         64 |       0 |    0 |     1 |      0 |      0 |          0 |
|             intpipelineregs.nsreg                                                      |                                             flopen__parameterized2 |         81 |         81 |       0 |    0 |     7 |      0 |      0 |          0 |
|             intpipelineregs.srcareg                                                    |                                             flopen__parameterized3 |          8 |          8 |       0 |    0 |    64 |      0 |      0 |          0 |
|             intpipelineregs.w64reg                                                     |                                          flopen__parameterized1_38 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         fma                                                                            |                                                                fma |        326 |        326 |       0 |    0 |     0 |      0 |      0 |          9 |
|           add                                                                          |                                                             fmaadd |        158 |        158 |       0 |    0 |     0 |      0 |      0 |          0 |
|           expadd                                                                       |                                                          fmaexpadd |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mult                                                                         |                                                            fmamult |        168 |        168 |       0 |    0 |     0 |      0 |      0 |          9 |
|         fonemux                                                                        |                                                            mux4_29 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|         fregfile                                                                       |                                                           fregfile |       1728 |       1728 |       0 |    0 |  2048 |      0 |      0 |          0 |
|         fxemux                                                                         |                                                            mux3_30 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |          0 |
|         fyaddmux                                                                       |                                            mux2__parameterized1_31 |         60 |         60 |       0 |    0 |     0 |      0 |      0 |          0 |
|         fyemux                                                                         |                                                            mux3_32 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |          0 |
|         fzemux                                                                         |                                                            mux3_33 |         94 |         94 |       0 |    0 |     0 |      0 |      0 |          0 |
|         fzmulmux                                                                       |                                                            mux3_34 |         66 |         66 |       0 |    0 |     0 |      0 |      0 |          0 |
|         postprocess                                                                    |                                                        postprocess |        261 |        261 |       0 |    0 |     0 |      0 |      0 |          0 |
|           (postprocess)                                                                |                                                        postprocess |         55 |         55 |       0 |    0 |     0 |      0 |      0 |          0 |
|           cvtshiftcalc                                                                 |                                                       cvtshiftcalc |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           fmashiftcalc                                                                 |                                                       fmashiftcalc |         46 |         46 |       0 |    0 |     0 |      0 |      0 |          0 |
|           negateintres                                                                 |                                                       negateintres |        160 |        160 |       0 |    0 |     0 |      0 |      0 |          0 |
|             resmux                                                                     |                                               mux2__parameterized8 |        160 |        160 |       0 |    0 |     0 |      0 |      0 |          0 |
|           shiftcorrection                                                              |                                                    shiftcorrection |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         unpack                                                                         |                                                             unpack |        413 |        413 |       0 |    0 |     0 |      0 |      0 |          0 |
|       hzu                                                                              |                                                             hazard |         11 |         11 |       0 |    0 |     0 |      0 |      0 |          0 |
|       ieu                                                                              |                                                                ieu |       6487 |       6487 |       0 |    0 |  2518 |      0 |      0 |          0 |
|         (ieu)                                                                          |                                                                ieu |         57 |         57 |       0 |    0 |     0 |      0 |      0 |          0 |
|         c                                                                              |                                                         controller |       4908 |       4908 |       0 |    0 |   118 |      0 |      0 |          0 |
|           RdEReg                                                                       |                                           flopenrc__parameterized2 |         21 |         21 |       0 |    0 |     5 |      0 |      0 |          0 |
|           RdMReg                                                                       |                                        flopenrc__parameterized2_69 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|           RdWReg                                                                       |                                        flopenrc__parameterized2_70 |         31 |         31 |       0 |    0 |     5 |      0 |      0 |          0 |
|           Rs1EReg                                                                      |                                        flopenrc__parameterized2_71 |       1628 |       1628 |       0 |    0 |     5 |      0 |      0 |          0 |
|           Rs2EReg                                                                      |                                        flopenrc__parameterized2_72 |        377 |        377 |       0 |    0 |     5 |      0 |      0 |          0 |
|           bitmanipi.bmuctrl                                                            |                                                            bmuctrl |        143 |        143 |       0 |    0 |    23 |      0 |      0 |          0 |
|             controlregBMU                                                              |                                          flopenrc__parameterized13 |        143 |        143 |       0 |    0 |    23 |      0 |      0 |          0 |
|           controlregD                                                                  |                                                           flopenrc |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           controlregE                                                                  |                                          flopenrc__parameterized14 |       2505 |       2505 |       0 |    0 |    41 |      0 |      0 |          0 |
|           controlregM                                                                  |                                          flopenrc__parameterized15 |         33 |         33 |       0 |    0 |    23 |      0 |      0 |          0 |
|           controlregW                                                                  |                                        flopenrc__parameterized2_73 |        195 |        195 |       0 |    0 |     5 |      0 |      0 |          0 |
|         dp                                                                             |                                                           datapath |       1524 |       1524 |       0 |    0 |  2400 |      0 |      0 |          0 |
|           IEUResultMReg                                                                |                                        flopenrc__parameterized0_45 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|           IFResultWReg                                                                 |                                        flopenrc__parameterized0_46 |          1 |          1 |       0 |    0 |    64 |      0 |      0 |          0 |
|           ImmExtEReg                                                                   |                                        flopenrc__parameterized0_47 |         18 |         18 |       0 |    0 |    32 |      0 |      0 |          0 |
|           RD1EReg                                                                      |                                        flopenrc__parameterized0_48 |          3 |          3 |       0 |    0 |    64 |      0 |      0 |          0 |
|           RD2EReg                                                                      |                                        flopenrc__parameterized0_49 |          4 |          4 |       0 |    0 |    64 |      0 |      0 |          0 |
|           SrcAMReg                                                                     |                                        flopenrc__parameterized0_50 |          2 |          2 |       0 |    0 |    64 |      0 |      0 |          0 |
|           WriteDataMReg                                                                |                                        flopenrc__parameterized0_51 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|           alu                                                                          |                                                                alu |        330 |        330 |       0 |    0 |     0 |      0 |      0 |          0 |
|             bitmanipalu.balu                                                           |                                                        bitmanipalu |        330 |        330 |       0 |    0 |     0 |      0 |      0 |          0 |
|               (bitmanipalu.balu)                                                       |                                                        bitmanipalu |        197 |        197 |       0 |    0 |     0 |      0 |      0 |          0 |
|               zbapreshift.zextmux                                                      |                                            mux2__parameterized1_52 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|               zbkb.ZBKB                                                                |                                                               zbkb |        124 |        124 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 zbkbresultmux                                                          |                                                            mux3_68 |        124 |        124 |       0 |    0 |     0 |      0 |      0 |          0 |
|               zbsdec.maskgen                                                           |                                            decoder__parameterized0 |          4 |          4 |       0 |    0 |     0 |      0 |      0 |          0 |
|               zknde.ZKN64                                                              |                                                            zknde64 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 aes64d                                                                 |                                                             aes64d |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   invsbox                                                              |                                                       aesinvsbox64 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox0                                                              |                                                        aesinvsbox8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox1                                                              |                                                     aesinvsbox8_61 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox2                                                              |                                                     aesinvsbox8_62 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox3                                                              |                                                     aesinvsbox8_63 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox4                                                              |                                                     aesinvsbox8_64 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox5                                                              |                                                     aesinvsbox8_65 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox6                                                              |                                                     aesinvsbox8_66 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox7                                                              |                                                     aesinvsbox8_67 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 aes64e                                                                 |                                                             aes64e |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   sbox1                                                                |                                                       aessbox32_56 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox0                                                              |                                                        aessbox8_57 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox1                                                              |                                                        aessbox8_58 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox2                                                              |                                                        aessbox8_59 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                     sbox3                                                              |                                                        aessbox8_60 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 sbox                                                                   |                                                          aessbox32 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   sbox0                                                                |                                                           aessbox8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   sbox1                                                                |                                                        aessbox8_53 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   sbox2                                                                |                                                        aessbox8_54 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   sbox3                                                                |                                                        aessbox8_55 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           comp                                                                         |                                                         comparator |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           ext                                                                          |                                                             extend |         14 |         14 |       0 |    0 |     0 |      0 |      0 |          0 |
|           regf                                                                         |                                                            regfile |       1152 |       1152 |       0 |    0 |  1984 |      0 |      0 |          0 |
|       ifu                                                                              |                                                                ifu |       7650 |       7650 |       0 |    0 |  6426 |     32 |     26 |          0 |
|         (ifu)                                                                          |                                                                ifu |          0 |          0 |       0 |    0 |    13 |      0 |      0 |          0 |
|         AlignedInstrRawDFlop                                                           |                                            flopenl__parameterized2 |        221 |        221 |       0 |    0 |    32 |      0 |      0 |          0 |
|         CompressedDReg                                                                 |                                                        flopenrc__8 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         CompressedEReg                                                                 |                                                        flopenrc__9 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         CompressedMReg                                                                 |                                                       flopenrc__10 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         InstrEReg                                                                      |                                        flopenr__parameterized5_357 |         16 |         16 |       0 |    0 |    32 |      0 |      0 |          0 |
|         InstrMReg                                                                      |                                        flopenr__parameterized5_358 |          8 |          8 |       0 |    0 |    32 |      0 |      0 |          0 |
|         InstrOrigMux                                                                   |                                              mux2__parameterized12 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|         InstrRawEReg                                                                   |                                       flopenrc__parameterized8_359 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|         InstrRawMReg                                                                   |                                       flopenrc__parameterized8_360 |          1 |          1 |       0 |    0 |    16 |      0 |      0 |          0 |
|         PCDReg                                                                         |                                       flopenrc__parameterized0_361 |          3 |          3 |       0 |    0 |    63 |      0 |      0 |          0 |
|         PCEReg                                                                         |                                        flopenr__parameterized4_362 |        155 |        155 |       0 |    0 |    63 |      0 |      0 |          0 |
|         PCMReg                                                                         |                                        flopenr__parameterized4_363 |         15 |         15 |       0 |    0 |    63 |      0 |      0 |          0 |
|         Spill.SpillDReg                                                                |                                                        flopenr_364 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         Spill.SpillEReg                                                                |                                                        flopenr_365 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         Spill.SpillMReg                                                                |                                                        flopenr_366 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         Spill.pcspillmmux                                                              |                                           mux2__parameterized1_367 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |          0 |
|         Spill.spill                                                                    |                                                              spill |        857 |        857 |       0 |    0 |    80 |      0 |      0 |          0 |
|           (Spill.spill)                                                                |                                                              spill |          7 |          7 |       0 |    0 |     1 |      0 |      0 |          0 |
|           SpillInstrReg                                                                |                                       flopenr__parameterized10_626 |         11 |         11 |       0 |    0 |    16 |      0 |      0 |          0 |
|           pcplus2reg                                                                   |                                              flopr__parameterized2 |        839 |        839 |       0 |    0 |    63 |      0 |      0 |          0 |
|         bpred.bpred                                                                    |                                                              bpred |        624 |        624 |       0 |    0 |  1400 |      0 |     18 |          0 |
|           (bpred.bpred)                                                                |                                                              bpred |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           BPPredWrongRegM                                                              |                                       flopenrc__parameterized4_603 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           BPWrongMReg                                                                  |                                                        flopenrc__7 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           PCSrcMReg                                                                    |                                                        flopenrc__6 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           Predictor.DirPredictor                                                       |                                                             gshare |         80 |         80 |       0 |    0 |    33 |      0 |      1 |          0 |
|             GHRReg                                                                     |                                       flopenr__parameterized11_620 |         65 |         65 |       0 |    0 |    12 |      0 |      0 |          0 |
|             IndexWReg                                                                  |                                      flopenrc__parameterized13_621 |          4 |          4 |       0 |    0 |    12 |      0 |      0 |          0 |
|             NewPredictionRegM                                                          |                                       flopenrc__parameterized4_622 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|             NewPredictionRegW                                                          |                                       flopenrc__parameterized4_623 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             PCSrcMReg                                                                  |                                                        flopenrc__5 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             PHT                                                                        |                                                        ram2p1r1wbe |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|             PredictionRegD                                                             |                                       flopenrc__parameterized4_624 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|             PredictionRegE                                                             |                                       flopenrc__parameterized4_625 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|           RASPredictor                                                                 |                                                       RASPredictor |        275 |        275 |       0 |    0 |  1017 |      0 |      0 |          0 |
|             (RASPredictor)                                                             |                                                       RASPredictor |          0 |          0 |       0 |    0 |  1008 |      0 |      0 |          0 |
|             PTR                                                                        |                                        flopenr__parameterized3_619 |        275 |        275 |       0 |    0 |     9 |      0 |      0 |          0 |
|           RASTargetDReg                                                                |                                       flopenrc__parameterized0_604 |          0 |          0 |       0 |    0 |    63 |      0 |      0 |          0 |
|           RASTargetEReg                                                                |                                       flopenrc__parameterized0_605 |         22 |         22 |       0 |    0 |    63 |      0 |      0 |          0 |
|           TargetPredictor                                                              |                                                                btb |         28 |         28 |       0 |    0 |   204 |      0 |     17 |          0 |
|             (TargetPredictor)                                                          |                                                                btb |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|             BPBTAWrongMReg                                                             |                                                        flopenrc__4 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             BTBD                                                                       |                                       flopenrc__parameterized0_615 |          1 |          1 |       0 |    0 |    64 |      0 |      0 |          0 |
|             BTBTargetEReg                                                              |                                       flopenrc__parameterized0_616 |         24 |         24 |       0 |    0 |    64 |      0 |      0 |          0 |
|             IEUAdrWReg                                                                 |                                        flopenr__parameterized4_617 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|             PCWReg                                                                     |                                        flopenr__parameterized4_618 |          1 |          1 |       0 |    0 |    11 |      0 |      0 |          0 |
|             memory                                                                     |                                        ram2p1r1wbe__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |     17 |          0 |
|           icpred                                                                       |                                                             icpred |         17 |         17 |       0 |    0 |    16 |      0 |      0 |          0 |
|             (icpred)                                                                   |                                                             icpred |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|             BPClassWrongRegM                                                           |                                                        flopenrc__2 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             InstrClassRegE                                                             |                                       flopenrc__parameterized4_611 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|             InstrClassRegM                                                             |                                       flopenrc__parameterized1_612 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|             InstrClassRegW                                                             |                                       flopenrc__parameterized1_613 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|             PredInstrClassRegD                                                         |                                       flopenrc__parameterized1_614 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|             WrongInstrClassRegE                                                        |                                                        flopenrc__3 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           pccorrectemux                                                                |                                           mux2__parameterized1_606 |         31 |         31 |       0 |    0 |     0 |      0 |      0 |          0 |
|           pcmux0                                                                       |                                           mux2__parameterized1_607 |         60 |         60 |       0 |    0 |     0 |      0 |      0 |          0 |
|           pcmux1                                                                       |                                           mux2__parameterized1_608 |         70 |         70 |       0 |    0 |     0 |      0 |      0 |          0 |
|           pcmuxBPWrongInvalidateFlush                                                  |                                           mux2__parameterized1_609 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|           pcmuxbp                                                                      |                                           mux2__parameterized1_610 |         31 |         31 |       0 |    0 |     0 |      0 |      0 |          0 |
|         bus.icache.ahbcacheinterface                                                   |                                                  ahbcacheinterface |         71 |         71 |       0 |    0 |   521 |      0 |      0 |          0 |
|           (bus.icache.ahbcacheinterface)                                               |                                                  ahbcacheinterface |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|           AHBBuscachefsm                                                               |                                                        buscachefsm |         37 |         37 |       0 |    0 |     9 |      0 |      0 |          0 |
|             (AHBBuscachefsm)                                                           |                                                        buscachefsm |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|             BeatCountDelayedReg                                                        |                                        flopenr__parameterized6_601 |         26 |         26 |       0 |    0 |     3 |      0 |      0 |          0 |
|             BeatCountReg                                                               |                                        flopenr__parameterized6_602 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|           fetchbuffer[0].fb                                                            |                                         flopen__parameterized3_593 |         32 |         32 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[1].fb                                                            |                                         flopen__parameterized3_594 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[2].fb                                                            |                                         flopen__parameterized3_595 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[3].fb                                                            |                                         flopen__parameterized3_596 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[4].fb                                                            |                                         flopen__parameterized3_597 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[5].fb                                                            |                                         flopen__parameterized3_598 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[6].fb                                                            |                                         flopen__parameterized3_599 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[7].fb                                                            |                                         flopen__parameterized3_600 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|         bus.icache.icache                                                              |                                                              cache |       2652 |       2652 |       0 |    0 |   473 |     32 |      8 |          0 |
|           CacheWays[0]                                                                 |                                                           cacheway |         32 |         32 |       0 |    0 |    65 |      8 |      2 |          0 |
|             (CacheWays[0])                                                             |                                                           cacheway |         18 |         18 |       0 |    0 |    65 |      0 |      0 |          0 |
|             CacheTagMem                                                                |                                      ram1p1rwe__parameterized0_588 |         14 |         14 |       0 |    0 |     0 |      0 |      2 |          0 |
|             word[0].wordram.CacheDataMem                                               |                                                      ram1p1rwe_589 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[1].wordram.CacheDataMem                                               |                                                      ram1p1rwe_590 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[2].wordram.CacheDataMem                                               |                                                      ram1p1rwe_591 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[3].wordram.CacheDataMem                                               |                                                      ram1p1rwe_592 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|           CacheWays[1]                                                                 |                                                       cacheway_567 |        153 |        153 |       0 |    0 |    65 |      8 |      2 |          0 |
|             (CacheWays[1])                                                             |                                                       cacheway_567 |         95 |         95 |       0 |    0 |    65 |      0 |      0 |          0 |
|             CacheTagMem                                                                |                                      ram1p1rwe__parameterized0_583 |         58 |         58 |       0 |    0 |     0 |      0 |      2 |          0 |
|             word[0].wordram.CacheDataMem                                               |                                                      ram1p1rwe_584 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[1].wordram.CacheDataMem                                               |                                                      ram1p1rwe_585 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[2].wordram.CacheDataMem                                               |                                                      ram1p1rwe_586 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[3].wordram.CacheDataMem                                               |                                                      ram1p1rwe_587 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|           CacheWays[2]                                                                 |                                                       cacheway_568 |         96 |         96 |       0 |    0 |    65 |      8 |      2 |          0 |
|             (CacheWays[2])                                                             |                                                       cacheway_568 |         81 |         81 |       0 |    0 |    65 |      0 |      0 |          0 |
|             CacheTagMem                                                                |                                      ram1p1rwe__parameterized0_578 |         15 |         15 |       0 |    0 |     0 |      0 |      2 |          0 |
|             word[0].wordram.CacheDataMem                                               |                                                      ram1p1rwe_579 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[1].wordram.CacheDataMem                                               |                                                      ram1p1rwe_580 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[2].wordram.CacheDataMem                                               |                                                      ram1p1rwe_581 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[3].wordram.CacheDataMem                                               |                                                      ram1p1rwe_582 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|           CacheWays[3]                                                                 |                                                       cacheway_569 |        184 |        184 |       0 |    0 |    66 |      8 |      2 |          0 |
|             (CacheWays[3])                                                             |                                                       cacheway_569 |         81 |         81 |       0 |    0 |    65 |      0 |      0 |          0 |
|             CacheTagMem                                                                |                                      ram1p1rwe__parameterized0_573 |         50 |         50 |       0 |    0 |     0 |      0 |      2 |          0 |
|             InvalidateCacheReg                                                         |                                           flop__parameterized1_574 |         53 |         53 |       0 |    0 |     1 |      0 |      0 |          0 |
|             word[0].wordram.CacheDataMem                                               |                                                          ram1p1rwe |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[1].wordram.CacheDataMem                                               |                                                      ram1p1rwe_575 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[2].wordram.CacheDataMem                                               |                                                      ram1p1rwe_576 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[3].wordram.CacheDataMem                                               |                                                      ram1p1rwe_577 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|           ReadDataAOMux                                                                |                                            or_rows__parameterized1 |       1024 |       1024 |       0 |    0 |     0 |      0 |      0 |          0 |
|           TagAOMux                                                                     |                                            or_rows__parameterized2 |         88 |         88 |       0 |    0 |     0 |      0 |      0 |          0 |
|           cachefsm                                                                     |                                                           cachefsm |        643 |        643 |       0 |    0 |    17 |      0 |      0 |          0 |
|             (cachefsm)                                                                 |                                                           cachefsm |        641 |        641 |       0 |    0 |    16 |      0 |      0 |          0 |
|             resetDelayReg                                                              |                                           flop__parameterized1_572 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|           subcachelineread                                                             |                                                   subcachelineread |        272 |        272 |       0 |    0 |     0 |      0 |      0 |          0 |
|           vict.cacheLRU                                                                |                                                       cacheLRU_570 |        160 |        160 |       0 |    0 |   195 |      0 |      0 |          0 |
|             (vict.cacheLRU)                                                            |                                                       cacheLRU_570 |          1 |          1 |       0 |    0 |   192 |      0 |      0 |          0 |
|             CurrLRUReg                                                                 |                                           flop__parameterized0_571 |        159 |        159 |       0 |    0 |     3 |      0 |      0 |          0 |
|         immu.StallMReg                                                                 |                                                           flopr__1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         immu.immu                                                                      |                                                                mmu |       2562 |       2562 |       0 |    0 |  3552 |      0 |      0 |          0 |
|           pmp.pmpchecker                                                               |                                                     pmpchecker_369 |         43 |         43 |       0 |    0 |     0 |      0 |      0 |          0 |
|           tlb.tlb                                                                      |                                                                tlb |       2519 |       2519 |       0 |    0 |  3552 |      0 |      0 |          0 |
|             lru                                                                        |                                                         tlblru_370 |        109 |        109 |       0 |    0 |    32 |      0 |      0 |          0 |
|               lrustate                                                                 |                                        flopenr__parameterized5_566 |        109 |        109 |       0 |    0 |    32 |      0 |      0 |          0 |
|             tlbcam                                                                     |                                                         tlbcam_371 |       1186 |       1186 |       0 |    0 |  1760 |      0 |      0 |          0 |
|               PageTypeOr                                                               |                                                        or_rows_437 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |          0 |
|               camlines[0]                                                              |                                                     tlbcamline_438 |        165 |        165 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_563 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_564 |        158 |        158 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_565 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[10]                                                             |                                                     tlbcamline_439 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_560 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_561 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_562 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[11]                                                             |                                                     tlbcamline_440 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_557 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_558 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_559 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[12]                                                             |                                                     tlbcamline_441 |         12 |         12 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_554 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_555 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_556 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[13]                                                             |                                                     tlbcamline_442 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_551 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_552 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_553 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[14]                                                             |                                                     tlbcamline_443 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_548 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_549 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_550 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[15]                                                             |                                                     tlbcamline_444 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_545 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_546 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_547 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[16]                                                             |                                                     tlbcamline_445 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_542 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_543 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_544 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[17]                                                             |                                                     tlbcamline_446 |         21 |         21 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_539 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_540 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_541 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[18]                                                             |                                                     tlbcamline_447 |         20 |         20 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_536 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_537 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_538 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[19]                                                             |                                                     tlbcamline_448 |         19 |         19 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_533 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_534 |         12 |         12 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_535 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[1]                                                              |                                                     tlbcamline_449 |         20 |         20 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_530 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_531 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_532 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[20]                                                             |                                                     tlbcamline_450 |        579 |        579 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_527 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_528 |        572 |        572 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_529 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[21]                                                             |                                                     tlbcamline_451 |         20 |         20 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_524 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_525 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_526 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[22]                                                             |                                                     tlbcamline_452 |         21 |         21 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_521 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_522 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_523 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[23]                                                             |                                                     tlbcamline_453 |         19 |         19 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_518 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_519 |         12 |         12 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_520 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[24]                                                             |                                                     tlbcamline_454 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_515 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_516 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_517 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[25]                                                             |                                                     tlbcamline_455 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_512 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_513 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_514 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[26]                                                             |                                                     tlbcamline_456 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_509 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_510 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_511 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[27]                                                             |                                                     tlbcamline_457 |         11 |         11 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_506 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_507 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_508 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[28]                                                             |                                                     tlbcamline_458 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_503 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_504 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_505 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[29]                                                             |                                                     tlbcamline_459 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_500 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_501 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_502 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[2]                                                              |                                                     tlbcamline_460 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_497 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_498 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_499 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[30]                                                             |                                                     tlbcamline_461 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_494 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_495 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_496 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[31]                                                             |                                                     tlbcamline_462 |         11 |         11 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_491 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_492 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_493 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[3]                                                              |                                                     tlbcamline_463 |         19 |         19 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_488 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_489 |         12 |         12 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_490 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[4]                                                              |                                                     tlbcamline_464 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_485 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_486 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_487 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[5]                                                              |                                                     tlbcamline_465 |         20 |         20 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_482 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_483 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_484 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[6]                                                              |                                                     tlbcamline_466 |         20 |         20 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_479 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_480 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_481 |          9 |          9 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[7]                                                              |                                                     tlbcamline_467 |         20 |         20 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_476 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_477 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_478 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[8]                                                              |                                                     tlbcamline_468 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_473 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_474 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_475 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[9]                                                              |                                                     tlbcamline_469 |         10 |         10 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_470 |          7 |          7 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_471 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_472 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             tlbram                                                                     |                                                         tlbram_372 |       1224 |       1224 |       0 |    0 |  1760 |      0 |      0 |          0 |
|               tlbramline[0]                                                            |                                                     tlbramline_373 |         18 |         18 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_436 |         18 |         18 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[10]                                                           |                                                     tlbramline_374 |         55 |         55 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_435 |         55 |         55 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[11]                                                           |                                                     tlbramline_375 |        198 |        198 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_434 |        198 |        198 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[12]                                                           |                                                     tlbramline_376 |         54 |         54 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_433 |         54 |         54 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[13]                                                           |                                                     tlbramline_377 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_432 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[14]                                                           |                                                     tlbramline_378 |        110 |        110 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_431 |        110 |        110 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[15]                                                           |                                                     tlbramline_379 |          9 |          9 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_430 |          9 |          9 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[16]                                                           |                                                     tlbramline_380 |         45 |         45 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_429 |         45 |         45 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[17]                                                           |                                                     tlbramline_381 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_428 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[18]                                                           |                                                     tlbramline_382 |         46 |         46 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_427 |         46 |         46 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[19]                                                           |                                                     tlbramline_383 |         46 |         46 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_426 |         46 |         46 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[1]                                                            |                                                     tlbramline_384 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_425 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[20]                                                           |                                                     tlbramline_385 |          7 |          7 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_424 |          7 |          7 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[21]                                                           |                                                     tlbramline_386 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_423 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[22]                                                           |                                                     tlbramline_387 |         79 |         79 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_422 |         79 |         79 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[23]                                                           |                                                     tlbramline_388 |         89 |         89 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_421 |         89 |         89 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[24]                                                           |                                                     tlbramline_389 |          7 |          7 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_420 |          7 |          7 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[25]                                                           |                                                     tlbramline_390 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_419 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[26]                                                           |                                                     tlbramline_391 |         55 |         55 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_418 |         55 |         55 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[27]                                                           |                                                     tlbramline_392 |         54 |         54 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_417 |         54 |         54 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[28]                                                           |                                                     tlbramline_393 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_416 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[29]                                                           |                                                     tlbramline_394 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_415 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[2]                                                            |                                                     tlbramline_395 |         46 |         46 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_414 |         46 |         46 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[30]                                                           |                                                     tlbramline_396 |         71 |         71 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_413 |         71 |         71 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[31]                                                           |                                                     tlbramline_397 |         36 |         36 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_412 |         36 |         36 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[3]                                                            |                                                     tlbramline_398 |         19 |         19 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_411 |         19 |         19 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[4]                                                            |                                                     tlbramline_399 |         36 |         36 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_410 |         36 |         36 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[5]                                                            |                                                     tlbramline_400 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_409 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[6]                                                            |                                                     tlbramline_401 |         91 |         91 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_408 |         91 |         91 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[7]                                                            |                                                     tlbramline_402 |          9 |          9 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_407 |          9 |          9 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[8]                                                            |                                                     tlbramline_403 |         36 |         36 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_406 |         36 |         36 |       0 |    0 |    55 |      0 |      0 |          0 |
|               tlbramline[9]                                                            |                                                     tlbramline_404 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_405 |          1 |          1 |       0 |    0 |    55 |      0 |      0 |          0 |
|         pcreg                                                                          |                                         flopen__parameterized3_368 |        425 |        425 |       0 |    0 |    63 |      0 |      0 |          0 |
|       lsu                                                                              |                                                                lsu |       8718 |       8718 |       0 |    0 |  5296 |     32 |      8 |          0 |
|         (lsu)                                                                          |                                                                lsu |         34 |         34 |       0 |    0 |     0 |      0 |      0 |          0 |
|         AddressMReg                                                                    |                                       flopenrc__parameterized0__16 |          1 |          1 |       0 |    0 |    64 |      0 |      0 |          0 |
|         ReadDataMWReg                                                                  |                                         flopen__parameterized3_127 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |          0 |
|         atomic.atomic                                                                  |                                                             atomic |          9 |          9 |       0 |    0 |    55 |      0 |      0 |          0 |
|           amoalu                                                                       |                                                             amoalu |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|             (amoalu)                                                                   |                                                             amoalu |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             cmp32                                                                      |                                         comparator__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|             cmpupper                                                                   |                                     comparator__parameterized0_351 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           lrsc                                                                         |                                                               lrsc |          8 |          8 |       0 |    0 |    55 |      0 |      0 |          0 |
|             (lrsc)                                                                     |                                                               lrsc |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             resadrreg                                                                  |                                           flopenr__parameterized16 |          4 |          4 |       0 |    0 |    53 |      0 |      0 |          0 |
|             resvldreg                                                                  |                                                        flopenr_349 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|             squashreg                                                                  |                                                        flopenr_350 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         bus.dcache.ahbcacheinterface                                                   |                                  ahbcacheinterface__parameterized0 |       1240 |       1240 |       0 |    0 |   597 |      0 |      0 |          0 |
|           (bus.dcache.ahbcacheinterface)                                               |                                  ahbcacheinterface__parameterized0 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          0 |
|           AHBBuscachefsm                                                               |                                        buscachefsm__parameterized0 |        313 |        313 |       0 |    0 |    13 |      0 |      0 |          0 |
|             (AHBBuscachefsm)                                                           |                                        buscachefsm__parameterized0 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |          0 |
|             BeatCountDelayedReg                                                        |                                        flopenr__parameterized6_347 |         34 |         34 |       0 |    0 |     3 |      0 |      0 |          0 |
|             BeatCountReg                                                               |                                        flopenr__parameterized6_348 |        271 |        271 |       0 |    0 |     3 |      0 |      0 |          0 |
|           HWSTRBReg                                                                    |                                            flopen__parameterized10 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|           fetchbuffer[0].fb                                                            |                                         flopen__parameterized3_338 |        684 |        684 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[1].fb                                                            |                                         flopen__parameterized3_339 |         30 |         30 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[2].fb                                                            |                                         flopen__parameterized3_340 |         47 |         47 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[3].fb                                                            |                                         flopen__parameterized3_341 |         30 |         30 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[4].fb                                                            |                                         flopen__parameterized3_342 |         41 |         41 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[5].fb                                                            |                                         flopen__parameterized3_343 |         29 |         29 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[6].fb                                                            |                                         flopen__parameterized3_344 |         34 |         34 |       0 |    0 |    64 |      0 |      0 |          0 |
|           fetchbuffer[7].fb                                                            |                                         flopen__parameterized3_345 |         29 |         29 |       0 |    0 |    64 |      0 |      0 |          0 |
|           wdreg                                                                        |                                         flopen__parameterized3_346 |          5 |          5 |       0 |    0 |    64 |      0 |      0 |          0 |
|         bus.dcache.dcache                                                              |                                              cache__parameterized0 |       3356 |       3356 |       0 |    0 |   735 |     32 |      8 |          0 |
|           CacheBusAdrMux                                                               |                                               mux3__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           CacheWays[0]                                                                 |                                           cacheway__parameterized0 |        391 |        391 |       0 |    0 |   130 |      8 |      2 |          0 |
|             (CacheWays[0])                                                             |                                           cacheway__parameterized0 |         44 |         44 |       0 |    0 |   130 |      0 |      0 |          0 |
|             CacheTagMem                                                                |                                      ram1p1rwe__parameterized0_333 |        346 |        346 |       0 |    0 |     0 |      0 |      2 |          0 |
|             word[0].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_334 |          1 |          1 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[1].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_335 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[2].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_336 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[3].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_337 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|           CacheWays[1]                                                                 |                                       cacheway__parameterized0_316 |        595 |        595 |       0 |    0 |   130 |      8 |      2 |          0 |
|             (CacheWays[1])                                                             |                                       cacheway__parameterized0_316 |        116 |        116 |       0 |    0 |   130 |      0 |      0 |          0 |
|             CacheTagMem                                                                |                                      ram1p1rwe__parameterized0_328 |        479 |        479 |       0 |    0 |     0 |      0 |      2 |          0 |
|             word[0].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_329 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[1].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_330 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[2].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_331 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[3].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_332 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|           CacheWays[2]                                                                 |                                       cacheway__parameterized0_317 |        459 |        459 |       0 |    0 |   130 |      8 |      2 |          0 |
|             (CacheWays[2])                                                             |                                       cacheway__parameterized0_317 |         45 |         45 |       0 |    0 |   130 |      0 |      0 |          0 |
|             CacheTagMem                                                                |                                      ram1p1rwe__parameterized0_323 |        414 |        414 |       0 |    0 |     0 |      0 |      2 |          0 |
|             word[0].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_324 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[1].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_325 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[2].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_326 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[3].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_327 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|           CacheWays[3]                                                                 |                                       cacheway__parameterized0_318 |        377 |        377 |       0 |    0 |   136 |      8 |      2 |          0 |
|             (CacheWays[3])                                                             |                                       cacheway__parameterized0_318 |         50 |         50 |       0 |    0 |   136 |      0 |      0 |          0 |
|             CacheTagMem                                                                |                                          ram1p1rwe__parameterized0 |        327 |        327 |       0 |    0 |     0 |      0 |      2 |          0 |
|             word[0].wordram.CacheDataMem                                               |                                         ram1p1rwbe__parameterized0 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[1].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_320 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[2].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_321 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|             word[3].wordram.CacheDataMem                                               |                                     ram1p1rwbe__parameterized0_322 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |          0 |
|           EarlyReturnMux                                                               |                                              mux2__parameterized15 |        512 |        512 |       0 |    0 |     0 |      0 |      0 |          0 |
|           cachefsm                                                                     |                                           cachefsm__parameterized0 |        615 |        615 |       0 |    0 |     4 |      0 |      0 |          0 |
|             (cachefsm)                                                                 |                                           cachefsm__parameterized0 |        326 |        326 |       0 |    0 |     3 |      0 |      0 |          0 |
|             resetDelayReg                                                              |                                               flop__parameterized1 |        289 |        289 |       0 |    0 |     1 |      0 |      0 |          0 |
|           flushlogic.FlushAdrReg                                                       |                                        flopenr__parameterized1_319 |        105 |        105 |       0 |    0 |     6 |      0 |      0 |          0 |
|           flushlogic.FlushWayReg                                                       |                                            flopenl__parameterized3 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|           subcachelineread                                                             |                                   subcachelineread__parameterized0 |        240 |        240 |       0 |    0 |     0 |      0 |      0 |          0 |
|           vict.cacheLRU                                                                |                                                           cacheLRU |         73 |         73 |       0 |    0 |   195 |      0 |      0 |          0 |
|             (vict.cacheLRU)                                                            |                                                           cacheLRU |         14 |         14 |       0 |    0 |   192 |      0 |      0 |          0 |
|             CurrLRUReg                                                                 |                                               flop__parameterized0 |         59 |         59 |       0 |    0 |     3 |      0 |      0 |          0 |
|         dmmu.dmmu                                                                      |                                                mmu__parameterized0 |       3355 |       3355 |       0 |    0 |  3584 |      0 |      0 |          0 |
|           pmp.pmpchecker                                                               |                                                         pmpchecker |        218 |        218 |       0 |    0 |     0 |      0 |      0 |          0 |
|           tlb.tlb                                                                      |                                                tlb__parameterized0 |       3137 |       3137 |       0 |    0 |  3584 |      0 |      0 |          0 |
|             lru                                                                        |                                                             tlblru |        110 |        110 |       0 |    0 |    32 |      0 |      0 |          0 |
|               lrustate                                                                 |                                        flopenr__parameterized5_315 |        110 |        110 |       0 |    0 |    32 |      0 |      0 |          0 |
|             tlbcam                                                                     |                                                             tlbcam |       1496 |       1496 |       0 |    0 |  1760 |      0 |      0 |          0 |
|               PageTypeOr                                                               |                                                            or_rows |         14 |         14 |       0 |    0 |     0 |      0 |      0 |          0 |
|               camlines[0]                                                              |                                                         tlbcamline |        664 |        664 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_312 |        664 |        664 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_313 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_314 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[10]                                                             |                                                     tlbcamline_190 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_309 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_310 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_311 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[11]                                                             |                                                     tlbcamline_191 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_306 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_307 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_308 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[12]                                                             |                                                     tlbcamline_192 |         26 |         26 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_303 |         26 |         26 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_304 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_305 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[13]                                                             |                                                     tlbcamline_193 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_300 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_301 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_302 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[14]                                                             |                                                     tlbcamline_194 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_297 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_298 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_299 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[15]                                                             |                                                     tlbcamline_195 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_294 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_295 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_296 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[16]                                                             |                                                     tlbcamline_196 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_291 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_292 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_293 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[17]                                                             |                                                     tlbcamline_197 |         26 |         26 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_288 |         26 |         26 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_289 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_290 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[18]                                                             |                                                     tlbcamline_198 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_285 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_286 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_287 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[19]                                                             |                                                     tlbcamline_199 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_282 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_283 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_284 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[1]                                                              |                                                     tlbcamline_200 |         31 |         31 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_279 |         30 |         30 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_280 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_281 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[20]                                                             |                                                     tlbcamline_201 |         26 |         26 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_276 |         26 |         26 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_277 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_278 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[21]                                                             |                                                     tlbcamline_202 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_273 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_274 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_275 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[22]                                                             |                                                     tlbcamline_203 |         26 |         26 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_270 |         26 |         26 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_271 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_272 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[23]                                                             |                                                     tlbcamline_204 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_267 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_268 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_269 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[24]                                                             |                                                     tlbcamline_205 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_264 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_265 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_266 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[25]                                                             |                                                     tlbcamline_206 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_261 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_262 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_263 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[26]                                                             |                                                     tlbcamline_207 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_258 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_259 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_260 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[27]                                                             |                                                     tlbcamline_208 |         26 |         26 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_255 |         26 |         26 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_256 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_257 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[28]                                                             |                                                     tlbcamline_209 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_252 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_253 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_254 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[29]                                                             |                                                     tlbcamline_210 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_249 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_250 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_251 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[2]                                                              |                                                     tlbcamline_211 |         34 |         34 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_246 |         33 |         33 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_247 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_248 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[30]                                                             |                                                     tlbcamline_212 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_243 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_244 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_245 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[31]                                                             |                                                     tlbcamline_213 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_240 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_241 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_242 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[3]                                                              |                                                     tlbcamline_214 |         30 |         30 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_237 |         30 |         30 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_238 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_239 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[4]                                                              |                                                     tlbcamline_215 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_234 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_235 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_236 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[5]                                                              |                                                     tlbcamline_216 |         31 |         31 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_231 |         30 |         30 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_232 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_233 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[6]                                                              |                                                     tlbcamline_217 |         31 |         31 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_228 |         30 |         30 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_229 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_230 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[7]                                                              |                                                     tlbcamline_218 |         31 |         31 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_225 |         31 |         31 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_226 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_227 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[8]                                                              |                                                     tlbcamline_219 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                       flopenr__parameterized14_222 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                       flopenr__parameterized13_223 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_224 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|               camlines[9]                                                              |                                                     tlbcamline_220 |         25 |         25 |       0 |    0 |    55 |      0 |      0 |          0 |
|                 keyflop                                                                |                                           flopenr__parameterized14 |         25 |         25 |       0 |    0 |    52 |      0 |      0 |          0 |
|                 pagetypeflop                                                           |                                           flopenr__parameterized13 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 validbitflop                                                           |                                                        flopenr_221 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             tlbcontrol                                                                 |                                         tlbcontrol__parameterized0 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |          0 |
|               vm64check                                                                |                                                       vm64check__2 |          9 |          9 |       0 |    0 |     0 |      0 |      0 |          0 |
|             tlbram                                                                     |                                                             tlbram |       1523 |       1523 |       0 |    0 |  1792 |      0 |      0 |          0 |
|               tlbramline[0]                                                            |                                                         tlbramline |         14 |         14 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_189 |         14 |         14 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[10]                                                           |                                                     tlbramline_128 |         56 |         56 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_188 |         56 |         56 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[11]                                                           |                                                     tlbramline_129 |        382 |        382 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_187 |        382 |        382 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[12]                                                           |                                                     tlbramline_130 |         46 |         46 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_186 |         46 |         46 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[13]                                                           |                                                     tlbramline_131 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_185 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[14]                                                           |                                                     tlbramline_132 |        112 |        112 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_184 |        112 |        112 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[15]                                                           |                                                     tlbramline_133 |         18 |         18 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_183 |         18 |         18 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[16]                                                           |                                                     tlbramline_134 |         34 |         34 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_182 |         34 |         34 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[17]                                                           |                                                     tlbramline_135 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_181 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[18]                                                           |                                                     tlbramline_136 |         56 |         56 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_180 |         56 |         56 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[19]                                                           |                                                     tlbramline_137 |         56 |         56 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_179 |         56 |         56 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[1]                                                            |                                                     tlbramline_138 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_178 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[20]                                                           |                                                     tlbramline_139 |         12 |         12 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_177 |         12 |         12 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[21]                                                           |                                                     tlbramline_140 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_176 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[22]                                                           |                                                     tlbramline_141 |         88 |         88 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_175 |         88 |         88 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[23]                                                           |                                                     tlbramline_142 |         99 |         99 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_174 |         99 |         99 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[24]                                                           |                                                     tlbramline_143 |         12 |         12 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_173 |         12 |         12 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[25]                                                           |                                                     tlbramline_144 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_172 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[26]                                                           |                                                     tlbramline_145 |         56 |         56 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_171 |         56 |         56 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[27]                                                           |                                                     tlbramline_146 |         73 |         73 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_170 |         73 |         73 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[28]                                                           |                                                     tlbramline_147 |         12 |         12 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_169 |         12 |         12 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[29]                                                           |                                                     tlbramline_148 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_168 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[2]                                                            |                                                     tlbramline_149 |         56 |         56 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_167 |         56 |         56 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[30]                                                           |                                                     tlbramline_150 |         77 |         77 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_166 |         77 |         77 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[31]                                                           |                                                     tlbramline_151 |         46 |         46 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_165 |         46 |         46 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[3]                                                            |                                                     tlbramline_152 |         28 |         28 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_164 |         28 |         28 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[4]                                                            |                                                     tlbramline_153 |         34 |         34 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_163 |         34 |         34 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[5]                                                            |                                                     tlbramline_154 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_162 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[6]                                                            |                                                     tlbramline_155 |         99 |         99 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_161 |         99 |         99 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[7]                                                            |                                                     tlbramline_156 |         18 |         18 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_160 |         18 |         18 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[8]                                                            |                                                     tlbramline_157 |         34 |         34 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                       flopenr__parameterized15_159 |         34 |         34 |       0 |    0 |    56 |      0 |      0 |          0 |
|               tlbramline[9]                                                            |                                                     tlbramline_158 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|                 pteflop                                                                |                                           flopenr__parameterized15 |          1 |          1 |       0 |    0 |    56 |      0 |      0 |          0 |
|         hptw.hptw                                                                      |                                                               hptw |        360 |        360 |       0 |    0 |   132 |      0 |      0 |          0 |
|           HPTWAccesFaultReg                                                            |                                              flopr__parameterized3 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|           PTEReg                                                                       |                                        flopenr__parameterized4_352 |        155 |        155 |       0 |    0 |    64 |      0 |      0 |          0 |
|           PageTypeReg                                                                  |                                              flopr__parameterized4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           TLBMissMReg                                                                  |                                                        flopenr_353 |         18 |         18 |       0 |    0 |     1 |      0 |      0 |          0 |
|           WalkerStateReg                                                               |                                        flopenl__parameterized3_354 |        177 |        177 |       0 |    0 |     5 |      0 |      0 |          0 |
|           hptwwrites.HPTWAdrWriteReg                                                   |                                        flopenr__parameterized0_355 |          1 |          1 |       0 |    0 |    53 |      0 |      0 |          0 |
|           hptwwrites.upperbitsunequalreg                                               |                                                           flopr__2 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           hptwwrites.vm64check                                                         |                                                          vm64check |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|         swbytemask                                                                     |                                         swbytemask__parameterized0 |         27 |         27 |       0 |    0 |     0 |      0 |      0 |          0 |
|         ziccslm_align.align                                                            |                                                              align |        338 |        338 |       0 |    0 |    65 |      0 |      0 |          0 |
|           (ziccslm_align.align)                                                        |                                                              align |        176 |        176 |       0 |    0 |     1 |      0 |      0 |          0 |
|           SpillDataReg                                                                 |                                        flopenr__parameterized4_356 |        162 |        162 |       0 |    0 |    64 |      0 |      0 |          0 |
|       mdu.mdu                                                                          |                                                                mdu |        474 |        474 |       0 |    0 |   297 |      0 |      0 |         16 |
|         MDUResultWReg                                                                  |                                           flopenrc__parameterized0 |          2 |          2 |       0 |    0 |    64 |      0 |      0 |          0 |
|         W64MReg                                                                        |                                                       flopenrc__16 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         mul                                                                            |                                                                mul |        471 |        471 |       0 |    0 |   232 |      0 |      0 |         16 |
|           (mul)                                                                        |                                                                mul |        127 |        127 |       0 |    0 |     0 |      0 |      0 |         12 |
|           PP1Reg                                                                       |                                           flopenrc__parameterized3 |        212 |        212 |       0 |    0 |   102 |      0 |      0 |          4 |
|           PP2Reg                                                                       |                                        flopenrc__parameterized3_14 |          2 |          2 |       0 |    0 |    63 |      0 |      0 |          0 |
|           PP3Reg                                                                       |                                        flopenrc__parameterized3_15 |        128 |        128 |       0 |    0 |    63 |      0 |      0 |          0 |
|           PP4Reg                                                                       |                                        flopenrc__parameterized3_16 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|       priv.priv                                                                        |                                                         privileged |       3593 |       3593 |       0 |    0 |  3914 |      0 |      0 |          0 |
|         csr                                                                            |                                                                csr |       3466 |       3466 |       0 |    0 |  3880 |      0 |      0 |          0 |
|           CSRValWReg                                                                   |                                        flopenrc__parameterized0_78 |          2 |          2 |       0 |    0 |    64 |      0 |      0 |          0 |
|           counters.counters                                                            |                                                               csrc |        641 |        641 |       0 |    0 |  2052 |      0 |      0 |          0 |
|             (counters.counters)                                                        |                                                               csrc |        637 |        637 |       0 |    0 |  2048 |      0 |      0 |          0 |
|             LoadStallEReg                                                              |                                                       flopenrc__11 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             LoadStallMReg                                                              |                                                       flopenrc__12 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             StoreStallEReg                                                             |                                                       flopenrc__13 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|             StoreStallMReg                                                             |                                                       flopenrc__14 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           csri                                                                         |                                                               csri |        148 |        148 |       0 |    0 |     9 |      0 |      0 |          0 |
|           csrm                                                                         |                                                               csrm |       1440 |       1440 |       0 |    0 |  1305 |      0 |      0 |          0 |
|             MCAUSEreg                                                                  |                                         flopenr__parameterized4_89 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|             MCOUNTINHIBITreg                                                           |                                         flopenr__parameterized5_90 |        142 |        142 |       0 |    0 |    31 |      0 |      0 |          0 |
|             MENVCFGreg                                                                 |                                         flopenr__parameterized4_91 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|             MEPCreg                                                                    |                                         flopenr__parameterized4_92 |          8 |          8 |       0 |    0 |    63 |      0 |      0 |          0 |
|             MSCRATCHreg                                                                |                                         flopenr__parameterized4_93 |         88 |         88 |       0 |    0 |    64 |      0 |      0 |          0 |
|             MTVALreg                                                                   |                                         flopenr__parameterized4_94 |         33 |         33 |       0 |    0 |    64 |      0 |      0 |          0 |
|             MTVECreg                                                                   |                                         flopenr__parameterized4_95 |        120 |        120 |       0 |    0 |    63 |      0 |      0 |          0 |
|             deleg.MEDELEGreg                                                           |                                           flopenr__parameterized10 |         75 |         75 |       0 |    0 |    12 |      0 |      0 |          0 |
|             deleg.MIDELEGreg                                                           |                                           flopenr__parameterized11 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|             mcounteren.MCOUNTERENreg                                                   |                                         flopenr__parameterized5_96 |        155 |        155 |       0 |    0 |    32 |      0 |      0 |          0 |
|             pmp.pmp[0].PMPADDRreg                                                      |                                            flopenr__parameterized8 |          0 |          0 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[0].PMPCFGreg                                                       |                                            flopenr__parameterized9 |         35 |         35 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[10].PMPADDRreg                                                     |                                         flopenr__parameterized8_97 |          1 |          1 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[10].PMPCFGreg                                                      |                                         flopenr__parameterized9_98 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[11].PMPADDRreg                                                     |                                         flopenr__parameterized8_99 |         56 |         56 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[11].PMPCFGreg                                                      |                                        flopenr__parameterized9_100 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[12].PMPADDRreg                                                     |                                        flopenr__parameterized8_101 |          0 |          0 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[12].PMPCFGreg                                                      |                                        flopenr__parameterized9_102 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[13].PMPADDRreg                                                     |                                        flopenr__parameterized8_103 |          1 |          1 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[13].PMPCFGreg                                                      |                                        flopenr__parameterized9_104 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[14].PMPADDRreg                                                     |                                        flopenr__parameterized8_105 |          2 |          2 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[14].PMPCFGreg                                                      |                                        flopenr__parameterized9_106 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[15].PMPADDRreg                                                     |                                        flopenr__parameterized8_107 |         54 |         54 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[15].PMPCFGreg                                                      |                                        flopenr__parameterized9_108 |         30 |         30 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[1].PMPADDRreg                                                      |                                        flopenr__parameterized8_109 |          0 |          0 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[1].PMPCFGreg                                                       |                                        flopenr__parameterized9_110 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[2].PMPADDRreg                                                      |                                        flopenr__parameterized8_111 |          1 |          1 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[2].PMPCFGreg                                                       |                                        flopenr__parameterized9_112 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[3].PMPADDRreg                                                      |                                        flopenr__parameterized8_113 |        533 |        533 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[3].PMPCFGreg                                                       |                                        flopenr__parameterized9_114 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[4].PMPADDRreg                                                      |                                        flopenr__parameterized8_115 |          0 |          0 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[4].PMPCFGreg                                                       |                                        flopenr__parameterized9_116 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[5].PMPADDRreg                                                      |                                        flopenr__parameterized8_117 |          0 |          0 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[5].PMPCFGreg                                                       |                                        flopenr__parameterized9_118 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[6].PMPADDRreg                                                      |                                        flopenr__parameterized8_119 |          2 |          2 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[6].PMPCFGreg                                                       |                                        flopenr__parameterized9_120 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[7].PMPADDRreg                                                      |                                        flopenr__parameterized8_121 |         55 |         55 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[7].PMPCFGreg                                                       |                                        flopenr__parameterized9_122 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[8].PMPADDRreg                                                      |                                        flopenr__parameterized8_123 |          0 |          0 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[8].PMPCFGreg                                                       |                                        flopenr__parameterized9_124 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|             pmp.pmp[9].PMPADDRreg                                                      |                                        flopenr__parameterized8_125 |          0 |          0 |       0 |    0 |    54 |      0 |      0 |          0 |
|             pmp.pmp[9].PMPCFGreg                                                       |                                        flopenr__parameterized9_126 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |          0 |
|           csrs.csrs                                                                    |                                                               csrs |       1038 |       1038 |       0 |    0 |   424 |      0 |      0 |          0 |
|             SATPreg                                                                    |                                            flopenr__parameterized4 |         38 |         38 |       0 |    0 |    64 |      0 |      0 |          0 |
|             SCAUSEreg                                                                  |                                         flopenr__parameterized4_82 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|             SCOUNTERENreg                                                              |                                            flopenr__parameterized5 |         45 |         45 |       0 |    0 |    32 |      0 |      0 |          0 |
|             SENVCFGreg                                                                 |                                         flopenr__parameterized4_83 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |          0 |
|             SEPCreg                                                                    |                                         flopenr__parameterized4_84 |         25 |         25 |       0 |    0 |    63 |      0 |      0 |          0 |
|             SSCRATCHreg                                                                |                                         flopenr__parameterized4_85 |         20 |         20 |       0 |    0 |    64 |      0 |      0 |          0 |
|             STVALreg                                                                   |                                         flopenr__parameterized4_86 |        380 |        380 |       0 |    0 |    64 |      0 |      0 |          0 |
|             STVECreg                                                                   |                                         flopenr__parameterized4_87 |        487 |        487 |       0 |    0 |    63 |      0 |      0 |          0 |
|             sstc.sstc64.STIMECMPreg                                                    |                                         flopenr__parameterized4_88 |         40 |         40 |       0 |    0 |    64 |      0 |      0 |          0 |
|           csrsr                                                                        |                                                              csrsr |         94 |         94 |       0 |    0 |    18 |      0 |      0 |          0 |
|           csru.csru                                                                    |                                                               csru |         37 |         37 |       0 |    0 |     8 |      0 |      0 |          0 |
|             FFLAGSreg                                                                  |                                            flopenr__parameterized7 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|             FRMreg                                                                     |                                            flopenr__parameterized6 |         36 |         36 |       0 |    0 |     3 |      0 |      0 |          0 |
|           epcmux                                                                       |                                            mux2__parameterized1_79 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |          0 |
|           tvecmux                                                                      |                                            mux2__parameterized1_80 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           vec.trapvecmux                                                               |                                            mux2__parameterized1_81 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |          0 |
|         pmd                                                                            |                                                            privdec |         41 |         41 |       0 |    0 |    18 |      0 |      0 |          0 |
|           (pmd)                                                                        |                                                            privdec |         22 |         22 |       0 |    0 |     0 |      0 |      0 |          0 |
|           wfi.wficountreg                                                              |                                              flopr__parameterized1 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |          0 |
|           wfiWReg                                                                      |                                                       flopenrc__15 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         ppr                                                                            |                                                       privpiperegs |         10 |         10 |       0 |    0 |    14 |      0 |      0 |          0 |
|           faultregD                                                                    |                                        flopenrc__parameterized1_75 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|           faultregE                                                                    |                                        flopenrc__parameterized2_76 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |          0 |
|           faultregM                                                                    |                                        flopenrc__parameterized2_77 |          8 |          8 |       0 |    0 |     5 |      0 |      0 |          0 |
|         privmode                                                                       |                                                           privmode |         76 |         76 |       0 |    0 |     2 |      0 |      0 |          0 |
|           privmode.privmodereg                                                         |                                         flopenl__parameterized0_74 |         76 |         76 |       0 |    0 |     2 |      0 |      0 |          0 |
|     resetsync                                                                          |                                                       synchronizer |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|     uncoregen.uncore                                                                   |                                                             uncore |       3505 |       3487 |      18 |    0 |  1755 |      3 |      0 |          0 |
|       (uncoregen.uncore)                                                               |                                                             uncore |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|       ahbapbbridge                                                                     |                                                       ahbapbbridge |        711 |        711 |       0 |    0 |    35 |      0 |      0 |          0 |
|         (ahbapbbridge)                                                                 |                                                       ahbapbbridge |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|         addrreg                                                                        |                                             flopen__parameterized0 |        472 |        472 |       0 |    0 |    24 |      0 |      0 |          0 |
|         enablereg                                                                      |                                                           flopr__5 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         inittransreg                                                                   |                                                           flopr__4 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         selreg                                                                         |                                            flopenr__parameterized1 |        160 |        160 |       0 |    0 |     6 |      0 |      0 |          0 |
|         writereg                                                                       |                                                         flopenr_13 |         77 |         77 |       0 |    0 |     3 |      0 |      0 |          0 |
|       bootrom.bootrom                                                                  |                                                            rom_ahb |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|         memory                                                                         |                                                            rom1p1r |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|       clint.clint                                                                      |                                                          clint_apb |         33 |         33 |       0 |    0 |   193 |      0 |      0 |          0 |
|       gpio.gpio                                                                        |                                                           gpio_apb |        228 |        228 |       0 |    0 |   420 |      0 |      0 |          0 |
|         (gpio.gpio)                                                                    |                                                           gpio_apb |        192 |        192 |       0 |    0 |   402 |      0 |      0 |          0 |
|         sync1                                                                          |                                                               flop |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|         sync2                                                                          |                                                            flop_11 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |          0 |
|         sync3                                                                          |                                                            flop_12 |         24 |         24 |       0 |    0 |     6 |      0 |      0 |          0 |
|       hselbridgedelayreg                                                               |                                                            flopenr |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       hseldelayreg                                                                     |                                                            flopenl |         68 |         68 |       0 |    0 |     4 |      0 |      0 |          0 |
|       plic.plic                                                                        |                                                           plic_apb |       1660 |       1660 |       0 |    0 |   409 |      0 |      0 |          0 |
|         (plic.plic)                                                                    |                                                           plic_apb |       1660 |       1660 |       0 |    0 |   356 |      0 |      0 |          0 |
|         intPendingFlop                                                                 |                                              flopr__parameterized0 |          0 |          0 |       0 |    0 |    53 |      0 |      0 |          0 |
|       ram.ram                                                                          |                                                            ram_ahb |         23 |         23 |       0 |    0 |    12 |      2 |      0 |          0 |
|         adrmux                                                                         |                                                               mux2 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |          0 |
|         haddrreg                                                                       |                                            flopenr__parameterized0 |          0 |          0 |       0 |    0 |    10 |      0 |      0 |          0 |
|         memory                                                                         |                                                         ram1p1rwbe |          8 |          8 |       0 |    0 |     0 |      2 |      0 |          0 |
|         memwritereg                                                                    |                                                          flopenr_9 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |          0 |
|         readyreg                                                                       |                                                           flopr_10 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       sdc.sdc                                                                          |                                                            spi_apb |        170 |        158 |      12 |    0 |   174 |      0 |      0 |          0 |
|         (sdc.sdc)                                                                      |                                                            spi_apb |         21 |         21 |       0 |    0 |   118 |      0 |      0 |          0 |
|         controller                                                                     |                                                   spi_controller_4 |         81 |         81 |       0 |    0 |    32 |      0 |      0 |          0 |
|         rxFIFO                                                                         |                                                         spi_fifo_5 |         36 |         30 |       6 |    0 |    10 |      0 |      0 |          0 |
|         rxfiforincreg                                                                  |                                                           flopr__7 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         rxfifowincreg                                                                  |                                                          flopenr_6 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         txFIFO                                                                         |                                                         spi_fifo_7 |         30 |         24 |       6 |    0 |    10 |      0 |      0 |          0 |
|         txrincreg                                                                      |                                                          flopenr_8 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         txwincreg                                                                      |                                                           flopr__6 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|       spi.spi                                                                          |                                                          spi_apb_0 |        129 |        129 |       0 |    0 |   149 |      0 |      0 |          0 |
|         (spi.spi)                                                                      |                                                          spi_apb_0 |         20 |         20 |       0 |    0 |    94 |      0 |      0 |          0 |
|         controller                                                                     |                                                     spi_controller |         77 |         77 |       0 |    0 |    31 |      0 |      0 |          0 |
|         rxFIFO                                                                         |                                                           spi_fifo |         15 |         15 |       0 |    0 |    10 |      0 |      0 |          0 |
|         rxfiforincreg                                                                  |                                                          flopr__10 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         rxfifowincreg                                                                  |                                                          flopenr_1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         txFIFO                                                                         |                                                         spi_fifo_2 |         15 |         15 |       0 |    0 |    10 |      0 |      0 |          0 |
|         txrincreg                                                                      |                                                          flopenr_3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         txwincreg                                                                      |                                                          flopr__11 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|       uartgen.uart                                                                     |                                                           uart_apb |        482 |        476 |       6 |    0 |   358 |      0 |      0 |          0 |
|         uartPC                                                                         |                                                       uartPC16550D |        482 |        476 |       6 |    0 |   358 |      0 |      0 |          0 |
|           (uartPC)                                                                     |                                                       uartPC16550D |        476 |        470 |       6 |    0 |   356 |      0 |      0 |          0 |
|           squashRXerrIPreg                                                             |                                                           flopr__8 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|           squashTHRE_IPreg                                                             |                                                              flopr |          8 |          8 |       0 |    0 |     1 |      0 |      0 |          0 |
+----------------------------------------------------------------------------------------+--------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


