{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604385571972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604385571973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 13:39:31 2020 " "Processing started: Tue Nov 03 13:39:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604385571973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604385571973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Stack -c Stack " "Command: quartus_map --read_settings_files=on --write_settings_files=off Stack -c Stack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604385571973 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604385575066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DFF dff TestHAS.v(22) " "Verilog HDL Declaration information at TestHAS.v(22): object \"DFF\" differs only in case from object \"dff\" in the same scope" {  } { { "TestHAS.v" "" { Text "F:/VerilogHDL/Stack/TestHAS.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604385575142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testhas.v 1 1 " "Found 1 design units, including 1 entities, in source file testhas.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestHAS " "Found entity 1: TestHAS" {  } { { "TestHAS.v" "" { Text "F:/VerilogHDL/Stack/TestHAS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604385575144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604385575144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Found entity 1: Stack" {  } { { "Stack.v" "" { Text "F:/VerilogHDL/Stack/Stack.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604385575149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604385575149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_2x10_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_2x10_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_2x10_8bit " "Found entity 1: SRAM_2x10_8bit" {  } { { "SRAM_2x10_8bit.v" "" { Text "F:/VerilogHDL/Stack/SRAM_2x10_8bit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604385575153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604385575153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_10bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1_10bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1_10bit " "Found entity 1: Mux2_1_10bit" {  } { { "Mux2_1_10bit.v" "" { Text "F:/VerilogHDL/Stack/Mux2_1_10bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604385575158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604385575158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.v" "" { Text "F:/VerilogHDL/Stack/Mux2_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604385575162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604385575162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mencell_8b_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file mencell_8b_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mencell_8b_ver2 " "Found entity 1: mencell_8b_ver2" {  } { { "mencell_8b_ver2.v" "" { Text "F:/VerilogHDL/Stack/mencell_8b_ver2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604385575167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604385575167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memcell_1b.v 1 1 " "Found 1 design units, including 1 entities, in source file memcell_1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 memcell_1b " "Found entity 1: memcell_1b" {  } { { "memcell_1b.v" "" { Text "F:/VerilogHDL/Stack/memcell_1b.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604385575171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604385575171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "has.v 1 1 " "Found 1 design units, including 1 entities, in source file has.v" { { "Info" "ISGN_ENTITY_NAME" "1 HAS " "Found entity 1: HAS" {  } { { "HAS.v" "" { Text "F:/VerilogHDL/Stack/HAS.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604385575175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604385575175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "d_latch.v" "" { Text "F:/VerilogHDL/Stack/d_latch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604385575179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604385575179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.v" "" { Text "F:/VerilogHDL/Stack/D_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604385575183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604385575183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_4bit " "Found entity 1: decoder_4bit" {  } { { "decoder_4bit.v" "" { Text "F:/VerilogHDL/Stack/decoder_4bit.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604385575187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604385575187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_10bit.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_10bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_10bit " "Found entity 1: decoder_10bit" {  } { { "decoder_10bit.v" "" { Text "F:/VerilogHDL/Stack/decoder_10bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604385575192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604385575192 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DFF dff UpDown_Counter.v(19) " "Verilog HDL Declaration information at UpDown_Counter.v(19): object \"DFF\" differs only in case from object \"dff\" in the same scope" {  } { { "UpDown_Counter.v" "" { Text "F:/VerilogHDL/Stack/UpDown_Counter.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1604385575196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updown_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file updown_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 UpDown_Counter " "Found entity 1: UpDown_Counter" {  } { { "UpDown_Counter.v" "" { Text "F:/VerilogHDL/Stack/UpDown_Counter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604385575196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604385575196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Stack " "Elaborating entity \"Stack\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604385575363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpDown_Counter UpDown_Counter:inst0 " "Elaborating entity \"UpDown_Counter\" for hierarchy \"UpDown_Counter:inst0\"" {  } { { "Stack.v" "inst0" { Text "F:/VerilogHDL/Stack/Stack.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604385575393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAS UpDown_Counter:inst0\|HAS:has\[0\] " "Elaborating entity \"HAS\" for hierarchy \"UpDown_Counter:inst0\|HAS:has\[0\]\"" {  } { { "UpDown_Counter.v" "has\[0\]" { Text "F:/VerilogHDL/Stack/UpDown_Counter.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604385575653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 UpDown_Counter:inst0\|Mux2_1:mux\[0\] " "Elaborating entity \"Mux2_1\" for hierarchy \"UpDown_Counter:inst0\|Mux2_1:mux\[0\]\"" {  } { { "UpDown_Counter.v" "mux\[0\]" { Text "F:/VerilogHDL/Stack/UpDown_Counter.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604385575689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF UpDown_Counter:inst0\|D_FF:dff\[0\] " "Elaborating entity \"D_FF\" for hierarchy \"UpDown_Counter:inst0\|D_FF:dff\[0\]\"" {  } { { "UpDown_Counter.v" "dff\[0\]" { Text "F:/VerilogHDL/Stack/UpDown_Counter.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604385575728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1_10bit Mux2_1_10bit:inst2 " "Elaborating entity \"Mux2_1_10bit\" for hierarchy \"Mux2_1_10bit:inst2\"" {  } { { "Stack.v" "inst2" { Text "F:/VerilogHDL/Stack/Stack.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604385575819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_2x10_8bit SRAM_2x10_8bit:inst3 " "Elaborating entity \"SRAM_2x10_8bit\" for hierarchy \"SRAM_2x10_8bit:inst3\"" {  } { { "Stack.v" "inst3" { Text "F:/VerilogHDL/Stack/Stack.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604385576271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_10bit SRAM_2x10_8bit:inst3\|decoder_10bit:inst0 " "Elaborating entity \"decoder_10bit\" for hierarchy \"SRAM_2x10_8bit:inst3\|decoder_10bit:inst0\"" {  } { { "SRAM_2x10_8bit.v" "inst0" { Text "F:/VerilogHDL/Stack/SRAM_2x10_8bit.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604385576330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mencell_8b_ver2 SRAM_2x10_8bit:inst3\|mencell_8b_ver2:inst1\[0\] " "Elaborating entity \"mencell_8b_ver2\" for hierarchy \"SRAM_2x10_8bit:inst3\|mencell_8b_ver2:inst1\[0\]\"" {  } { { "SRAM_2x10_8bit.v" "inst1\[0\]" { Text "F:/VerilogHDL/Stack/SRAM_2x10_8bit.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604385576368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memcell_1b SRAM_2x10_8bit:inst3\|mencell_8b_ver2:inst1\[0\]\|memcell_1b:mc1b_0\[0\] " "Elaborating entity \"memcell_1b\" for hierarchy \"SRAM_2x10_8bit:inst3\|mencell_8b_ver2:inst1\[0\]\|memcell_1b:mc1b_0\[0\]\"" {  } { { "mencell_8b_ver2.v" "mc1b_0\[0\]" { Text "F:/VerilogHDL/Stack/mencell_8b_ver2.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604385576395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch SRAM_2x10_8bit:inst3\|mencell_8b_ver2:inst1\[0\]\|memcell_1b:mc1b_0\[0\]\|d_latch:latch0 " "Elaborating entity \"d_latch\" for hierarchy \"SRAM_2x10_8bit:inst3\|mencell_8b_ver2:inst1\[0\]\|memcell_1b:mc1b_0\[0\]\|d_latch:latch0\"" {  } { { "memcell_1b.v" "latch0" { Text "F:/VerilogHDL/Stack/memcell_1b.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604385576429 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/VerilogHDL/Stack/output_files/Stack.map.smsg " "Generated suppressed messages file F:/VerilogHDL/Stack/output_files/Stack.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1604385760781 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1604385767242 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604385767242 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15215 " "Implemented 15215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1604385771365 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1604385771365 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1604385771365 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15201 " "Implemented 15201 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1604385771365 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1604385771365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604385771968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 13:42:51 2020 " "Processing ended: Tue Nov 03 13:42:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604385771968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:20 " "Elapsed time: 00:03:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604385771968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:16 " "Total CPU time (on all processors): 00:03:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604385771968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604385771968 ""}
