
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003566                       # Number of seconds simulated
sim_ticks                                  3565982172                       # Number of ticks simulated
final_tick                               533175501108                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  79411                       # Simulator instruction rate (inst/s)
host_op_rate                                   100819                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 280375                       # Simulator tick rate (ticks/s)
host_mem_usage                               16879308                       # Number of bytes of host memory used
host_seconds                                 12718.63                       # Real time elapsed on the host
sim_insts                                  1010000002                       # Number of instructions simulated
sim_ops                                    1282276646                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       173312                       # Number of bytes read from this memory
system.physmem.bytes_read::total               178944                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        61696                       # Number of bytes written to this memory
system.physmem.bytes_written::total             61696                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1354                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1398                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             482                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  482                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1579369                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     48601477                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                50180845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1579369                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1579369                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17301264                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17301264                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17301264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1579369                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     48601477                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               67482110                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.switch_cpus.numCycles                  8551517                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3091419                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2538997                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       207192                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1252241                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1193956                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           299806                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         8907                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3325241                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               16821186                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3091419                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1493762                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3600020                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1042034                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         692507                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1636003                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         92532                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8449374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.443094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.324550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4849354     57.39%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           355479      4.21%     61.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           333596      3.95%     65.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           315498      3.73%     69.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           261045      3.09%     72.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           188047      2.23%     74.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           136386      1.61%     76.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           209034      2.47%     78.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1800935     21.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8449374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.361505                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.967041                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3481994                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        658316                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3438653                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         42750                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         827654                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       496526                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          3955                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       19997912                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         10880                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         827654                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3665910                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          302168                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        71098                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3290736                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        291802                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19396261                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            40                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         158098                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         82623                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents           36                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands     26891467                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      90349137                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     90349137                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      16788545                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10102865                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3618                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1904                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            713735                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1905499                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1016673                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        23220                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       443569                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18068399                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3533                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14614038                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        23023                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      5734370                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     17544722                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          214                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8449374                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.729600                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.839501                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2963361     35.07%     35.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1707236     20.21%     55.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1369461     16.21%     71.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       816850      9.67%     81.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       831522      9.84%     90.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       380345      4.50%     95.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       244111      2.89%     98.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        67053      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        69435      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8449374                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           63832     58.01%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     58.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          21659     19.68%     77.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         24549     22.31%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12016180     82.22%     82.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       200285      1.37%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1591      0.01%     83.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1548731     10.60%     94.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       847251      5.80%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14614038                       # Type of FU issued
system.switch_cpus.iq.rate                   1.708941                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              110040                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007530                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     37810511                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     23806543                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14240205                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       14724078                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        45980                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       670297                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          404                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          249                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       232968                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         827654                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          214269                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         13713                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18071934                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        83902                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1905499                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      1016673                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1885                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           9229                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          1447                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          249                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       122314                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       117131                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       239445                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14371855                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1468752                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       242181                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     2                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2303366                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2018909                       # Number of branches executed
system.switch_cpus.iew.exec_stores             834614                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.680621                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14251085                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14240205                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9202895                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          24905878                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.665226                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.369507                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12240054                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      5832682                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3319                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       206329                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7621720                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.605944                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.117302                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3033285     39.80%     39.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2048330     26.87%     66.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       848912     11.14%     77.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       429816      5.64%     83.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       450370      5.91%     89.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       227643      2.99%     92.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       156228      2.05%     94.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        89699      1.18%     95.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       337437      4.43%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7621720                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12240054                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                2018907                       # Number of memory references committed
system.switch_cpus.commit.loads               1235202                       # Number of loads committed
system.switch_cpus.commit.membars                1642                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1758291                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11009303                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       240295                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        337437                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25356694                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            36973682                       # The number of ROB writes
system.switch_cpus.timesIdled                    4020                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  102143                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12240054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.855152                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.855152                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.169383                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.169383                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         64964317                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19482059                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18760253                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3304                       # number of misc regfile writes
system.l2.replacements                           1398                       # number of replacements
system.l2.tagsinuse                      16382.108375                       # Cycle average of tags in use
system.l2.total_refs                           752623                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17778                       # Sample count of references to valid blocks.
system.l2.avg_refs                          42.334515                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           411.112685                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      41.822985                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     692.413021                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           15236.759685                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.025092                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.002553                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.042262                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.929978                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999885                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         9413                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    9414                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2374                       # number of Writeback hits
system.l2.Writeback_hits::total                  2374                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           99                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    99                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          9512                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9513                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         9512                       # number of overall hits
system.l2.overall_hits::total                    9513                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1354                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1398                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1354                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1398                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1354                       # number of overall misses
system.l2.overall_misses::total                  1398                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2983294                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     77361643                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        80344937                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2983294                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     77361643                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         80344937                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2983294                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     77361643                       # number of overall miss cycles
system.l2.overall_miss_latency::total        80344937                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        10767                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               10812                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2374                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2374                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data           99                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                99                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        10866                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10911                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        10866                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10911                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.125755                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.129301                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.124609                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128128                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.124609                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128128                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 67802.136364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 57135.629985                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 57471.342632                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 67802.136364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 57135.629985                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57471.342632                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 67802.136364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 57135.629985                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57471.342632                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  482                       # number of writebacks
system.l2.writebacks::total                       482                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1354                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1398                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1398                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1398                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      2728479                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     69376732                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     72105211                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      2728479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     69376732                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     72105211                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      2728479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     69376732                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     72105211                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.125755                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.129301                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.124609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128128                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.124609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128128                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 62010.886364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 51238.354505                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 51577.404149                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 62010.886364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 51238.354505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51577.404149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 62010.886364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 51238.354505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51577.404149                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      4                       # number of replacements
system.cpu.icache.tagsinuse                580.118743                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001645621                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    586                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1709292.868601                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    42.792951                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst     537.325791                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.068578                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.861099                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.929677                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1635944                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1635944                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1635944                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1635944                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1635944                       # number of overall hits
system.cpu.icache.overall_hits::total         1635944                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           59                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            59                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           59                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             59                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           59                       # number of overall misses
system.cpu.icache.overall_misses::total            59                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      4115917                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4115917                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      4115917                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4115917                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      4115917                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4115917                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1636003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1636003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1636003                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1636003                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1636003                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1636003                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000036                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000036                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 69761.305085                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69761.305085                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 69761.305085                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69761.305085                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 69761.305085                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69761.305085                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      3224210                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3224210                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      3224210                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3224210                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      3224210                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3224210                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71649.111111                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71649.111111                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 71649.111111                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71649.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 71649.111111                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71649.111111                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  10866                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                174234778                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  11122                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               15665.777558                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   231.726984                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      24.273016                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.905184                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.094816                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1132495                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1132495                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       779906                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         779906                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1785                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1785                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1652                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1912401                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1912401                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1912401                       # number of overall hits
system.cpu.dcache.overall_hits::total         1912401                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        36758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         36758                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          344                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          344                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        37102                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          37102                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        37102                       # number of overall misses
system.cpu.dcache.overall_misses::total         37102                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1064990047                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1064990047                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data      9553686                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9553686                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1074543733                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1074543733                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1074543733                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1074543733                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1169253                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1169253                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       780250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       780250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1785                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1785                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1949503                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1949503                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1949503                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1949503                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.031437                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031437                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000441                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000441                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.019032                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019032                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.019032                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019032                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 28973.013956                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28973.013956                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 27772.343023                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27772.343023                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 28961.881651                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28961.881651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 28961.881651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28961.881651                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         2374                       # number of writebacks
system.cpu.dcache.writebacks::total              2374                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        25991                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25991                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          245                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          245                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        26236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        26236                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26236                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        10767                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10767                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data           99                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           99                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        10866                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10866                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        10866                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10866                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    178286919                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    178286919                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      1890607                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1890607                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    180177526                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    180177526                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    180177526                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    180177526                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.009208                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009208                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000127                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.005574                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005574                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.005574                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005574                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 16558.643912                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16558.643912                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 19097.040404                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19097.040404                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 16581.771213                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16581.771213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 16581.771213                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16581.771213                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
