<h2 id="Ncore3.7FSYS:2024w41:-Highlights:">Highlights: </h2><h3 id="Ncore3.7FSYS:2024w41:-Naveen:">Naveen:</h3><h3 id="Ncore3.7FSYS:2024w41:-Urvish:">Urvish :</h3><ul><li><p>ncore3.7 testplan : <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/880410689/Ncore+3.7+FSYS+Testplan" data-linked-resource-id="880410689" data-linked-resource-version="57" data-linked-resource-type="page">Ncore 3.7 FSYS Testplan:</a> </p><ol start="1"><li><p>AMBA 5 AXI Support Interface Parity Check - Updated</p><p>CHI-B Interface Protection - Updated</p><p>AMBA 5 OWO AXI Support - Populated</p></li><li><p>Improved description in all sections AND added doubts in Remarks/Comment column. </p></li><li><p>Testplan review with FSYS Team.</p></li><li><p>Worked on Post review Action Items.</p></li></ol></li><li><p>ncore3.7 JIRAs </p><ul><li><p>Opened/Debugged <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15586" rel="nofollow">CONC-15586</a> : CHI0: rx_rsp_flit_chk[8] Expected: 1 Actual: 0</p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15589" rel="nofollow">CONC-15589</a> : Failure In Dmi scoreboard : Error-[NOA] Null object access</p></li><li><p>Worked on <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15572" rel="nofollow">CONC-15572</a> : ioaiu ACE5Lite &amp; ACE-Lite i/f type : CMD_REQ.TOF value not as per ConcertoCProtocolArch_3.7 spec</p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15595" rel="nofollow">CONC-15595</a> : Update mentioned FSYS Configurations to have useSysCoInt=FALSE in One CHI-E/B out of multiple CHI</p></li><li><p>Verified <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15503" rel="nofollow">CONC-15503</a> : Option to enable/disable SYSCOREQ/ACK signals for i/f types - ACE, ACE5LITE-DVM, CHI-B, CHI-E</p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15596" rel="nofollow">CONC-15596</a> : Verify chiaiu (CHI-B/CHI-E) : manager connects to coherency domain via CAIUTCR.SysCoAttach (useSysCoInt=FALSE)</p></li><li><p>Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15523" rel="nofollow">CONC-15523</a> : Concerto_Error_test] Not getting value of SCLFX4_latent_fault through uvm_config_db</p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15625" rel="nofollow">CONC-15625</a> : Error handling in case of poison signaling is enabled for IOAIUp AXI5.</p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15626" rel="nofollow">CONC-15626</a> : IOAIUp AXI5 atomics support </p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15627" rel="nofollow">CONC-15627</a> : CHI-B/CHI-E (chiaiu): Need more info on Error handling for Interface parity check </p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15628" rel="nofollow">CONC-15628</a> : IOAIU : Need more info on Error handling for Interface parity check </p></li></ul></li></ul><p />