#[repr(C)]
#[cfg_attr(feature = "impl-register-debug", derive(Debug))]
///Cluster CH%s, containing IN_CONF0_CH?, IN_CONF1_CH?, INFIFO_STATUS_CH?, IN_POP_CH?, IN_LINK_CH?, IN_STATE_CH?, IN_SUC_EOF_DES_ADDR_CH?, IN_ERR_EOF_DES_ADDR_CH?, IN_DSCR_CH?, IN_DSCR_BF0_CH?, IN_DSCR_BF1_CH?, IN_PRI_CH?, IN_PERI_SEL_CH?, OUT_CONF0_CH?, OUT_CONF1_CH?, OUTFIFO_STATUS_CH?, OUT_PUSH_CH?, OUT_LINK_CH?, OUT_STATE_CH?, OUT_EOF_DES_ADDR_CH?, OUT_EOF_BFR_DES_ADDR_CH?, OUT_DSCR_CH?, OUT_DSCR_BF0_CH?, OUT_DSCR_BF1_CH?, OUT_PRI_CH?, OUT_PERI_SEL_CH?
pub struct CH {
    in_conf0: IN_CONF0,
    in_conf1: IN_CONF1,
    infifo_status: INFIFO_STATUS,
    in_pop: IN_POP,
    in_link: IN_LINK,
    in_state: IN_STATE,
    in_suc_eof_des_addr: IN_SUC_EOF_DES_ADDR,
    in_err_eof_des_addr: IN_ERR_EOF_DES_ADDR,
    in_dscr: IN_DSCR,
    in_dscr_bf0: IN_DSCR_BF0,
    in_dscr_bf1: IN_DSCR_BF1,
    in_pri: IN_PRI,
    in_peri_sel: IN_PERI_SEL,
    _reserved13: [u8; 0x2c],
    out_conf0: OUT_CONF0,
    out_conf1: OUT_CONF1,
    outfifo_status: OUTFIFO_STATUS,
    out_push: OUT_PUSH,
    out_link: OUT_LINK,
    out_state: OUT_STATE,
    out_eof_des_addr: OUT_EOF_DES_ADDR,
    out_eof_bfr_des_addr: OUT_EOF_BFR_DES_ADDR,
    out_dscr: OUT_DSCR,
    out_dscr_bf0: OUT_DSCR_BF0,
    out_dscr_bf1: OUT_DSCR_BF1,
    out_pri: OUT_PRI,
    out_peri_sel: OUT_PERI_SEL,
    _reserved_end: [u8; 0x2c],
}
impl CH {
    ///0x00 - Configure 0 register of Rx channel 0
    #[inline(always)]
    pub const fn in_conf0(&self) -> &IN_CONF0 {
        &self.in_conf0
    }
    ///0x04 - Configure 1 register of Rx channel 0
    #[inline(always)]
    pub const fn in_conf1(&self) -> &IN_CONF1 {
        &self.in_conf1
    }
    ///0x08 - Receive FIFO status of Rx channel 0
    #[inline(always)]
    pub const fn infifo_status(&self) -> &INFIFO_STATUS {
        &self.infifo_status
    }
    ///0x0c - Pop control register of Rx channel 0
    #[inline(always)]
    pub const fn in_pop(&self) -> &IN_POP {
        &self.in_pop
    }
    ///0x10 - Link descriptor configure and control register of Rx channel 0
    #[inline(always)]
    pub const fn in_link(&self) -> &IN_LINK {
        &self.in_link
    }
    ///0x14 - Receive status of Rx channel 0
    #[inline(always)]
    pub const fn in_state(&self) -> &IN_STATE {
        &self.in_state
    }
    ///0x18 - Inlink descriptor address when EOF occurs of Rx channel 0
    #[inline(always)]
    pub const fn in_suc_eof_des_addr(&self) -> &IN_SUC_EOF_DES_ADDR {
        &self.in_suc_eof_des_addr
    }
    ///0x1c - Inlink descriptor address when errors occur of Rx channel 0
    #[inline(always)]
    pub const fn in_err_eof_des_addr(&self) -> &IN_ERR_EOF_DES_ADDR {
        &self.in_err_eof_des_addr
    }
    ///0x20 - Current inlink descriptor address of Rx channel 0
    #[inline(always)]
    pub const fn in_dscr(&self) -> &IN_DSCR {
        &self.in_dscr
    }
    ///0x24 - The last inlink descriptor address of Rx channel 0
    #[inline(always)]
    pub const fn in_dscr_bf0(&self) -> &IN_DSCR_BF0 {
        &self.in_dscr_bf0
    }
    ///0x28 - The second-to-last inlink descriptor address of Rx channel 0
    #[inline(always)]
    pub const fn in_dscr_bf1(&self) -> &IN_DSCR_BF1 {
        &self.in_dscr_bf1
    }
    ///0x2c - Priority register of Rx channel 0
    #[inline(always)]
    pub const fn in_pri(&self) -> &IN_PRI {
        &self.in_pri
    }
    ///0x30 - Peripheral selection of Rx channel 0
    #[inline(always)]
    pub const fn in_peri_sel(&self) -> &IN_PERI_SEL {
        &self.in_peri_sel
    }
    ///0x60 - Configure 0 register of Tx channel 1
    #[inline(always)]
    pub const fn out_conf0(&self) -> &OUT_CONF0 {
        &self.out_conf0
    }
    ///0x64 - Configure 1 register of Tx channel 0
    #[inline(always)]
    pub const fn out_conf1(&self) -> &OUT_CONF1 {
        &self.out_conf1
    }
    ///0x68 - Transmit FIFO status of Tx channel 0
    #[inline(always)]
    pub const fn outfifo_status(&self) -> &OUTFIFO_STATUS {
        &self.outfifo_status
    }
    ///0x6c - Push control register of Rx channel 0
    #[inline(always)]
    pub const fn out_push(&self) -> &OUT_PUSH {
        &self.out_push
    }
    ///0x70 - Link descriptor configure and control register of Tx channel 0
    #[inline(always)]
    pub const fn out_link(&self) -> &OUT_LINK {
        &self.out_link
    }
    ///0x74 - Transmit status of Tx channel 0
    #[inline(always)]
    pub const fn out_state(&self) -> &OUT_STATE {
        &self.out_state
    }
    ///0x78 - Outlink descriptor address when EOF occurs of Tx channel 0
    #[inline(always)]
    pub const fn out_eof_des_addr(&self) -> &OUT_EOF_DES_ADDR {
        &self.out_eof_des_addr
    }
    ///0x7c - The last outlink descriptor address when EOF occurs of Tx channel 0
    #[inline(always)]
    pub const fn out_eof_bfr_des_addr(&self) -> &OUT_EOF_BFR_DES_ADDR {
        &self.out_eof_bfr_des_addr
    }
    ///0x80 - Current inlink descriptor address of Tx channel 0
    #[inline(always)]
    pub const fn out_dscr(&self) -> &OUT_DSCR {
        &self.out_dscr
    }
    ///0x84 - The last inlink descriptor address of Tx channel 0
    #[inline(always)]
    pub const fn out_dscr_bf0(&self) -> &OUT_DSCR_BF0 {
        &self.out_dscr_bf0
    }
    ///0x88 - The second-to-last inlink descriptor address of Tx channel 0
    #[inline(always)]
    pub const fn out_dscr_bf1(&self) -> &OUT_DSCR_BF1 {
        &self.out_dscr_bf1
    }
    ///0x8c - Priority register of Tx channel 0.
    #[inline(always)]
    pub const fn out_pri(&self) -> &OUT_PRI {
        &self.out_pri
    }
    ///0x90 - Peripheral selection of Tx channel 0
    #[inline(always)]
    pub const fn out_peri_sel(&self) -> &OUT_PERI_SEL {
        &self.out_peri_sel
    }
}
/**IN_CONF0 (rw) register accessor: Configure 0 register of Rx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`in_conf0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`in_conf0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@in_conf0`] module*/
pub type IN_CONF0 = crate::Reg<in_conf0::IN_CONF0_SPEC>;
///Configure 0 register of Rx channel 0
pub mod in_conf0;
/**IN_CONF1 (rw) register accessor: Configure 1 register of Rx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`in_conf1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`in_conf1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@in_conf1`] module*/
pub type IN_CONF1 = crate::Reg<in_conf1::IN_CONF1_SPEC>;
///Configure 1 register of Rx channel 0
pub mod in_conf1;
/**INFIFO_STATUS (r) register accessor: Receive FIFO status of Rx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`infifo_status::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@infifo_status`] module*/
pub type INFIFO_STATUS = crate::Reg<infifo_status::INFIFO_STATUS_SPEC>;
///Receive FIFO status of Rx channel 0
pub mod infifo_status;
/**IN_POP (rw) register accessor: Pop control register of Rx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`in_pop::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`in_pop::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@in_pop`] module*/
pub type IN_POP = crate::Reg<in_pop::IN_POP_SPEC>;
///Pop control register of Rx channel 0
pub mod in_pop;
/**IN_LINK (rw) register accessor: Link descriptor configure and control register of Rx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`in_link::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`in_link::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@in_link`] module*/
pub type IN_LINK = crate::Reg<in_link::IN_LINK_SPEC>;
///Link descriptor configure and control register of Rx channel 0
pub mod in_link;
/**IN_STATE (r) register accessor: Receive status of Rx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`in_state::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@in_state`] module*/
pub type IN_STATE = crate::Reg<in_state::IN_STATE_SPEC>;
///Receive status of Rx channel 0
pub mod in_state;
/**IN_SUC_EOF_DES_ADDR (r) register accessor: Inlink descriptor address when EOF occurs of Rx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`in_suc_eof_des_addr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@in_suc_eof_des_addr`] module*/
pub type IN_SUC_EOF_DES_ADDR = crate::Reg<in_suc_eof_des_addr::IN_SUC_EOF_DES_ADDR_SPEC>;
///Inlink descriptor address when EOF occurs of Rx channel 0
pub mod in_suc_eof_des_addr;
/**IN_ERR_EOF_DES_ADDR (r) register accessor: Inlink descriptor address when errors occur of Rx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`in_err_eof_des_addr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@in_err_eof_des_addr`] module*/
pub type IN_ERR_EOF_DES_ADDR = crate::Reg<in_err_eof_des_addr::IN_ERR_EOF_DES_ADDR_SPEC>;
///Inlink descriptor address when errors occur of Rx channel 0
pub mod in_err_eof_des_addr;
/**IN_DSCR (r) register accessor: Current inlink descriptor address of Rx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`in_dscr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@in_dscr`] module*/
pub type IN_DSCR = crate::Reg<in_dscr::IN_DSCR_SPEC>;
///Current inlink descriptor address of Rx channel 0
pub mod in_dscr;
/**IN_DSCR_BF0 (r) register accessor: The last inlink descriptor address of Rx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`in_dscr_bf0::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@in_dscr_bf0`] module*/
pub type IN_DSCR_BF0 = crate::Reg<in_dscr_bf0::IN_DSCR_BF0_SPEC>;
///The last inlink descriptor address of Rx channel 0
pub mod in_dscr_bf0;
/**IN_DSCR_BF1 (r) register accessor: The second-to-last inlink descriptor address of Rx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`in_dscr_bf1::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@in_dscr_bf1`] module*/
pub type IN_DSCR_BF1 = crate::Reg<in_dscr_bf1::IN_DSCR_BF1_SPEC>;
///The second-to-last inlink descriptor address of Rx channel 0
pub mod in_dscr_bf1;
/**IN_PRI (rw) register accessor: Priority register of Rx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`in_pri::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`in_pri::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@in_pri`] module*/
pub type IN_PRI = crate::Reg<in_pri::IN_PRI_SPEC>;
///Priority register of Rx channel 0
pub mod in_pri;
/**IN_PERI_SEL (rw) register accessor: Peripheral selection of Rx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`in_peri_sel::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`in_peri_sel::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@in_peri_sel`] module*/
pub type IN_PERI_SEL = crate::Reg<in_peri_sel::IN_PERI_SEL_SPEC>;
///Peripheral selection of Rx channel 0
pub mod in_peri_sel;
/**OUT_CONF0 (rw) register accessor: Configure 0 register of Tx channel 1

You can [`read`](crate::generic::Reg::read) this register and get [`out_conf0::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`out_conf0::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@out_conf0`] module*/
pub type OUT_CONF0 = crate::Reg<out_conf0::OUT_CONF0_SPEC>;
///Configure 0 register of Tx channel 1
pub mod out_conf0;
/**OUT_CONF1 (rw) register accessor: Configure 1 register of Tx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`out_conf1::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`out_conf1::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@out_conf1`] module*/
pub type OUT_CONF1 = crate::Reg<out_conf1::OUT_CONF1_SPEC>;
///Configure 1 register of Tx channel 0
pub mod out_conf1;
/**OUTFIFO_STATUS (r) register accessor: Transmit FIFO status of Tx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`outfifo_status::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@outfifo_status`] module*/
pub type OUTFIFO_STATUS = crate::Reg<outfifo_status::OUTFIFO_STATUS_SPEC>;
///Transmit FIFO status of Tx channel 0
pub mod outfifo_status;
/**OUT_PUSH (rw) register accessor: Push control register of Rx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`out_push::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`out_push::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@out_push`] module*/
pub type OUT_PUSH = crate::Reg<out_push::OUT_PUSH_SPEC>;
///Push control register of Rx channel 0
pub mod out_push;
/**OUT_LINK (rw) register accessor: Link descriptor configure and control register of Tx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`out_link::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`out_link::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@out_link`] module*/
pub type OUT_LINK = crate::Reg<out_link::OUT_LINK_SPEC>;
///Link descriptor configure and control register of Tx channel 0
pub mod out_link;
/**OUT_STATE (r) register accessor: Transmit status of Tx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`out_state::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@out_state`] module*/
pub type OUT_STATE = crate::Reg<out_state::OUT_STATE_SPEC>;
///Transmit status of Tx channel 0
pub mod out_state;
/**OUT_EOF_DES_ADDR (r) register accessor: Outlink descriptor address when EOF occurs of Tx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`out_eof_des_addr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@out_eof_des_addr`] module*/
pub type OUT_EOF_DES_ADDR = crate::Reg<out_eof_des_addr::OUT_EOF_DES_ADDR_SPEC>;
///Outlink descriptor address when EOF occurs of Tx channel 0
pub mod out_eof_des_addr;
/**OUT_EOF_BFR_DES_ADDR (r) register accessor: The last outlink descriptor address when EOF occurs of Tx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`out_eof_bfr_des_addr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@out_eof_bfr_des_addr`] module*/
pub type OUT_EOF_BFR_DES_ADDR = crate::Reg<out_eof_bfr_des_addr::OUT_EOF_BFR_DES_ADDR_SPEC>;
///The last outlink descriptor address when EOF occurs of Tx channel 0
pub mod out_eof_bfr_des_addr;
/**OUT_DSCR (r) register accessor: Current inlink descriptor address of Tx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`out_dscr::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@out_dscr`] module*/
pub type OUT_DSCR = crate::Reg<out_dscr::OUT_DSCR_SPEC>;
///Current inlink descriptor address of Tx channel 0
pub mod out_dscr;
/**OUT_DSCR_BF0 (r) register accessor: The last inlink descriptor address of Tx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`out_dscr_bf0::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@out_dscr_bf0`] module*/
pub type OUT_DSCR_BF0 = crate::Reg<out_dscr_bf0::OUT_DSCR_BF0_SPEC>;
///The last inlink descriptor address of Tx channel 0
pub mod out_dscr_bf0;
/**OUT_DSCR_BF1 (r) register accessor: The second-to-last inlink descriptor address of Tx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`out_dscr_bf1::R`].  See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@out_dscr_bf1`] module*/
pub type OUT_DSCR_BF1 = crate::Reg<out_dscr_bf1::OUT_DSCR_BF1_SPEC>;
///The second-to-last inlink descriptor address of Tx channel 0
pub mod out_dscr_bf1;
/**OUT_PRI (rw) register accessor: Priority register of Tx channel 0.

You can [`read`](crate::generic::Reg::read) this register and get [`out_pri::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`out_pri::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@out_pri`] module*/
pub type OUT_PRI = crate::Reg<out_pri::OUT_PRI_SPEC>;
///Priority register of Tx channel 0.
pub mod out_pri;
/**OUT_PERI_SEL (rw) register accessor: Peripheral selection of Tx channel 0

You can [`read`](crate::generic::Reg::read) this register and get [`out_peri_sel::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`out_peri_sel::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

For information about available fields see [`mod@out_peri_sel`] module*/
pub type OUT_PERI_SEL = crate::Reg<out_peri_sel::OUT_PERI_SEL_SPEC>;
///Peripheral selection of Tx channel 0
pub mod out_peri_sel;
