Compile Report
Microsemi Corporation - Microsemi Libero Software Release v11.5 SP3 (Version 11.5.3.10)
Date: Tue Sep 15 18:51:55 2015

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S010         |
| Package                        | 484 FBGA       |
| Speed Grade                    | -1             |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 3.3V    |
| Restrict Probe Pins            | No             |
+--------------------------------+----------------+

Source Files
+---------+--------------------------------------------------------+
| Topcell | hello_regs                                             |
| Format  | EDIF                                                   |
| Source  | E:\Practice\hello_regs\synthesis\hello_regs.edn        |
| Source  | E:\Practice\hello_regs\constraint\io\hello_regs.io.pdc |
+---------+--------------------------------------------------------+

Options
+---------------------------------------------------------+-------+
| Merge User SDC file(s) with Existing Timing Constraints | true  |
| Abort Compile if errors are found in PDC file(s)        | true  |
| Enable Design Separation Methodology                    | false |
| Limit the number of high fanout nets to display to      | 10    |
+---------------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 655  | 12084 | 5.42       |
| DFF                       | 501  | 12084 | 4.15       |
| I/O Register              | 0    | 699   | 0.00       |
| User I/O                  | 11   | 233   | 4.72       |
| -- Single-ended I/O       | 11   | 233   | 4.72       |
| -- Differential I/O Pairs | 0    | 116   | 0.00       |
| RAM64x18                  | 0    | 22    | 0.00       |
| RAM1K18                   | 1    | 21    | 4.76       |
| MACC                      | 0    | 22    | 0.00       |
| Chip Globals              | 2    | 8     | 25.00      |
| CCC                       | 1    | 2     | 50.00      |
| RCOSC_25_50MHZ            | 1    | 1     | 100.00     |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 0    | 1     | 0.00       |
| MSS                       | 1    | 1     | 100.00     |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 619  | 465 |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 36   | 36  |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 655  | 501 |
+--------------------------+------+-----+

MSS Resource Usage
+---------------+------+-------+
| Type          | Used | Total |
+---------------+------+-------+
| Cortex-M3*    | 1    | 1     |
| eNVM (256KB)* | 1    | 1     |
| eSRAM*        | 2    | 2     |
| TIMER*        | 2    | 2     |
| CAN           | 0    | 1     |
| SPI           | 0    | 2     |
| I2C           | 0    | 2     |
| UART          | 1    | 2     |
| USB           | 0    | 1     |
| MAC           | 0    | 1     |
| MDDR          | 0    | 1     |
| HPDMA         | 0    | 1     |
| PDMA          | 0    | 1     |
+---------------+------+-------+

* These resources are always marked as used when you are using the MSS

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 1            | 0           | 0               |
| Output I/O                    | 10           | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS33     |  3.30v |  N/A |  1    |  10    |  0            |
+--------------+--------+------+-------+--------+---------------+

I/O Placement
+----------+-------+------------+
| Type     | Count | Percentage |
+----------+-------+------------+
| Locked   |  11   | 100.00%    |
| Placed   |  0    | 0.00%      |
| UnPlaced |  0    | 0.00%      |
+----------+-------+------------+

Nets assigned to chip global resources
+--------+---------+---------------------------------------------------------+
| Fanout | Type    | Name                                                    |
+--------+---------+---------------------------------------------------------+
| 340    | INT_NET | Net   : FCCC_0_GL1                                      |
|        |         | Driver: FCCC_0/GL1_INST/U0_RGB1                         |
|        |         | Source: NETLIST                                         |
| 83     | INT_NET | Net   : MSS_RESET_N_M2F_c                               |
|        |         | Driver: hello_regs_MSS_0/MSS_ADLIB_INST_RNIUO3B/U0_RGB1 |
|        |         | Source: NETLIST                                         |
+--------+---------+---------------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+-------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                          |
+--------+---------+-------------------------------------------------------------------------------+
| 258    | INT_NET | Net   : hello_regs_MSS_0/FPGA_RESET_N                                         |
|        |         | Driver: hello_regs_MSS_0/MSS_ADLIB_INST                                       |
| 128    | INT_NET | Net   : CFG0_GND_INST_NET                                                     |
|        |         | Driver: CFG0_GND_INST                                                         |
| 64     | INT_NET | Net   : COREAPBLSRAM_0.PRDATA4                                                |
|        |         | Driver: COREAPBLSRAM_0/PRDATA4_0_a2_0_a2                                      |
| 35     | INT_NET | Net   : WRITE_GEN.mem_0__2_i_0_0_a2[0]                                        |
|        |         | Driver: reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_0__2_i_0_0_a2[0]                |
| 34     | INT_NET | Net   : WRITE_GEN.mem_8__2_i_0_0_a2[2]                                        |
|        |         | Driver: reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_8__2_i_0_0_a2[2]                |
| 33     | INT_NET | Net   : CoreAPB3_0/PRDATA_0_iv_0_0_a2_0_18[3]                                 |
|        |         | Driver: CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_0_18[3]                   |
| 32     | INT_NET | Net   : CoreAPB3_0/g_iaddr_reg.genblk3.iaddr_reg/IADDR_REG_0_sqmuxa           |
|        |         | Driver: CoreAPB3_0/g_iaddr_reg.genblk3.iaddr_reg/IADDR_REG_0_sqmuxa_0_a3_0_a3 |
| 31     | INT_NET | Net   : CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[3]                        |
|        |         | Driver: CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[3]                        |
| 25     | INT_NET | Net   : reg_apb_wrp_0/reg16x8_0/mem_5__2_i_0_0_a2[0]                          |
|        |         | Driver: reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_5__2_i_0_0_a2[0]                |
| 25     | INT_NET | Net   : reg_apb_wrp_0/reg16x8_0/mem_14__2_i_0_0_a2[2]                         |
|        |         | Driver: reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_14__2_i_0_0_a2[2]               |
+--------+---------+-------------------------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+-------------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                          |
+--------+---------+-------------------------------------------------------------------------------+
| 258    | INT_NET | Net   : hello_regs_MSS_0/FPGA_RESET_N                                         |
|        |         | Driver: hello_regs_MSS_0/MSS_ADLIB_INST                                       |
| 128    | INT_NET | Net   : CFG0_GND_INST_NET                                                     |
|        |         | Driver: CFG0_GND_INST                                                         |
| 64     | INT_NET | Net   : COREAPBLSRAM_0.PRDATA4                                                |
|        |         | Driver: COREAPBLSRAM_0/PRDATA4_0_a2_0_a2                                      |
| 35     | INT_NET | Net   : WRITE_GEN.mem_0__2_i_0_0_a2[0]                                        |
|        |         | Driver: reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_0__2_i_0_0_a2[0]                |
| 34     | INT_NET | Net   : WRITE_GEN.mem_8__2_i_0_0_a2[2]                                        |
|        |         | Driver: reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_8__2_i_0_0_a2[2]                |
| 33     | INT_NET | Net   : CoreAPB3_0/PRDATA_0_iv_0_0_a2_0_18[3]                                 |
|        |         | Driver: CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2_0_18[3]                   |
| 32     | INT_NET | Net   : CoreAPB3_0/g_iaddr_reg.genblk3.iaddr_reg/IADDR_REG_0_sqmuxa           |
|        |         | Driver: CoreAPB3_0/g_iaddr_reg.genblk3.iaddr_reg/IADDR_REG_0_sqmuxa_0_a3_0_a3 |
| 31     | INT_NET | Net   : CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[3]                        |
|        |         | Driver: CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0_0_a2[3]                        |
| 25     | INT_NET | Net   : reg_apb_wrp_0/reg16x8_0/mem_5__2_i_0_0_a2[0]                          |
|        |         | Driver: reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_5__2_i_0_0_a2[0]                |
| 25     | INT_NET | Net   : reg_apb_wrp_0/reg16x8_0/mem_14__2_i_0_0_a2[2]                         |
|        |         | Driver: reg_apb_wrp_0/reg16x8_0/WRITE_GEN.mem_14__2_i_0_0_a2[2]               |
+--------+---------+-------------------------------------------------------------------------------+

