#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027043fde6a0 .scope module, "EX" "EX" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_read1";
    .port_info 1 /INPUT 32 "reg_read2";
    .port_info 2 /INPUT 32 "imm";
    .port_info 3 /INPUT 1 "ALUSrc";
    .port_info 4 /INPUT 2 "ALUop";
    .port_info 5 /INPUT 4 "inst_ALU";
    .port_info 6 /OUTPUT 1 "zero";
    .port_info 7 /OUTPUT 32 "ALUresult";
P_0000027043fde830 .param/l "ADD" 0 2 7, C4<0010>;
P_0000027043fde868 .param/l "AND" 0 2 5, C4<0000>;
P_0000027043fde8a0 .param/l "OR" 0 2 6, C4<0001>;
P_0000027043fde8d8 .param/l "SLL" 0 2 10, C4<0100>;
P_0000027043fde910 .param/l "SRL" 0 2 11, C4<0101>;
P_0000027043fde948 .param/l "SUBTRACT" 0 2 8, C4<0110>;
P_0000027043fde980 .param/l "XOR" 0 2 9, C4<0011>;
o0000027044033398 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0000027044031b10 .functor BUFZ 32, o0000027044033398, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o00000270440331e8 .functor BUFZ 1, C4<z>; HiZ drive
v000002704407b8e0_0 .net "ALUSrc", 0 0, o00000270440331e8;  0 drivers
o0000027044033338 .functor BUFZ 2, C4<zz>; HiZ drive
v000002704407c3d0_0 .net "ALUop", 1 0, o0000027044033338;  0 drivers
v000002704407c830_0 .net "ALUresult", 31 0, v0000027043fd6d90_0;  1 drivers
v000002704407c6f0_0 .net "addend1", 31 0, L_0000027044031b10;  1 drivers
v000002704407c510_0 .net "addend2", 31 0, v000002704407b840_0;  1 drivers
o0000027044033248 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002704407c330_0 .net "imm", 31 0, o0000027044033248;  0 drivers
o0000027044033368 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002704407bb10_0 .net "inst_ALU", 3 0, o0000027044033368;  0 drivers
v000002704407be30_0 .var "operation", 3 0;
v000002704407c470_0 .net "reg_read1", 31 0, o0000027044033398;  0 drivers
o0000027044033218 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002704407c5b0_0 .net "reg_read2", 31 0, o0000027044033218;  0 drivers
v000002704407bed0_0 .net "zero", 0 0, L_000002704407bbb0;  1 drivers
E_0000027043fdafd0 .event anyedge, v000002704407c3d0_0, v000002704407bb10_0;
S_0000027043fd69d0 .scope module, "alu" "ALU" 2 74, 3 2 0, S_0000027043fde6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "operation";
    .port_info 1 /INPUT 32 "addend1";
    .port_info 2 /INPUT 32 "addend2";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
P_0000027043fd6b60 .param/l "ADD" 0 3 5, C4<0010>;
P_0000027043fd6b98 .param/l "AND" 0 3 3, C4<0000>;
P_0000027043fd6bd0 .param/l "OR" 0 3 4, C4<0001>;
P_0000027043fd6c08 .param/l "SLL" 0 3 8, C4<0100>;
P_0000027043fd6c40 .param/l "SRL" 0 3 9, C4<0101>;
P_0000027043fd6c78 .param/l "SUBTRACT" 0 3 6, C4<0110>;
P_0000027043fd6cb0 .param/l "XOR" 0 3 7, C4<0011>;
L_000002704407c998 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027043fde9c0_0 .net/2u *"_ivl_0", 31 0, L_000002704407c998;  1 drivers
v0000027043fd6fc0_0 .net "addend1", 31 0, L_0000027044031b10;  alias, 1 drivers
v0000027044029030_0 .net "addend2", 31 0, v000002704407b840_0;  alias, 1 drivers
v0000027043fd6cf0_0 .net "operation", 3 0, v000002704407be30_0;  1 drivers
v0000027043fd6d90_0 .var "result", 31 0;
v0000027044024170_0 .net "zero", 0 0, L_000002704407bbb0;  alias, 1 drivers
E_0000027043fdb0d0 .event anyedge, v0000027043fd6cf0_0, v0000027043fd6fc0_0, v0000027044029030_0;
L_000002704407bbb0 .cmp/eq 32, v0000027043fd6d90_0, L_000002704407c998;
S_0000027044024210 .scope module, "mux" "MUX" 2 25, 4 2 0, S_0000027043fde6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v00000270440243a0_0 .net "control", 0 0, o00000270440331e8;  alias, 0 drivers
v0000027044024440_0 .net "in0", 31 0, o0000027044033218;  alias, 0 drivers
v00000270440244e0_0 .net "in1", 31 0, o0000027044033248;  alias, 0 drivers
v000002704407b840_0 .var "out", 31 0;
E_0000027043fdaed0 .event anyedge, v00000270440243a0_0, v0000027044024440_0, v00000270440244e0_0;
    .scope S_0000027044024210;
T_0 ;
    %wait E_0000027043fdaed0;
    %load/vec4 v00000270440243a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0000027044024440_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v00000270440244e0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v000002704407b840_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000027043fd69d0;
T_1 ;
    %wait E_0000027043fdb0d0;
    %load/vec4 v0000027043fd6cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027043fd6d90_0, 0, 32;
    %jmp T_1.8;
T_1.0 ;
    %load/vec4 v0000027043fd6fc0_0;
    %load/vec4 v0000027044029030_0;
    %and;
    %store/vec4 v0000027043fd6d90_0, 0, 32;
    %jmp T_1.8;
T_1.1 ;
    %load/vec4 v0000027043fd6fc0_0;
    %load/vec4 v0000027044029030_0;
    %or;
    %store/vec4 v0000027043fd6d90_0, 0, 32;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v0000027043fd6fc0_0;
    %load/vec4 v0000027044029030_0;
    %add;
    %store/vec4 v0000027043fd6d90_0, 0, 32;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v0000027043fd6fc0_0;
    %load/vec4 v0000027044029030_0;
    %sub;
    %store/vec4 v0000027043fd6d90_0, 0, 32;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v0000027043fd6fc0_0;
    %load/vec4 v0000027044029030_0;
    %xor;
    %store/vec4 v0000027043fd6d90_0, 0, 32;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0000027043fd6fc0_0;
    %ix/getv 4, v0000027044029030_0;
    %shiftl 4;
    %store/vec4 v0000027043fd6d90_0, 0, 32;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v0000027043fd6fc0_0;
    %ix/getv 4, v0000027044029030_0;
    %shiftr 4;
    %store/vec4 v0000027043fd6d90_0, 0, 32;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000027043fde6a0;
T_2 ;
    %wait E_0000027043fdafd0;
    %load/vec4 v000002704407c3d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %vpi_call 2 61 "$finish" {0 0 0};
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002704407be30_0, 0, 4;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002704407be30_0, 0, 4;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v000002704407bb10_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %vpi_call 2 57 "$finish" {0 0 0};
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002704407be30_0, 0, 4;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002704407be30_0, 0, 4;
    %jmp T_2.13;
T_2.8 ;
    %load/vec4 v000002704407bb10_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.14, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %store/vec4 v000002704407be30_0, 0, 4;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002704407be30_0, 0, 4;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002704407be30_0, 0, 4;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002704407be30_0, 0, 4;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v000002704407bb10_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %vpi_call 2 57 "$finish" {0 0 0};
    %jmp T_2.23;
T_2.16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002704407be30_0, 0, 4;
    %jmp T_2.23;
T_2.17 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002704407be30_0, 0, 4;
    %jmp T_2.23;
T_2.18 ;
    %load/vec4 v000002704407bb10_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.24, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_2.25, 8;
T_2.24 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_2.25, 8;
 ; End of false expr.
    %blend;
T_2.25;
    %store/vec4 v000002704407be30_0, 0, 4;
    %jmp T_2.23;
T_2.19 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002704407be30_0, 0, 4;
    %jmp T_2.23;
T_2.20 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002704407be30_0, 0, 4;
    %jmp T_2.23;
T_2.21 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002704407be30_0, 0, 4;
    %jmp T_2.23;
T_2.23 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ex.v";
    "./alu/alu.v";
    "./../mux/mux.v";
