$date
  Tue Sep 09 10:24:55 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module equation_f3_test_bench $end
$var reg 1 ! input_l $end
$var reg 1 " input_m $end
$var reg 1 # input_n $end
$var reg 1 $ output_f3 $end
$scope module equationf3 $end
$var reg 1 % input_l $end
$var reg 1 & input_m $end
$var reg 1 ' input_n $end
$var reg 1 ( output_f3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
X!
X"
X#
X$
X%
X&
X'
X(
#1000000
0!
0"
0#
0$
0%
0&
0'
0(
#2000000
1!
1%
#3000000
0!
1"
0%
1&
#4000000
1!
1$
1%
1(
#5000000
0!
0"
1#
0%
0&
1'
#6000000
1!
0$
1%
0(
#7000000
0!
1"
0%
1&
#8000000
1!
1$
1%
1(
#9000000
