#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000011467e0 .scope module, "tb_uPowerDatapath" "tb_uPowerDatapath" 2 4;
 .timescale 0 0;
v0000000001190820_0 .var "clk", 0 0;
S_00000000011218e0 .scope module, "tb" "uPowerDatapath" 2 8, 3 12 0, S_00000000011467e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
v000000000118fb00_0 .net "ALUInput", 3 0, v000000000118ab60_0;  1 drivers
v0000000001190140_0 .net "ALUSrc", 0 0, v00000000011894e0_0;  1 drivers
v0000000001190320_0 .net "ALUop", 1 0, v0000000001189e40_0;  1 drivers
v0000000001190aa0_0 .net "Branch", 0 0, v0000000001189800_0;  1 drivers
v000000000118f2e0_0 .net "MemRead", 0 0, v0000000001189d00_0;  1 drivers
v00000000011908c0_0 .net "MemToReg", 0 0, v000000000118aac0_0;  1 drivers
v00000000011903c0_0 .net "MemWrite", 0 0, v000000000118a480_0;  1 drivers
v0000000001190460_0 .var "PC", 31 0;
v000000000118f380_0 .net "PCSrc", 0 0, v0000000001188e00_0;  1 drivers
v000000000118f100_0 .net "RegRead", 0 0, v0000000001189da0_0;  1 drivers
v000000000118f240_0 .net "RegWrite", 0 0, v0000000001189ee0_0;  1 drivers
v0000000001190500_0 .net "aa", 0 0, v000000000113dde0_0;  1 drivers
v0000000001190960_0 .net "bd", 13 0, v000000000113de80_0;  1 drivers
v0000000001190b40_0 .net "bi", 4 0, v000000000113d3e0_0;  1 drivers
v000000000118f420_0 .net "bo", 4 0, v000000000113d840_0;  1 drivers
v000000000118f9c0_0 .net "clock", 0 0, v0000000001190820_0;  1 drivers
v000000000118fd80_0 .net "ds", 63 0, v000000000113d7a0_0;  1 drivers
v00000000011900a0_0 .net "flag", 0 0, v000000000118a5c0_0;  1 drivers
v00000000011905a0_0 .net "instruction", 31 0, v000000000113d2a0_0;  1 drivers
v000000000118fa60_0 .net "li", 23 0, v000000000113d8e0_0;  1 drivers
v000000000118f4c0_0 .net "lk", 0 0, v000000000113d980_0;  1 drivers
v000000000118fba0_0 .net "memory_read_data", 63 0, v000000000118a980_0;  1 drivers
v000000000118fc40_0 .net "oe", 0 0, v000000000113da20_0;  1 drivers
v0000000001190be0_0 .net "po", 5 0, L_000000000118f6a0;  1 drivers
v000000000118fce0_0 .net "rc", 0 0, v000000000113dca0_0;  1 drivers
v000000000118f920_0 .net "rd", 4 0, v0000000001189c60_0;  1 drivers
v0000000001190640_0 .net "rd_content", 63 0, v000000000113d340_0;  1 drivers
v000000000118fe20_0 .net "rs", 4 0, v0000000001189940_0;  1 drivers
v000000000118ef20_0 .net "rs_content", 63 0, v00000000011893a0_0;  1 drivers
v0000000001190d20_0 .net "rt", 4 0, v0000000001189f80_0;  1 drivers
v000000000118fec0_0 .net "rt_content", 63 0, v0000000001189440_0;  1 drivers
v000000000118f560_0 .net "si", 15 0, v00000000011896c0_0;  1 drivers
v00000000011906e0_0 .net "write_data", 63 0, v000000000118ac00_0;  1 drivers
v000000000118f600_0 .net "xods", 1 0, v0000000001189760_0;  1 drivers
v000000000118ff60_0 .net "xox", 9 0, v000000000118aa20_0;  1 drivers
v0000000001190780_0 .net "xoxo", 8 0, v000000000118a8e0_0;  1 drivers
E_0000000001137690 .event posedge, v0000000001189080_0;
S_0000000001121a70 .scope module, "p1" "read_instructions" 3 47, 4 4 0, S_00000000011218e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instruction";
    .port_info 1 /INPUT 32 "program_counter";
v000000000113d2a0_0 .var "instruction", 31 0;
v000000000113d700 .array "instructions", 7 0, 31 0;
v000000000113dd40_0 .net "program_counter", 31 0, v0000000001190460_0;  1 drivers
E_0000000001137890 .event edge, v000000000113dd40_0;
S_0000000001113270 .scope module, "p2" "parse_instruction" 3 48, 5 5 0, S_00000000011218e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "po";
    .port_info 1 /OUTPUT 5 "rs";
    .port_info 2 /OUTPUT 5 "rt";
    .port_info 3 /OUTPUT 5 "rd";
    .port_info 4 /OUTPUT 5 "bo";
    .port_info 5 /OUTPUT 5 "bi";
    .port_info 6 /OUTPUT 1 "aa";
    .port_info 7 /OUTPUT 1 "lk";
    .port_info 8 /OUTPUT 1 "rc";
    .port_info 9 /OUTPUT 1 "oe";
    .port_info 10 /OUTPUT 10 "xox";
    .port_info 11 /OUTPUT 9 "xoxo";
    .port_info 12 /OUTPUT 16 "si";
    .port_info 13 /OUTPUT 14 "bd";
    .port_info 14 /OUTPUT 64 "ds";
    .port_info 15 /OUTPUT 2 "xods";
    .port_info 16 /OUTPUT 24 "li";
    .port_info 17 /INPUT 32 "instruction";
    .port_info 18 /INPUT 32 "p_count";
v000000000113dde0_0 .var "aa", 0 0;
v000000000113de80_0 .var "bd", 13 0;
v000000000113d3e0_0 .var "bi", 4 0;
v000000000113d840_0 .var "bo", 4 0;
v000000000113d7a0_0 .var "ds", 63 0;
v000000000113df20_0 .net "instruction", 31 0, v000000000113d2a0_0;  alias, 1 drivers
v000000000113d8e0_0 .var "li", 23 0;
v000000000113d980_0 .var "lk", 0 0;
v000000000113da20_0 .var "oe", 0 0;
v000000000113db60_0 .net "p_count", 31 0, v0000000001190460_0;  alias, 1 drivers
v000000000113dc00_0 .net "po", 5 0, L_000000000118f6a0;  alias, 1 drivers
v000000000113dca0_0 .var "rc", 0 0;
v0000000001189c60_0 .var "rd", 4 0;
v0000000001189940_0 .var "rs", 4 0;
v0000000001189f80_0 .var "rt", 4 0;
v00000000011896c0_0 .var "si", 15 0;
v0000000001189760_0 .var "xods", 1 0;
v000000000118aa20_0 .var "xox", 9 0;
v000000000118a8e0_0 .var "xoxo", 8 0;
E_0000000001137d10 .event edge, v000000000113d2a0_0;
L_000000000118f6a0 .part v000000000113d2a0_0, 26, 6;
S_000000000110f850 .scope module, "p3" "control_unit" 3 49, 6 14 0, S_00000000011218e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "RegRead";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "MemToReg";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "PCSrc";
    .port_info 8 /OUTPUT 2 "ALUop";
    .port_info 9 /INPUT 6 "po";
v00000000011894e0_0 .var "ALUSrc", 0 0;
v0000000001189e40_0 .var "ALUop", 1 0;
v0000000001189800_0 .var "Branch", 0 0;
v0000000001189d00_0 .var "MemRead", 0 0;
v000000000118aac0_0 .var "MemToReg", 0 0;
v000000000118a480_0 .var "MemWrite", 0 0;
v0000000001188e00_0 .var "PCSrc", 0 0;
v0000000001189da0_0 .var "RegRead", 0 0;
v0000000001189ee0_0 .var "RegWrite", 0 0;
v000000000118a020_0 .net "po", 5 0, L_000000000118f6a0;  alias, 1 drivers
E_0000000001137610 .event edge, v000000000113dc00_0;
S_000000000110f9e0 .scope module, "p4" "ALU_Control" 3 50, 7 5 0, S_00000000011218e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ALUInput";
    .port_info 1 /INPUT 2 "ALUop";
    .port_info 2 /INPUT 10 "xox";
    .port_info 3 /INPUT 9 "xoxo";
    .port_info 4 /INPUT 2 "xods";
v000000000118ab60_0 .var "ALUInput", 3 0;
v00000000011899e0_0 .net "ALUop", 1 0, v0000000001189e40_0;  alias, 1 drivers
v0000000001189620_0 .net "xods", 1 0, v0000000001189760_0;  alias, 1 drivers
v0000000001189580_0 .net "xox", 9 0, v000000000118aa20_0;  alias, 1 drivers
v000000000118a660_0 .net "xoxo", 8 0, v000000000118a8e0_0;  alias, 1 drivers
E_0000000001137fd0 .event edge, v0000000001189760_0, v000000000118a8e0_0, v000000000118aa20_0, v0000000001189e40_0;
S_000000000110c2f0 .scope module, "p5" "ALU64bit" 3 51, 8 5 0, S_00000000011218e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "ALU_result";
    .port_info 1 /OUTPUT 1 "flag";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /INPUT 4 "ALUInput";
    .port_info 4 /INPUT 64 "rs_content";
    .port_info 5 /INPUT 64 "rt_content";
    .port_info 6 /INPUT 64 "ds";
v0000000001189a80_0 .net "ALUInput", 3 0, v000000000118ab60_0;  alias, 1 drivers
v00000000011891c0_0 .net "ALUSrc", 0 0, v00000000011894e0_0;  alias, 1 drivers
v000000000118ac00_0 .var "ALU_result", 63 0;
v0000000001189b20_0 .net "ds", 63 0, v000000000113d7a0_0;  alias, 1 drivers
v000000000118a5c0_0 .var "flag", 0 0;
v000000000118a7a0_0 .net "rs_content", 63 0, v00000000011893a0_0;  alias, 1 drivers
v0000000001189bc0_0 .net "rt_content", 63 0, v0000000001189440_0;  alias, 1 drivers
v0000000001188d60_0 .var/s "signed_rs", 63 0;
v000000000118a0c0_0 .var/s "signed_rt", 63 0;
E_00000000011377d0 .event edge, v000000000118ab60_0, v000000000113d7a0_0, v0000000001189bc0_0, v000000000118a7a0_0;
S_000000000110c480 .scope module, "p6" "read_write_memory" 3 52, 9 3 0, S_00000000011218e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "read_data";
    .port_info 1 /INPUT 64 "address";
    .port_info 2 /INPUT 64 "write_data";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 6 "po";
    .port_info 5 /INPUT 1 "MemWrite";
    .port_info 6 /INPUT 1 "MemRead";
v000000000118a3e0_0 .net "MemRead", 0 0, v0000000001189d00_0;  alias, 1 drivers
v000000000118a840_0 .net "MemWrite", 0 0, v000000000118a480_0;  alias, 1 drivers
v000000000118a160_0 .net "address", 63 0, v000000000118ac00_0;  alias, 1 drivers
v000000000118a520 .array "data_mem", 31 0, 63 0;
v000000000118a700_0 .net "po", 5 0, L_000000000118f6a0;  alias, 1 drivers
v0000000001188ea0_0 .net "rd", 4 0, v0000000001189c60_0;  alias, 1 drivers
v000000000118a980_0 .var "read_data", 63 0;
v000000000118a200_0 .net "write_data", 63 0, v000000000113d340_0;  alias, 1 drivers
E_0000000001137710 .event edge, v000000000118ac00_0;
E_0000000001137a90 .event edge, v000000000118a200_0, v000000000118a480_0, v000000000118ac00_0;
S_000000000118cd30 .scope module, "p7" "read_write_registers" 3 53, 10 4 0, S_00000000011218e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 64 "read_data_1";
    .port_info 1 /OUTPUT 64 "read_data_2";
    .port_info 2 /OUTPUT 64 "read_data_3";
    .port_info 3 /INPUT 64 "read_mem_data";
    .port_info 4 /INPUT 64 "write_data";
    .port_info 5 /INPUT 5 "rs";
    .port_info 6 /INPUT 5 "rt";
    .port_info 7 /INPUT 5 "rd";
    .port_info 8 /INPUT 5 "bo";
    .port_info 9 /INPUT 5 "bi";
    .port_info 10 /INPUT 6 "po";
    .port_info 11 /INPUT 1 "RegRead";
    .port_info 12 /INPUT 1 "RegWrite";
    .port_info 13 /INPUT 1 "MemToReg";
    .port_info 14 /INPUT 1 "clk";
v000000000118a2a0_0 .net "MemToReg", 0 0, v000000000118aac0_0;  alias, 1 drivers
v0000000001188f40_0 .net "RegRead", 0 0, v0000000001189da0_0;  alias, 1 drivers
v0000000001188fe0_0 .net "RegWrite", 0 0, v0000000001189ee0_0;  alias, 1 drivers
v000000000118a340_0 .net "bi", 4 0, v000000000113d3e0_0;  alias, 1 drivers
v0000000001189260_0 .net "bo", 4 0, v000000000113d840_0;  alias, 1 drivers
v0000000001189080_0 .net "clk", 0 0, v0000000001190820_0;  alias, 1 drivers
v0000000001189120_0 .net "po", 5 0, L_000000000118f6a0;  alias, 1 drivers
v0000000001189300_0 .net "rd", 4 0, v0000000001189c60_0;  alias, 1 drivers
v00000000011893a0_0 .var "read_data_1", 63 0;
v0000000001189440_0 .var "read_data_2", 63 0;
v000000000113d340_0 .var "read_data_3", 63 0;
v0000000001190280_0 .net "read_mem_data", 63 0, v000000000118a980_0;  alias, 1 drivers
v00000000011901e0 .array "registers", 0 31, 63 0;
v0000000001190c80_0 .net "rs", 4 0, v0000000001189940_0;  alias, 1 drivers
v000000000118f1a0_0 .net "rt", 4 0, v0000000001189f80_0;  alias, 1 drivers
v000000000118efc0_0 .net "write_data", 63 0, v000000000118ac00_0;  alias, 1 drivers
E_0000000001137110 .event edge, v0000000001189c60_0, v000000000118ac00_0, v000000000118a980_0;
E_0000000001137910 .event edge, v0000000001189c60_0, v0000000001189f80_0, v0000000001189940_0;
    .scope S_0000000001121a70;
T_0 ;
    %vpi_call 4 12 "$readmemb", "instructions.mem", v000000000113d700, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000111 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000000001121a70;
T_1 ;
    %wait E_0000000001137890;
    %ix/getv 4, v000000000113dd40_0;
    %load/vec4a v000000000113d700, 4;
    %store/vec4 v000000000113d2a0_0, 0, 32;
    %vpi_call 4 17 "$display", "Instruction : %32b \012 PC : %32b\012", v000000000113d2a0_0, v000000000113dd40_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000001113270;
T_2 ;
    %wait E_0000000001137d10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000001189940_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000001189f80_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000001189c60_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000113d840_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000000000113d3e0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000113dde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000113d980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000113dca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000113da20_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000000000118aa20_0, 0, 10;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000000000118a8e0_0, 0, 9;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000011896c0_0, 0, 16;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v000000000113de80_0, 0, 14;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000000000113d7a0_0, 0, 64;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001189760_0, 0, 2;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000000000113d8e0_0, 0, 24;
    %load/vec4 v000000000113dc00_0;
    %pushi/vec4 31, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000113df20_0;
    %parti/s 9, 1, 2;
    %pushi/vec4 266, 0, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000113df20_0;
    %parti/s 9, 1, 2;
    %pushi/vec4 40, 0, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000000000113df20_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0000000001189c60_0, 0, 5;
    %load/vec4 v000000000113df20_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000001189940_0, 0, 5;
    %load/vec4 v000000000113df20_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000000001189f80_0, 0, 5;
    %load/vec4 v000000000113df20_0;
    %parti/s 1, 10, 5;
    %store/vec4 v000000000113da20_0, 0, 1;
    %load/vec4 v000000000113df20_0;
    %parti/s 9, 1, 2;
    %store/vec4 v000000000118a8e0_0, 0, 9;
    %load/vec4 v000000000113df20_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000000000113dca0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000113dc00_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v000000000113df20_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0000000001189c60_0, 0, 5;
    %load/vec4 v000000000113df20_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000001189940_0, 0, 5;
    %load/vec4 v000000000113df20_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000000001189f80_0, 0, 5;
    %load/vec4 v000000000113df20_0;
    %parti/s 10, 1, 2;
    %store/vec4 v000000000118aa20_0, 0, 10;
    %load/vec4 v000000000113df20_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000000000113dca0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000000000113dc00_0;
    %cmpi/e 19, 0, 6;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v000000000113df20_0;
    %parti/s 5, 21, 6;
    %store/vec4 v000000000113d840_0, 0, 5;
    %load/vec4 v000000000113df20_0;
    %parti/s 5, 16, 6;
    %store/vec4 v000000000113d3e0_0, 0, 5;
    %load/vec4 v000000000113df20_0;
    %parti/s 14, 2, 3;
    %store/vec4 v000000000113de80_0, 0, 14;
    %load/vec4 v000000000113df20_0;
    %parti/s 1, 1, 2;
    %store/vec4 v000000000113dde0_0, 0, 1;
    %load/vec4 v000000000113df20_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000000000113d980_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000000000113dc00_0;
    %cmpi/e 18, 0, 6;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v000000000113df20_0;
    %parti/s 24, 2, 3;
    %store/vec4 v000000000113d8e0_0, 0, 24;
    %load/vec4 v000000000113df20_0;
    %parti/s 1, 1, 2;
    %store/vec4 v000000000113dde0_0, 0, 1;
    %load/vec4 v000000000113df20_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000000000113d980_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000000000113df20_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0000000001189c60_0, 0, 5;
    %load/vec4 v000000000113df20_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000001189940_0, 0, 5;
    %load/vec4 v000000000113df20_0;
    %parti/s 14, 2, 3;
    %pad/s 64;
    %store/vec4 v000000000113d7a0_0, 0, 64;
    %load/vec4 v000000000113df20_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0000000001189760_0, 0, 2;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000000000110f850;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000118a480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011894e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001188e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000118aac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001189e40_0, 0, 2;
    %end;
    .thread T_3;
    .scope S_000000000110f850;
T_4 ;
    %wait E_0000000001137610;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000118a480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011894e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001188e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000118aac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001189e40_0, 0, 2;
    %load/vec4 v000000000118a020_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000118a480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001189ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001189da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011894e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001188e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000118aac0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000001189e40_0, 0, 2;
T_4.0 ;
    %load/vec4 v000000000118a020_0;
    %pushi/vec4 58, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000118a020_0;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000000000118a020_0;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000000000118a020_0;
    %pushi/vec4 42, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000000000118a020_0;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001189d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000118a480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001189ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001189da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011894e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001188e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000118aac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001189e40_0, 0, 2;
T_4.2 ;
    %load/vec4 v000000000118a020_0;
    %pushi/vec4 38, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000118a020_0;
    %pushi/vec4 44, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000000000118a020_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000000000118a020_0;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v000000000118a020_0;
    %pushi/vec4 62, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000118a480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001189da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011894e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001188e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000118aac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001189e40_0, 0, 2;
T_4.4 ;
    %load/vec4 v000000000118a020_0;
    %cmpi/e 19, 0, 6;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000118a480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001189da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001189800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011894e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001188e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000118aac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000001189e40_0, 0, 2;
T_4.6 ;
    %load/vec4 v000000000118a020_0;
    %cmpi/e 18, 0, 6;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000118a480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001189da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001189800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011894e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001188e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000118aac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000001189e40_0, 0, 2;
T_4.8 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000110f9e0;
T_5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000118ab60_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_000000000110f9e0;
T_6 ;
    %wait E_0000000001137fd0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000118ab60_0, 0, 4;
    %load/vec4 v00000000011899e0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000118ab60_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000011899e0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000118ab60_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000000011899e0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v000000000118a660_0;
    %cmpi/e 266, 0, 9;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000118ab60_0, 0, 4;
T_6.6 ;
    %load/vec4 v000000000118a660_0;
    %cmpi/e 40, 0, 9;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000118ab60_0, 0, 4;
T_6.8 ;
    %load/vec4 v0000000001189580_0;
    %cmpi/e 28, 0, 10;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000118ab60_0, 0, 4;
T_6.10 ;
    %load/vec4 v0000000001189580_0;
    %cmpi/e 444, 0, 10;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000000000118ab60_0, 0, 4;
T_6.12 ;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000110c2f0;
T_7 ;
    %wait E_00000000011377d0;
    %load/vec4 v000000000118a7a0_0;
    %store/vec4 v0000000001188d60_0, 0, 64;
    %load/vec4 v00000000011891c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000000001189b20_0;
    %store/vec4 v000000000118a0c0_0, 0, 64;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000001189bc0_0;
    %store/vec4 v000000000118a0c0_0, 0, 64;
T_7.1 ;
    %load/vec4 v0000000001189a80_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.2 ;
    %load/vec4 v0000000001188d60_0;
    %load/vec4 v000000000118a0c0_0;
    %add;
    %store/vec4 v000000000118ac00_0, 0, 64;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v0000000001188d60_0;
    %load/vec4 v000000000118a0c0_0;
    %sub;
    %store/vec4 v000000000118ac00_0, 0, 64;
    %load/vec4 v000000000118ac00_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_7.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000118a5c0_0, 0, 1;
    %jmp T_7.10;
T_7.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000118a5c0_0, 0, 1;
T_7.10 ;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v000000000118a7a0_0;
    %load/vec4 v0000000001189bc0_0;
    %and;
    %store/vec4 v000000000118ac00_0, 0, 64;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v000000000118a7a0_0;
    %load/vec4 v0000000001189bc0_0;
    %or;
    %store/vec4 v000000000118ac00_0, 0, 64;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v000000000118a7a0_0;
    %load/vec4 v0000000001189bc0_0;
    %or;
    %inv;
    %store/vec4 v000000000118ac00_0, 0, 64;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0000000001188d60_0;
    %load/vec4 v000000000118a0c0_0;
    %cmp/s;
    %jmp/0xz  T_7.11, 5;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v000000000118ac00_0, 0, 64;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000000000118ac00_0, 0, 64;
T_7.12 ;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000110c2f0;
T_8 ;
    %vpi_call 8 177 "$monitor", "RS : %64b\012, RT/DS : %64b\012Flag : %1b\012 Result : %64b\012", v0000000001188d60_0, v000000000118a0c0_0, v000000000118a5c0_0, v000000000118ac00_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000000000110c480;
T_9 ;
    %wait E_0000000001137a90;
    %load/vec4 v000000000118a840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %vpi_call 9 17 "$readmemb", "data.mem", v000000000118a520, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %load/vec4 v000000000118a700_0;
    %cmpi/e 38, 0, 6;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 0, 0, 56;
    %load/vec4 v000000000118a200_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000000000118a160_0;
    %store/vec4a v000000000118a520, 4, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000000000118a700_0;
    %cmpi/e 44, 0, 6;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v000000000118a200_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000000000118a160_0;
    %store/vec4a v000000000118a520, 4, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v000000000118a700_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000118a200_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000000000118a160_0;
    %store/vec4a v000000000118a520, 4, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v000000000118a200_0;
    %ix/getv 4, v000000000118a160_0;
    %store/vec4a v000000000118a520, 4, 0;
T_9.7 ;
T_9.5 ;
T_9.3 ;
    %vpi_call 9 34 "$writememb", "data.mem", v000000000118a520 {0 0 0};
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000110c480;
T_10 ;
    %wait E_0000000001137710;
    %vpi_call 9 40 "$readmemb", "data.mem", v000000000118a520, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %load/vec4 v000000000118a3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %ix/getv 4, v000000000118a160_0;
    %load/vec4a v000000000118a520, 4;
    %store/vec4 v000000000118a980_0, 0, 64;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000000000118cd30;
T_11 ;
    %wait E_0000000001137910;
    %load/vec4 v0000000001188f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 10 21 "$readmemb", "registers.mem", v00000000011901e0 {0 0 0};
    %load/vec4 v0000000001189120_0;
    %cmpi/e 19, 0, 6;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0000000001189260_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000011901e0, 4;
    %store/vec4 v00000000011893a0_0, 0, 64;
    %load/vec4 v000000000118a340_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000011901e0, 4;
    %store/vec4 v0000000001189440_0, 0, 64;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000000001189120_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0000000001190c80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000011901e0, 4;
    %store/vec4 v00000000011893a0_0, 0, 64;
    %load/vec4 v000000000118f1a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000011901e0, 4;
    %store/vec4 v0000000001189440_0, 0, 64;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0000000001190c80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000011901e0, 4;
    %store/vec4 v00000000011893a0_0, 0, 64;
    %load/vec4 v0000000001189300_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000011901e0, 4;
    %store/vec4 v000000000113d340_0, 0, 64;
T_11.5 ;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000000000118cd30;
T_12 ;
    %wait E_0000000001137110;
    %load/vec4 v0000000001188fe0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %vpi_call 10 40 "$readmemb", "registers.mem", v00000000011901e0 {0 0 0};
    %load/vec4 v000000000118a2a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0000000001189120_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 0, 0, 56;
    %load/vec4 v000000000118efc0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001189300_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000011901e0, 4, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0000000001189120_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_12.6, 4;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v000000000118efc0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001189300_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000011901e0, 4, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0000000001189120_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_12.8, 4;
    %load/vec4 v000000000118efc0_0;
    %parti/s 1, 15, 5;
    %replicate 48;
    %load/vec4 v000000000118efc0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001189300_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000011901e0, 4, 0;
    %jmp T_12.9;
T_12.8 ;
    %load/vec4 v0000000001189120_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_12.10, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000118efc0_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001189300_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000011901e0, 4, 0;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v000000000118efc0_0;
    %load/vec4 v0000000001189300_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000011901e0, 4, 0;
T_12.11 ;
T_12.9 ;
T_12.7 ;
T_12.5 ;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0000000001189120_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_12.12, 4;
    %pushi/vec4 0, 0, 56;
    %load/vec4 v0000000001190280_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001189300_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000011901e0, 4, 0;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0000000001189120_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_12.14, 4;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0000000001190280_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001189300_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000011901e0, 4, 0;
    %jmp T_12.15;
T_12.14 ;
    %load/vec4 v0000000001189120_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_12.16, 4;
    %load/vec4 v0000000001190280_0;
    %parti/s 1, 15, 5;
    %replicate 48;
    %load/vec4 v0000000001190280_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001189300_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000011901e0, 4, 0;
    %jmp T_12.17;
T_12.16 ;
    %load/vec4 v0000000001189120_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_12.18, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000001190280_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001189300_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000011901e0, 4, 0;
    %jmp T_12.19;
T_12.18 ;
    %load/vec4 v0000000001190280_0;
    %load/vec4 v0000000001189300_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000011901e0, 4, 0;
T_12.19 ;
T_12.17 ;
T_12.15 ;
T_12.13 ;
T_12.3 ;
    %vpi_call 10 77 "$writememb", "registers.mem", v00000000011901e0 {0 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000000011218e0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001190460_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_00000000011218e0;
T_14 ;
    %wait E_0000000001137690;
    %load/vec4 v00000000011900a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001190aa0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000001190500_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000001190be0_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000000001190460_0;
    %addi 1, 0, 32;
    %load/vec4 v0000000001190960_0;
    %pad/u 32;
    %add;
    %store/vec4 v0000000001190460_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000011900a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001190aa0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000001190500_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000001190be0_0;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000000001190960_0;
    %pad/s 32;
    %store/vec4 v0000000001190460_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000000001190aa0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001190500_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000001190be0_0;
    %pushi/vec4 18, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v000000000118fa60_0;
    %pad/s 32;
    %store/vec4 v0000000001190460_0, 0, 32;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0000000001190aa0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001190500_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000001190be0_0;
    %pushi/vec4 18, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0000000001190460_0;
    %addi 1, 0, 32;
    %load/vec4 v000000000118fa60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0000000001190460_0, 0, 32;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0000000001190460_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001190460_0, 0, 32;
T_14.7 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000000011467e0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001190820_0, 0, 1;
    %delay 829, 0;
    %vpi_call 2 13 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_00000000011467e0;
T_16 ;
    %vpi_call 2 18 "$dumpfile", "upowerdatapath.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000011467e0 {0 0 0};
    %end;
    .thread T_16;
    .scope S_00000000011467e0;
T_17 ;
    %delay 10, 0;
    %load/vec4 v0000000001190820_0;
    %inv;
    %store/vec4 v0000000001190820_0, 0, 1;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "uPowerDatapath_tb.v";
    "./uPowerDatapath.v";
    "./Instruction_read.v";
    "./parse_instruction.v";
    "./uPower_Control_Unit.v";
    "./uPowerALUControl.v";
    "./ALU64Bit.v";
    "./Memory_read_write.v";
    "./Register_read_write.v";
