# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../architecture.srcs/sources_1/new/uart/c_uart_tx.vhd" \
"../../../../architecture.srcs/sim_1/new/c_uart_tx_tb.vhd" \

# Do not sort compile order
nosort
