

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo'
================================================================
* Date:           Fri Nov 15 11:03:04 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.33 ns|  3.375 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     4419|  8305203|  23.571 us|  44.300 ms|  4419|  8305203|       no|
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+-----------+-----+------+---------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max    | min |  max |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+-----------+-----+------+---------+
        |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120  |MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2  |       67|     3843|  0.357 us|  20.499 us|   67|  3843|       no|
        |grp_reg_unsigned_short_s_fu_145                               |reg_unsigned_short_s                               |        1|        1|  5.334 ns|   5.334 ns|    1|     1|      yes|
        |grp_reg_unsigned_short_s_fu_151                               |reg_unsigned_short_s                               |        1|        1|  5.334 ns|   5.334 ns|    1|     1|      yes|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+-----------+-----+------+---------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_617_1  |     4416|  8305200|  69 ~ 3845|          -|          -|  64 ~ 2160|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      61|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      69|     220|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      76|    -|
|Register         |        -|     -|      56|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     125|     357|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+
    |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120  |MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2  |        0|   0|  19|  192|    0|
    |grp_reg_unsigned_short_s_fu_145                               |reg_unsigned_short_s                               |        0|   0|  25|   14|    0|
    |grp_reg_unsigned_short_s_fu_151                               |reg_unsigned_short_s                               |        0|   0|  25|   14|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                         |                                                   |        0|   0|  69|  220|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                   Variable Name                                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_176_p2                                                                     |         +|   0|  0|  19|          12|           1|
    |sub_fu_162_p2                                                                     |         +|   0|  0|  19|          12|           2|
    |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_m_axis_video_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln617_fu_171_p2                                                              |      icmp|   0|  0|  19|          12|          12|
    |ap_block_state1                                                                   |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                             |          |   0|  0|  61|          38|          17|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |Height_blk_n                |   9|          2|    1|          2|
    |WidthOut_blk_n              |   9|          2|    1|          2|
    |ap_NS_fsm                   |  31|          6|    1|          6|
    |ap_done                     |   9|          2|    1|          2|
    |i_fu_84                     |   9|          2|   12|         24|
    |stream_out_vresampled_read  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  76|         16|   17|         38|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |   5|   0|    5|          0|
    |ap_done_reg                                                                |   1|   0|    1|          0|
    |cols_reg_204                                                               |  12|   0|   12|          0|
    |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_84                                                                    |  12|   0|   12|          0|
    |rows_reg_199                                                               |  12|   0|   12|          0|
    |sof_reg_106                                                                |   1|   0|    1|          0|
    |sub_reg_209                                                                |  12|   0|   12|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      |  56|   0|   56|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|stream_out_vresampled_dout            |   in|   24|     ap_fifo|    stream_out_vresampled|       pointer|
|stream_out_vresampled_num_data_valid  |   in|    5|     ap_fifo|    stream_out_vresampled|       pointer|
|stream_out_vresampled_fifo_cap        |   in|    5|     ap_fifo|    stream_out_vresampled|       pointer|
|stream_out_vresampled_empty_n         |   in|    1|     ap_fifo|    stream_out_vresampled|       pointer|
|stream_out_vresampled_read            |  out|    1|     ap_fifo|    stream_out_vresampled|       pointer|
|m_axis_video_TDATA                    |  out|   24|        axis|    m_axis_video_V_data_V|       pointer|
|m_axis_video_TVALID                   |  out|    1|        axis|    m_axis_video_V_dest_V|       pointer|
|m_axis_video_TREADY                   |   in|    1|        axis|    m_axis_video_V_dest_V|       pointer|
|m_axis_video_TDEST                    |  out|    1|        axis|    m_axis_video_V_dest_V|       pointer|
|m_axis_video_TKEEP                    |  out|    3|        axis|    m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB                    |  out|    3|        axis|    m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER                    |  out|    1|        axis|    m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST                    |  out|    1|        axis|    m_axis_video_V_last_V|       pointer|
|m_axis_video_TID                      |  out|    1|        axis|      m_axis_video_V_id_V|       pointer|
|Height_dout                           |   in|   12|     ap_fifo|                   Height|       pointer|
|Height_num_data_valid                 |   in|    2|     ap_fifo|                   Height|       pointer|
|Height_fifo_cap                       |   in|    2|     ap_fifo|                   Height|       pointer|
|Height_empty_n                        |   in|    1|     ap_fifo|                   Height|       pointer|
|Height_read                           |  out|    1|     ap_fifo|                   Height|       pointer|
|WidthOut_dout                         |   in|   12|     ap_fifo|                 WidthOut|       pointer|
|WidthOut_num_data_valid               |   in|    2|     ap_fifo|                 WidthOut|       pointer|
|WidthOut_fifo_cap                     |   in|    2|     ap_fifo|                 WidthOut|       pointer|
|WidthOut_empty_n                      |   in|    1|     ap_fifo|                 WidthOut|       pointer|
|WidthOut_read                         |  out|    1|     ap_fifo|                 WidthOut|       pointer|
|p_read                                |   in|    8|     ap_none|                   p_read|        scalar|
+--------------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%Height_read = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %Height"   --->   Operation 7 'read' 'Height_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (1.83ns)   --->   "%WidthOut_read = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %WidthOut"   --->   Operation 8 'read' 'WidthOut_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%rows = call i12 @reg<unsigned short>, i12 %Height_read" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:577]   --->   Operation 9 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%cols = call i12 @reg<unsigned short>, i12 %WidthOut_read" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:578]   --->   Operation 10 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln617 = store i12 0, i12 %i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:617]   --->   Operation 11 'store' 'store_ln617' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %Height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.83ns)   --->   "%p_read_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 13 'read' 'p_read_9' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %WidthOut, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_19"   --->   Operation 15 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_vresampled, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_video_V_dest_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_user_V, i3 %m_axis_video_V_strb_V, i3 %m_axis_video_V_keep_V, i24 %m_axis_video_V_data_V, void @empty_34, i32 1, i32 1, void @empty_35, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "%rows = call i12 @reg<unsigned short>, i12 %Height_read" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:577]   --->   Operation 18 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "%cols = call i12 @reg<unsigned short>, i12 %WidthOut_read" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:578]   --->   Operation 19 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (0.80ns)   --->   "%sub = add i12 %cols, i12 4095" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:578]   --->   Operation 20 'add' 'sub' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.42ns)   --->   "%br_ln617 = br void %VITIS_LOOP_619_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:617]   --->   Operation 21 'br' 'br_ln617' <Predicate = true> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.04>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%sof = phi i1 0, void %VITIS_LOOP_619_2.split, i1 1, void %for.body.lr.ph"   --->   Operation 22 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_1 = load i12 %i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:617]   --->   Operation 23 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.80ns)   --->   "%icmp_ln617 = icmp_eq  i12 %i_1, i12 %rows" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:617]   --->   Operation 24 'icmp' 'icmp_ln617' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 2160, i64 0"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.80ns)   --->   "%i_2 = add i12 %i_1, i12 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:617]   --->   Operation 26 'add' 'i_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln617 = br i1 %icmp_ln617, void %VITIS_LOOP_619_2.split, void %for.end92" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:617]   --->   Operation 27 'br' 'br_ln617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 28 'wait' 'empty' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (1.23ns)   --->   "%call_ln578 = call void @MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2, i1 %sof, i12 %cols, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i8 %p_read_9, i12 %sub, i24 %stream_out_vresampled" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:578]   --->   Operation 29 'call' 'call_ln578' <Predicate = (!icmp_ln617)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln617 = store i12 %i_2, i12 %i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:617]   --->   Operation 30 'store' 'store_ln617' <Predicate = (!icmp_ln617)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 3.37>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln617 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:617]   --->   Operation 31 'specloopname' 'specloopname_ln617' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/2] (3.37ns)   --->   "%call_ln578 = call void @MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2, i1 %sof, i12 %cols, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i8 %p_read_9, i12 %sub, i24 %stream_out_vresampled" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:578]   --->   Operation 32 'call' 'call_ln578' <Predicate = true> <Delay = 3.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln617 = br void %VITIS_LOOP_619_2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:617]   --->   Operation 33 'br' 'br_ln617' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_out_vresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ WidthOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 011110]
Height_read             (read               ) [ 000000]
WidthOut_read           (read               ) [ 000000]
store_ln617             (store              ) [ 000000]
specinterface_ln0       (specinterface      ) [ 000000]
p_read_9                (read               ) [ 000110]
specinterface_ln0       (specinterface      ) [ 000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000000]
specinterface_ln0       (specinterface      ) [ 000000]
specinterface_ln0       (specinterface      ) [ 000000]
rows                    (call               ) [ 000110]
cols                    (call               ) [ 000110]
sub                     (add                ) [ 000110]
br_ln617                (br                 ) [ 001110]
sof                     (phi                ) [ 000110]
i_1                     (load               ) [ 000000]
icmp_ln617              (icmp               ) [ 000110]
speclooptripcount_ln0   (speclooptripcount  ) [ 000000]
i_2                     (add                ) [ 000000]
br_ln617                (br                 ) [ 000000]
empty                   (wait               ) [ 000000]
store_ln617             (store              ) [ 000000]
specloopname_ln617      (specloopname       ) [ 000000]
call_ln578              (call               ) [ 000000]
br_ln617                (br                 ) [ 001110]
ret_ln0                 (ret                ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_out_vresampled">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_vresampled"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Height">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Height"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="WidthOut">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WidthOut"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg<unsigned short>"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="Height_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="12" slack="0"/>
<pin id="90" dir="0" index="1" bw="12" slack="0"/>
<pin id="91" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Height_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="WidthOut_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="12" slack="0"/>
<pin id="96" dir="0" index="1" bw="12" slack="0"/>
<pin id="97" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="WidthOut_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_read_9_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="sof_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="sof_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="1" slack="1"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="12" slack="1"/>
<pin id="124" dir="0" index="3" bw="24" slack="0"/>
<pin id="125" dir="0" index="4" bw="3" slack="0"/>
<pin id="126" dir="0" index="5" bw="3" slack="0"/>
<pin id="127" dir="0" index="6" bw="1" slack="0"/>
<pin id="128" dir="0" index="7" bw="1" slack="0"/>
<pin id="129" dir="0" index="8" bw="1" slack="0"/>
<pin id="130" dir="0" index="9" bw="1" slack="0"/>
<pin id="131" dir="0" index="10" bw="8" slack="1"/>
<pin id="132" dir="0" index="11" bw="12" slack="1"/>
<pin id="133" dir="0" index="12" bw="24" slack="0"/>
<pin id="134" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln578/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_reg_unsigned_short_s_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="12" slack="0"/>
<pin id="147" dir="0" index="1" bw="12" slack="0"/>
<pin id="148" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="rows/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_reg_unsigned_short_s_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="12" slack="0"/>
<pin id="153" dir="0" index="1" bw="12" slack="0"/>
<pin id="154" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln617_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="12" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln617/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sub_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_1_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="12" slack="2"/>
<pin id="170" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln617_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="12" slack="0"/>
<pin id="173" dir="0" index="1" bw="12" slack="1"/>
<pin id="174" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln617/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln617_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="12" slack="0"/>
<pin id="184" dir="0" index="1" bw="12" slack="2"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln617/3 "/>
</bind>
</comp>

<comp id="187" class="1005" name="i_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="12" slack="0"/>
<pin id="189" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="194" class="1005" name="p_read_9_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="1"/>
<pin id="196" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_9 "/>
</bind>
</comp>

<comp id="199" class="1005" name="rows_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="12" slack="1"/>
<pin id="201" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="rows "/>
</bind>
</comp>

<comp id="204" class="1005" name="cols_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="12" slack="1"/>
<pin id="206" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="cols "/>
</bind>
</comp>

<comp id="209" class="1005" name="sub_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="12" slack="1"/>
<pin id="211" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="62" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="64" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="106" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="106" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="119"><net_src comp="111" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="135"><net_src comp="78" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="136"><net_src comp="111" pin="4"/><net_sink comp="120" pin=1"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="120" pin=4"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="120" pin=5"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="120" pin=6"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="120" pin=7"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="120" pin=8"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="120" pin=9"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="120" pin=12"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="88" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="94" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="151" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="60" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="168" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="74" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="84" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="193"><net_src comp="187" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="197"><net_src comp="100" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="120" pin=10"/></net>

<net id="202"><net_src comp="145" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="207"><net_src comp="151" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="212"><net_src comp="162" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="120" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {3 4 }
	Port: m_axis_video_V_keep_V | {3 4 }
	Port: m_axis_video_V_strb_V | {3 4 }
	Port: m_axis_video_V_user_V | {3 4 }
	Port: m_axis_video_V_last_V | {3 4 }
	Port: m_axis_video_V_id_V | {3 4 }
	Port: m_axis_video_V_dest_V | {3 4 }
 - Input state : 
	Port: MultiPixStream2AXIvideo : stream_out_vresampled | {3 4 }
	Port: MultiPixStream2AXIvideo : m_axis_video_V_data_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_keep_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_strb_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_user_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_last_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_id_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_dest_V | {}
	Port: MultiPixStream2AXIvideo : Height | {1 }
	Port: MultiPixStream2AXIvideo : WidthOut | {1 }
	Port: MultiPixStream2AXIvideo : p_read | {2 }
  - Chain level:
	State 1
		store_ln617 : 1
	State 2
		sub : 1
	State 3
		icmp_ln617 : 1
		i_2 : 1
		br_ln617 : 2
		call_ln578 : 1
		store_ln617 : 2
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|
| Operation|                        Functional Unit                       |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|
|          | grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_120 |    81   |    57   |
|   call   |                grp_reg_unsigned_short_s_fu_145               |    12   |    0    |
|          |                grp_reg_unsigned_short_s_fu_151               |    12   |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|    add   |                          sub_fu_162                          |    0    |    19   |
|          |                          i_2_fu_176                          |    0    |    19   |
|----------|--------------------------------------------------------------|---------|---------|
|   icmp   |                       icmp_ln617_fu_171                      |    0    |    19   |
|----------|--------------------------------------------------------------|---------|---------|
|          |                    Height_read_read_fu_88                    |    0    |    0    |
|   read   |                   WidthOut_read_read_fu_94                   |    0    |    0    |
|          |                     p_read_9_read_fu_100                     |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|   Total  |                                                              |   105   |   114   |
|----------|--------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|  cols_reg_204  |   12   |
|    i_reg_187   |   12   |
|p_read_9_reg_194|    8   |
|  rows_reg_199  |   12   |
|   sof_reg_106  |    1   |
|   sub_reg_209  |   12   |
+----------------+--------+
|      Total     |   57   |
+----------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| sof_reg_106 |  p0  |   3  |   1  |    3   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |    3   ||  0.476  ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   105  |   114  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   57   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   162  |   123  |
+-----------+--------+--------+--------+
