-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/amc_model_w16a16/amc_cnn_16w16a_src_ReLU_block.vhd
-- Created: 2023-07-03 13:16:46
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_16w16a_src_ReLU_block
-- Source Path: amc_model_w16a16/DUT HDL/Conv Layer 2/ReLU
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.amc_cnn_16w16a_src_DUT_HDL_pkg.ALL;

ENTITY amc_cnn_16w16a_src_ReLU_block IS
  PORT( in_rsvd                           :   IN    vector_of_std_logic_vector16(0 TO 15);  -- sfix16_En4 [16]
        out_rsvd                          :   OUT   vector_of_std_logic_vector16(0 TO 15)  -- int16 [16]
        );
END amc_cnn_16w16a_src_ReLU_block;


ARCHITECTURE rtl OF amc_cnn_16w16a_src_ReLU_block IS

  -- Signals
  SIGNAL in_signed                        : vector_of_signed16(0 TO 15);  -- sfix16_En4 [16]
  SIGNAL out_tmp                          : vector_of_signed16(0 TO 15);  -- int16 [16]

BEGIN
  outputgen1: FOR k1 IN 0 TO 15 GENERATE
    in_signed(k1) <= signed(in_rsvd(k1));
  END GENERATE;

  ReLU_output : PROCESS (in_signed)
    VARIABLE hfi : vector_of_signed16(0 TO 15);
    VARIABLE ex : signed(15 DOWNTO 0);
    VARIABLE relu1 : vector_of_signed16(0 TO 15);
  BEGIN
    ex := to_signed(16#0000#, 16);
    -- Perform the ReLU activation function. 
    --     relu = max(cast(0,'like',in),in);
    --     clip = fi(relu,1,2,1);
    --     out  = relu;
    --     clip = fi(relu,1,2,1);

    FOR k IN 0 TO 15 LOOP
      hfi(k) := (resize(in_signed(k)(15 DOWNTO 4), 16)) + ('0' & in_signed(k)(3));
      IF to_signed(16#0000#, 16) < hfi(k) THEN 
        ex := hfi(k);
      ELSE 
        ex := to_signed(16#0000#, 16);
      END IF;
      relu1(k) := ex;
      out_tmp(k) <= relu1(k);
    END LOOP;

  END PROCESS ReLU_output;


  outputgen: FOR k1 IN 0 TO 15 GENERATE
    out_rsvd(k1) <= std_logic_vector(out_tmp(k1));
  END GENERATE;

END rtl;

