# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../assignment_1.srcs/sources_1/new/assignment1.v" \
"../../../../assignment_1.srcs/sources_1/new/full_sub_32.v" \
"../../../../assignment_1.srcs/sim_1/new/sub_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
