@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado_HLS/2016.1/msys/bin/g++.exe"
   Compiling apatb_fir.cpp
   Compiling (apcc) fir.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'c:/Xilinx/Vivado_HLS/2016.1/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'venkate' on host 'xhdvenkate30' (Windows NT_amd64 version 6.1) on Fri Apr 29 12:37:01 +0530 2016
INFO: [HLS 200-10] In directory 'C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) fir_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'c:/Xilinx/Vivado_HLS/2016.1/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'venkate' on host 'xhdvenkate30' (Windows NT_amd64 version 6.1) on Fri Apr 29 12:37:04 +0530 2016
INFO: [HLS 200-10] In directory 'C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
Comparing against output data 
*******************************************
PASS: The output matches the golden output!
*******************************************

C:\training\hls\labs\hlx_flow\KC705\fir\fir_prj\solution1\sim\verilog>call xelab xil_defaultlib.apatb_fir_top -prj fir.prj --lib "ieee_proposed=./ieee_proposed" -s fir  
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fir_top -prj fir.prj --lib ieee_proposed=./ieee_proposed -s fir 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/sim/verilog/AESL_axi_slave_fir_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_fir_io
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/sim/verilog/fir.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/sim/verilog/fir.autotb.v:120]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/sim/verilog/fir.autotb.v:121]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n_n, assumed default net type wire [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/sim/verilog/fir.autotb.v:126]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/sim/verilog/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/sim/verilog/fir_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_c_rom
INFO: [VRFC 10-311] analyzing module fir_c
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/sim/verilog/fir_fir_io_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_fir_io_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/sim/verilog/fir_shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_shift_reg_ram
INFO: [VRFC 10-311] analyzing module fir_shift_reg
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir_shift_reg_ram
Compiling module xil_defaultlib.fir_shift_reg(DataWidth=32,Addre...
Compiling module xil_defaultlib.fir_c_rom
Compiling module xil_defaultlib.fir_c(DataWidth=7,AddressRange=1...
Compiling module xil_defaultlib.fir_fir_io_s_axi(C_S_AXI_ADDR_WI...
Compiling module xil_defaultlib.fir_default
Compiling module xil_defaultlib.AESL_axi_slave_fir_io
Compiling module xil_defaultlib.apatb_fir_top
Built simulation snapshot fir

****** xsim v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -autoloadwcfg -tclbatch {fir.tcl}
Vivado Simulator 2016.1
Time resolution is 1 ps
source fir.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 601 [0.00%] @ "125000"
// RTL Simulation : 601 / 601 [0.00%] @ "498965000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 499005 ns : File "C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/sim/verilog/fir.autotb.v" Line 273
## quit
INFO: [Common 17-206] Exiting xsim at Fri Apr 29 12:37:21 2016...
Comparing against output data 
*******************************************
PASS: The output matches the golden output!
*******************************************
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
