==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.4
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Setting target device to 'xc7k325tffg900-2'
@I [HLS-10] Analyzing design file 'pulse_cir_avg.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-401] Performing if-conversion on hyperblock from (pulse_cir_avg.cpp:238:32) to (pulse_cir_avg.cpp:258:9) in function 'pulse_cir_avg'... converting 5 basic blocks.
@W [ANALYSIS-52] Setting false inter dependency for variable 'pfetch_data.V'.
@I [HLS-111] Elapsed time: 1.9239 seconds; current memory usage: 88.2 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'pulse_cir_avg' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'pulse_cir_avg' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'pulse_cir_avg'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 74.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.048438 seconds; current memory usage: 90.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'pulse_cir_avg' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.036831 seconds; current memory usage: 91.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'pulse_cir_avg' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'pulse_cir_avg/i_data_V_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'pulse_cir_avg/i_data_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'pulse_cir_avg/o_data_V_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'pulse_cir_avg/o_data_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'pulse_cir_avg/threshold_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'pulse_cir_avg/seq_len_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'pulse_cir_avg/avg_size_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'pulse_cir_avg' to 'ap_ctrl_none'.
@W [RTGEN-101] Register 'currentState' is power-on initialization.
@W [RTGEN-101] Register 'seq_len_reg_V' is power-on initialization.
@W [RTGEN-101] Register 'avg_size_reg_V' is power-on initialization.
@W [RTGEN-101] Register 'data_in_valid_V' is power-on initialization.
@W [RTGEN-101] Register 'wr_cnt_V' is power-on initialization.
@W [RTGEN-101] Register 'data_in_reg_V' is power-on initialization.
@W [RTGEN-101] Register 'blk_cnt_V' is power-on initialization.
@W [RTGEN-101] Register 'out_sample_cnt_V' is power-on initialization.
@W [RTGEN-101] Register 'rd_cnt_V' is power-on initialization.
@W [RTGEN-101] Port 'pulse_cir_avg/threshold_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
@I [RTGEN-100] Generating core module 'pulse_cir_avg_udiv_65ns_32ns_65_69': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'pulse_cir_avg'.
@I [HLS-111] Elapsed time: 0.13904 seconds; current memory usage: 94.2 MB.
@I [RTMG-282] Generating pipelined core: 'pulse_cir_avg_udiv_65ns_32ns_65_69_div'
@I [RTMG-285] Implementing FIFO 'FIFO_pulse_cir_avg_out_fifo_V_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_pulse_cir_avg_data_fifo_V_V' using Block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'pulse_cir_avg'.
@I [WVHDL-304] Generating RTL VHDL for 'pulse_cir_avg'.
@I [WVLOG-307] Generating RTL Verilog for 'pulse_cir_avg'.
@I [HLS-112] Total elapsed time: 9.611 seconds; peak memory usage: 94.2 MB.
