

================================================================
== Vivado HLS Report for 'mp2_add'
================================================================
* Date:           Tue Dec 15 15:56:12 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sikehls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.763|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.44>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%b_1_V_read_1 = call i448 @_ssdm_op_Read.ap_auto.i448(i448 %b_1_V_read)" [sikehls/fpx.cpp:135]   --->   Operation 3 'read' 'b_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%b_0_V_read_1 = call i448 @_ssdm_op_Read.ap_auto.i448(i448 %b_0_V_read)" [sikehls/fpx.cpp:135]   --->   Operation 4 'read' 'b_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%a_1_V_read_1 = call i448 @_ssdm_op_Read.ap_auto.i448(i448 %a_1_V_read)" [sikehls/fpx.cpp:135]   --->   Operation 5 'read' 'a_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_0_V_read_1 = call i448 @_ssdm_op_Read.ap_auto.i448(i448 %a_0_V_read)" [sikehls/fpx.cpp:135]   --->   Operation 6 'read' 'a_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (3.44ns)   --->   "%add_ln209 = add i448 %b_0_V_read_1, %a_0_V_read_1" [sikehls/fpx.cpp:135]   --->   Operation 7 'add' 'add_ln209' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [2/2] (3.44ns)   --->   "%add_ln209_1 = add i448 %b_1_V_read_1, %a_1_V_read_1" [sikehls/fpx.cpp:136]   --->   Operation 8 'add' 'add_ln209_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.76>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%c_V_addr = getelementptr [2 x i448]* %c_V, i64 0, i64 0" [sikehls/fpx.cpp:135]   --->   Operation 9 'getelementptr' 'c_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%c_V_addr_1 = getelementptr [2 x i448]* %c_V, i64 0, i64 1" [sikehls/fpx.cpp:136]   --->   Operation 10 'getelementptr' 'c_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/2] (3.44ns)   --->   "%add_ln209 = add i448 %b_0_V_read_1, %a_0_V_read_1" [sikehls/fpx.cpp:135]   --->   Operation 11 'add' 'add_ln209' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (2.32ns)   --->   "store i448 %add_ln209, i448* %c_V_addr, align 8" [sikehls/fpx.cpp:135]   --->   Operation 12 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 13 [1/2] (3.44ns)   --->   "%add_ln209_1 = add i448 %b_1_V_read_1, %a_1_V_read_1" [sikehls/fpx.cpp:136]   --->   Operation 13 'add' 'add_ln209_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (2.32ns)   --->   "store i448 %add_ln209_1, i448* %c_V_addr_1, align 8" [sikehls/fpx.cpp:136]   --->   Operation 14 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [sikehls/fpx.cpp:137]   --->   Operation 15 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_1_V_read_1 (read         ) [ 001]
b_0_V_read_1 (read         ) [ 001]
a_1_V_read_1 (read         ) [ 001]
a_0_V_read_1 (read         ) [ 001]
c_V_addr     (getelementptr) [ 000]
c_V_addr_1   (getelementptr) [ 000]
add_ln209    (add          ) [ 000]
store_ln135  (store        ) [ 000]
add_ln209_1  (add          ) [ 000]
store_ln136  (store        ) [ 000]
ret_ln137    (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_0_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_1_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i448"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="b_1_V_read_1_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="448" slack="0"/>
<pin id="18" dir="0" index="1" bw="448" slack="0"/>
<pin id="19" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="b_0_V_read_1_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="448" slack="0"/>
<pin id="24" dir="0" index="1" bw="448" slack="0"/>
<pin id="25" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="a_1_V_read_1_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="448" slack="0"/>
<pin id="30" dir="0" index="1" bw="448" slack="0"/>
<pin id="31" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="a_0_V_read_1_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="448" slack="0"/>
<pin id="36" dir="0" index="1" bw="448" slack="0"/>
<pin id="37" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="c_V_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="448" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="1" slack="0"/>
<pin id="44" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_V_addr/2 "/>
</bind>
</comp>

<comp id="48" class="1004" name="c_V_addr_1_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="448" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_V_addr_1/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="448" slack="0"/>
<pin id="59" dir="0" index="2" bw="0" slack="0"/>
<pin id="62" dir="0" index="4" bw="1" slack="0"/>
<pin id="63" dir="0" index="5" bw="448" slack="2147483647"/>
<pin id="64" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="448" slack="2147483647"/>
<pin id="65" dir="1" index="7" bw="448" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/2 store_ln136/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="448" slack="0"/>
<pin id="69" dir="0" index="1" bw="448" slack="0"/>
<pin id="70" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="448" slack="0"/>
<pin id="76" dir="0" index="1" bw="448" slack="0"/>
<pin id="77" dir="1" index="2" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_1/1 "/>
</bind>
</comp>

<comp id="81" class="1005" name="b_1_V_read_1_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="448" slack="1"/>
<pin id="83" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="b_1_V_read_1 "/>
</bind>
</comp>

<comp id="86" class="1005" name="b_0_V_read_1_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="448" slack="1"/>
<pin id="88" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="b_0_V_read_1 "/>
</bind>
</comp>

<comp id="91" class="1005" name="a_1_V_read_1_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="448" slack="1"/>
<pin id="93" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="a_1_V_read_1 "/>
</bind>
</comp>

<comp id="96" class="1005" name="a_0_V_read_1_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="448" slack="1"/>
<pin id="98" dir="1" index="1" bw="448" slack="1"/>
</pin_list>
<bind>
<opset="a_0_V_read_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="20"><net_src comp="10" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="6" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="26"><net_src comp="10" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="4" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="10" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="12" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="47"><net_src comp="12" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="61"><net_src comp="40" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="48" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="71"><net_src comp="67" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="72"><net_src comp="22" pin="2"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="34" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="78"><net_src comp="74" pin="2"/><net_sink comp="56" pin=4"/></net>

<net id="79"><net_src comp="16" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="28" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="16" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="89"><net_src comp="22" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="94"><net_src comp="28" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="99"><net_src comp="34" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="67" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_V | {2 }
 - Input state : 
	Port: mp2_add : a_0_V_read | {1 }
	Port: mp2_add : a_1_V_read | {1 }
	Port: mp2_add : b_0_V_read | {1 }
	Port: mp2_add : b_1_V_read | {1 }
  - Chain level:
	State 1
	State 2
		store_ln135 : 1
		store_ln136 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |        grp_fu_67        |   580   |   132   |
|          |        grp_fu_74        |   580   |   132   |
|----------|-------------------------|---------|---------|
|          | b_1_V_read_1_read_fu_16 |    0    |    0    |
|   read   | b_0_V_read_1_read_fu_22 |    0    |    0    |
|          | a_1_V_read_1_read_fu_28 |    0    |    0    |
|          | a_0_V_read_1_read_fu_34 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |   1160  |   264   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|a_0_V_read_1_reg_96|   448  |
|a_1_V_read_1_reg_91|   448  |
|b_0_V_read_1_reg_86|   448  |
|b_1_V_read_1_reg_81|   448  |
+-------------------+--------+
|       Total       |  1792  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_67 |  p0  |   2  |  448 |   896  ||    9    |
| grp_fu_67 |  p1  |   2  |  448 |   896  ||    9    |
| grp_fu_74 |  p0  |   2  |  448 |   896  ||    9    |
| grp_fu_74 |  p1  |   2  |  448 |   896  ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |  3584  ||  7.076  ||    36   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  1160  |   264  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |  1792  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |  2952  |   300  |
+-----------+--------+--------+--------+
