==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@W [HLS-40] Cannot find library '/opt/Xilinx/Vivado_HLS/2016.4/common/technology/xilinx/Defense-grade Kintex UltraScale FPGAs/Defense-grade Kintex UltraScale FPGAs.lib'.
@W [HLS-40] Cannot find library 'xilinx/Defense-grade Kintex UltraScale FPGAs/Defense-grade Kintex UltraScale FPGAs'.
@I [HLS-10] Setting target device to 'xqku115-rlf1924-2-i'
@W [HLS-40] Skipped source file 'time_benchmark.sh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
@W [HLS-40] Skipped source file 'run-all.pl'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
@W [HLS-40] Skipped source file 'polybench.spec'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
@I [HLS-10] Analyzing design file '../../../utilities/polybench.c' ... 
@W [HLS-40] Skipped source file 'polybench.R'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
@W [HLS-40] Skipped source file 'papi_counters.list'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
@W [HLS-40] Skipped source file 'makefile-gen.pl'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
@W [HLS-40] Skipped source file 'header-gen.pl'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
@W [HLS-40] Skipped source file 'create_cpped_version.pl'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
@W [HLS-40] Skipped source file 'clean.pl'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
@W [HLS-40] Skipped source file 'benchmark_list'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
@I [HLS-10] Analyzing design file '2mm.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 329.336 ; gain = 12.586 ; free physical = 296 ; free virtual = 11031
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 329.336 ; gain = 12.586 ; free physical = 294 ; free virtual = 11030
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 329.352 ; gain = 12.602 ; free physical = 294 ; free virtual = 11031
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 329.352 ; gain = 12.602 ; free physical = 294 ; free virtual = 11031
@I [XFORM-501] Unrolling loop 'kernel_2mm_label0' (2mm.c:95) in function 'kernel_2mm' completely.
@I [XFORM-501] Unrolling loop 'kernel_2mm_label4' (2mm.c:102) in function 'kernel_2mm' completely.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 457.332 ; gain = 140.582 ; free physical = 270 ; free virtual = 11007
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 457.332 ; gain = 140.582 ; free physical = 247 ; free virtual = 10973
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'kernel_2mm' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'kernel_2mm' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 23.14 seconds; current allocated memory: 104.411 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 6.18 seconds; current allocated memory: 113.270 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'kernel_2mm' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'kernel_2mm/indata' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'kernel_2mm' to 'ap_ctrl_hs'.
@I [SYN-210] Renamed object name 'kernel_2mm_mul_32s_32s_32_3' to 'kernel_2mm_mul_32bkb' due to the length limit 20
@I [RTGEN-100] Generating core module 'kernel_2mm_mul_32bkb': 84 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'kernel_2mm'.
@I [HLS-111]  Elapsed time: 6.79 seconds; current allocated memory: 130.798 MB.
@I [RTMG-282] Generating pipelined core: 'kernel_2mm_mul_32bkb_Mul3S_0'
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 521.332 ; gain = 204.582 ; free physical = 128 ; free virtual = 10903
@I [SYSC-301] Generating SystemC RTL for kernel_2mm.
@I [VHDL-304] Generating VHDL RTL for kernel_2mm.
@I [VLOG-307] Generating Verilog RTL for kernel_2mm.
@I [HLS-112] Total elapsed time: 53.57 seconds; peak allocated memory: 130.798 MB.
