Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Aug 16 20:24:32 2025
| Host         : resi08 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_methodology -file DMA_LED_wrapper_methodology_drc_routed.rpt -pb DMA_LED_wrapper_methodology_drc_routed.pb -rpx DMA_LED_wrapper_methodology_drc_routed.rpx
| Design       : DMA_LED_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 2          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on LED0[0] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on LED1[0] relative to the rising and/or falling clock edge(s) of clk_pl_0.
Related violations: <none>


