<annotationInfo>
<item  id="5" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="38" name="trunc_ln203" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln203_fu_986_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="6" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_fu_1073_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="7" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="trunc_ln1118" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln1118_fu_990_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="8" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="shl_ln_fu_1078_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="9" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_s" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="shl_ln1118_s_fu_1495_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="10" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_fu_1502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="11" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln_fu_1507_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="12" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="mul_ln1118_fu_119_p2" latency="0" BRAM="-1" DSP="1" FF="0" LUT="6" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="13" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_s" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_s_reg_1841" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="14" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="trunc_ln1118_1" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln1118_1_fu_994_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="15" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_20" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="shl_ln1118_20_fu_1095_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="16" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_21" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_21_fu_1102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="17" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_22" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_22_fu_1108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="18" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_32" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_32_reg_1846" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="19" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_21" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="shl_ln1118_21_fu_1124_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="20" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_5" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_5_fu_1131_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="21" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_23" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_23_fu_1135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="22" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_33" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_33_reg_1851" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="23" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_24" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_24_fu_1151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="24" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_34" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_34_reg_1856" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="25" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_3" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="mul_ln1118_3_fu_118_p2" latency="0" BRAM="-1" DSP="1" FF="0" LUT="6" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="26" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_35" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_35_reg_1861" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="27" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_25" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_25_fu_1517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="28" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_36" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_36_fu_1522_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="29" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_26" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_26_fu_1532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="30" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_37" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_37_fu_1537_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="31" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_27" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_27_fu_1177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="32" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_38" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_38_reg_1868" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="33" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_28" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_28_fu_1193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="34" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_39" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_39_reg_1873" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="35" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="38" name="tmp_1" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="tmp_1_reg_1790" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="36" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_6" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_6_fu_1209_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="37" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_4" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="mul_ln1118_4_fu_114_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="6" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="38" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_40" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_40_reg_1878" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="39" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_5" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="mul_ln1118_5_fu_116_p2" latency="0" BRAM="-1" DSP="1" FF="0" LUT="6" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="40" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_41" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_41_reg_1883" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="41" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="tmp_s" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="tmp_s_reg_1797" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="42" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_22" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="shl_ln1118_22_fu_1235_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="43" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_23" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="shl_ln1118_23_fu_1242_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="44" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_7" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_7_fu_1249_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="45" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln1118_fu_1253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="46" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_42" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_42_reg_1889" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="47" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="tmp_3" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="tmp_3_reg_1802" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="48" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_24" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="shl_ln1118_24_fu_1269_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="49" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_25" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="shl_ln1118_25_fu_1276_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="50" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_29" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_29_fu_1283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="51" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_43" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_43_reg_1894" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="52" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_30" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_30_fu_1299_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="53" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_44" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_44_reg_1899" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="54" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_31" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_31_fu_1315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="55" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_32" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_32_fu_1321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="56" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_45" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_45_reg_1904" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="57" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_33" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_33_fu_1337_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="58" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_46" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_46_reg_1909" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="59" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_6" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="mul_ln1118_6_fu_115_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="6" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="60" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_47" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_47_reg_1914" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="61" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_34" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_34_fu_1363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="62" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_48" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_48_reg_1919" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="63" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="38" name="tmp_2" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="tmp_2_reg_1807" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="64" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_8" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_8_fu_1038_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="65" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="tmp_4" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="tmp_4_reg_1819" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="66" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_26" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="shl_ln1118_26_fu_1379_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="67" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_35" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_35_fu_1386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="68" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_49" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_49_reg_1924" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="69" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_36" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_36_fu_1402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="70" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_50" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_50_reg_1929" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="71" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_7" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="mul_ln1118_7_fu_111_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="6" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="72" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_51" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_51_reg_1824" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="73" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118_8" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="mul_ln1118_8_fu_96_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="6" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="74" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_52" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_52_reg_1934" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="75" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_27" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="shl_ln1118_27_fu_1427_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="76" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_37" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sub_ln1118_37_fu_1434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="77" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_53" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_53_reg_1939" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="78" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="tmp_5" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="tmp_5_reg_1829" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="79" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_28" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="shl_ln1118_28_fu_1450_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="80" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_29" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="shl_ln1118_29_fu_1457_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="81" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_9" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="sext_ln1118_9_fu_1464_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="82" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_4" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln1118_4_fu_1468_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="83" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="trunc_ln708_54" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="trunc_ln708_54_reg_1944" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="84" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_1_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_1_V_fu_1547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="85" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_fu_1552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="86" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_2_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_2_V_fu_1557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="87" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_32" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_32_fu_1562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="88" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_3_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_3_V_fu_1567_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="89" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_34" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_34_fu_1572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="90" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_4_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_4_V_fu_1577_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="91" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_36" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_36_fu_1582_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="92" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_37" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_37_fu_1484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="93" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_5_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_5_V_fu_1586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="94" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_6_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_6_V_fu_1591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="95" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_40" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_40_fu_1596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="96" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_8_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_8_V_fu_1601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="97" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_9_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_9_V_fu_1606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="98" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_43" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_43_fu_1610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="99" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_44" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_44_fu_1489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="100" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_10_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_10_V_fu_1614_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="101" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_46" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_46_fu_1619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="102" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_11_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_11_V_fu_1624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="103" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_48" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_48_fu_1629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="104" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_13_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_13_V_fu_1634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="105" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_14_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_14_V_fu_1639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="106" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_16_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_16_V_fu_1645_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="107" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_52" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_52_fu_1651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="108" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_17_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_17_V_fu_1656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="109" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_18_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_18_V_fu_1661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="110" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_55" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="add_ln703_55_fu_1667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="111" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_19_V" contextFuncName="dense_latency&lt;ap_fixed&lt;16, 8, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config2&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.1" rtlName="acc_19_V_fu_1672_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="34" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_1_fu_174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="35" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_s" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_s_fu_180_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="36" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_fu_190_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="37" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_fu_198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="38" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_fu_202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="39" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_80" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_80_fu_208_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="40" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_fu_216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="41" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_81" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_81_fu_222_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="42" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_1_fu_230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="43" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_fu_236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="44" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_fu_240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="45" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_82" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_82_fu_246_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="46" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_fu_254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="47" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_fu_260_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="48" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_1_fu_266_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="49" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_fu_276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="50" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_fu_282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="51" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_fu_288_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="52" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_1_fu_296_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="53" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_fu_304_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="54" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_2_fu_312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="55" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_17_fu_318_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="56" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_83" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_83_fu_328_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="57" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_18_fu_336_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="58" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_18_fu_340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="59" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_84" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_84_fu_346_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="60" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_18_fu_354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="61" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_85" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_85_fu_360_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="62" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_2_fu_368_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="63" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_18_fu_374_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="64" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_18_fu_378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="65" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_86" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_86_fu_384_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="66" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_18_fu_392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="67" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_18_fu_398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="68" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_2_fu_404_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="69" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_18_fu_414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="70" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_18_fu_420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="71" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_18_fu_426_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="72" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_2_fu_434_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="73" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_18_fu_442_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="74" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_3_fu_450_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="75" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_18_fu_456_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="76" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_87" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_87_fu_466_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="77" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_19_fu_474_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="78" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_19_fu_478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="79" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_88" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_88_fu_484_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="80" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_19_fu_492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="81" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_89" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_89_fu_498_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="82" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_3_fu_506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="83" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_19_fu_512_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="84" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_19_fu_516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="85" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_90" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_90_fu_522_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="86" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_19_fu_530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="87" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_19_fu_536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="88" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_3_fu_542_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="89" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_19_fu_552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="90" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_19_fu_558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="91" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_19_fu_564_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="92" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_3_fu_572_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="93" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_19_fu_580_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="94" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_4_fu_588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="95" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_19_fu_594_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="96" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_91" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_91_fu_604_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="97" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_20_fu_612_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="98" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_20_fu_616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="99" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_92" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_92_fu_622_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="100" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_20_fu_630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="101" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_93" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_93_fu_636_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="102" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_4_fu_644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="103" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_20_fu_650_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="104" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_20_fu_654_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="105" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_94" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_94_fu_660_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="106" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_20_fu_668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="107" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_20_fu_674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="108" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_4_fu_680_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="109" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_20_fu_690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="110" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_20_fu_696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="111" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_20_fu_702_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="112" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_4_fu_710_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="113" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_20_fu_718_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="114" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_5_fu_726_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="115" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_20_fu_732_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="116" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_95" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_95_fu_742_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="117" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_21_fu_750_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="118" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_21_fu_754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="119" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_96" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_96_fu_760_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="120" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_21_fu_768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="121" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_97" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_97_fu_774_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="122" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_5_fu_782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="123" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_21_fu_788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="124" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_21_fu_792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="125" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_98" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_98_fu_798_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="126" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_21_fu_806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="127" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_21_fu_812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="128" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_5_fu_818_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="129" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_21_fu_828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="130" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_21_fu_834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="131" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_21_fu_840_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="132" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_5_fu_848_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="133" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_21_fu_856_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="134" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_6_fu_864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="135" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_21_fu_870_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="136" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_99" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_99_fu_880_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="137" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_22_fu_888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="138" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_22_fu_892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="139" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_100" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_100_fu_898_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="140" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_22_fu_906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="141" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_101" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_101_fu_912_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="142" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_6_fu_920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="143" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_22_fu_926_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="144" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_22_fu_930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="145" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_102" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_102_fu_936_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="146" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_22_fu_944_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="147" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_22_fu_950_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="148" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_6_fu_956_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="149" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_22_fu_966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="150" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_22_fu_972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="151" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_22_fu_978_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="152" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_6_fu_986_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="153" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_22_fu_994_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="154" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_8_fu_1002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="155" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_22_fu_1008_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="156" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_103" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_103_fu_1018_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="157" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_23_fu_1026_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="158" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_23_fu_1030_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="159" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_104" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_104_fu_1036_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="160" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_23_fu_1044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="161" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_105" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_105_fu_1050_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="162" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_8_fu_1058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="163" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_23_fu_1064_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="164" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_23_fu_1068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="165" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_106" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_106_fu_1074_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="166" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_23_fu_1082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="167" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_23_fu_1088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="168" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_8_fu_1094_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="169" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_23_fu_1104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="170" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_23_fu_1110_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="171" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_23_fu_1116_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="172" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_8_fu_1124_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="173" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_23_fu_1132_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="174" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_9_fu_1140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="175" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_23_fu_1146_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="176" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_107" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_107_fu_1156_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="177" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_24_fu_1164_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="178" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_24_fu_1168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="179" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_108" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_108_fu_1174_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="180" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_24_fu_1182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="181" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_109" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_109_fu_1188_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="182" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_9_fu_1196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="183" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_24_fu_1202_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="184" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_24_fu_1206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="185" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_110" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_110_fu_1212_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="186" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_24_fu_1220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="187" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_24_fu_1226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="188" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_9_fu_1232_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="189" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_24_fu_1242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="190" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_24_fu_1248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="191" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_24_fu_1254_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="192" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_9_fu_1262_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="193" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_24_fu_1270_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="194" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_10_fu_1278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="195" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_24_fu_1284_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="196" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_111" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_111_fu_1294_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="197" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_25_fu_1302_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="198" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_25_fu_1306_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="199" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_112" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_112_fu_1312_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="200" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_25_fu_1320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="201" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_113" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_113_fu_1326_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="202" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_10_fu_1334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="203" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_25_fu_1340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="204" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_25_fu_1344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="205" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_114" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_114_fu_1350_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="206" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_25_fu_1358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="207" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_25_fu_1364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="208" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_s" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_s_fu_1370_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="209" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_25_fu_1380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="210" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_25_fu_1386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="211" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_25_fu_1392_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="212" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_10_fu_1400_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="213" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_25_fu_1408_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="214" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_11_fu_1416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="215" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_25_fu_1422_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="216" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_115" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_115_fu_1432_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="217" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_26_fu_1440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="218" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_26_fu_1444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="219" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_116" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_116_fu_1450_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="220" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_26_fu_1458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="221" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_117" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_117_fu_1464_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="222" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_11_fu_1472_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="223" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_26_fu_1478_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="224" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_26_fu_1482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="225" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_118" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_118_fu_1488_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="226" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_26_fu_1496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="227" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_26_fu_1502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="228" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_7_fu_1508_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="229" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_26_fu_1518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="230" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_26_fu_1524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="231" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_26_fu_1530_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="232" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_11_fu_1538_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="233" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_26_fu_1546_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="234" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_13_fu_1554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="235" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_26_fu_1560_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="236" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_119" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_119_fu_1570_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="237" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_27_fu_1578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="238" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_27_fu_1582_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="239" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_120" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_120_fu_1588_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="240" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_27_fu_1596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="241" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_121" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_121_fu_1602_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="242" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_13_fu_1610_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="243" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_27_fu_1616_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="244" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_27_fu_1620_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="245" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_122" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_122_fu_1626_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="246" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_27_fu_1634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="247" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_27_fu_1640_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="248" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_10_fu_1646_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="249" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_27_fu_1656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="250" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_27_fu_1662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="251" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_27_fu_1668_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="252" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_13_fu_1676_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="253" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_27_fu_1684_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="254" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_14_fu_1692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="255" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_27_fu_1698_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="256" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_123" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_123_fu_1708_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="257" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_28_fu_1716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="258" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_28_fu_1720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="259" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_124" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_124_fu_1726_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="260" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_28_fu_1734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="261" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_125" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_125_fu_1740_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="262" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_14_fu_1748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="263" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_28_fu_1754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="264" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_28_fu_1758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="265" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_126" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_126_fu_1764_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="266" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_28_fu_1772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="267" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_28_fu_1778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="268" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_11_fu_1784_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="269" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_28_fu_1794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="270" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_28_fu_1800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="271" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_28_fu_1806_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="272" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_14_fu_1814_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="273" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_28_fu_1822_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="274" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_16_fu_1830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="275" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_28_fu_1836_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="276" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_127" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_127_fu_1846_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="277" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_29" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_29_fu_1854_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="278" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_29" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_29_fu_1858_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="279" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_128" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_128_fu_1864_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="280" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_29" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_29_fu_1872_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="281" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_129" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_129_fu_1878_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="282" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_16_fu_1886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="283" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_29" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_29_fu_1892_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="284" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_29" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_29_fu_1896_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="285" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_130" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_130_fu_1902_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="286" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_29" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_29_fu_1910_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="287" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_29" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_29_fu_1916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="288" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_12_fu_1922_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="289" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_29" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_29_fu_1932_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="290" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_29" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_29_fu_1938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="291" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_29" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_29_fu_1944_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="292" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_16_fu_1952_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="293" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_29" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_29_fu_1960_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="294" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_17_fu_1968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="295" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_29" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_29_fu_1974_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="296" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_131" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_131_fu_1984_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="297" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_30" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_30_fu_1992_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="298" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_30" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_30_fu_1996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="299" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_132" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_132_fu_2002_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="300" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_30" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_30_fu_2010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="301" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_133" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_133_fu_2016_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="302" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_17_fu_2024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="303" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_30" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_30_fu_2030_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="304" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_30" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_30_fu_2034_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="305" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_134" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_134_fu_2040_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="306" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_30" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_30_fu_2048_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="307" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_30" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_30_fu_2054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="308" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_13_fu_2060_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="309" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_30" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_30_fu_2070_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="310" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_30" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_30_fu_2076_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="311" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_30" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_30_fu_2082_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="312" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_17_fu_2090_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="313" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_30" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_30_fu_2098_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="314" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_fu_2106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="315" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_30" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_30_fu_2112_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="316" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_135" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_135_fu_2122_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="317" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_31" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_31_fu_2130_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="318" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_31" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_31_fu_2134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="319" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_136" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_136_fu_2140_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="320" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_31" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_31_fu_2148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="321" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_137" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_137_fu_2154_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="322" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_fu_2162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="323" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_31" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_31_fu_2168_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="324" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_31" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_31_fu_2172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="325" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_138" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_138_fu_2178_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="326" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_31" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_31_fu_2186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="327" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_31" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_31_fu_2192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="328" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_14_fu_2198_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="329" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_31" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_31_fu_2208_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="330" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_31" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_31_fu_2214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="331" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_31" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_31_fu_2220_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="332" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_fu_2228_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="333" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_31" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_31_fu_2236_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="334" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln1494_18_fu_2244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="335" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_31" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln708_31_fu_2250_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="336" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_139" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_139_fu_2260_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="337" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_32" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="trunc_ln718_32_fu_2268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="338" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_32" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln718_32_fu_2272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="339" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_140" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_140_fu_2278_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="340" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_32" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="or_ln412_32_fu_2286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="341" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_141" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_141_fu_2292_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="342" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln415_18_fu_2300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="343" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_32" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="zext_ln415_32_fu_2306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="344" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_32" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="add_ln415_32_fu_2310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="345" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_142" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="tmp_142_fu_2316_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="346" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_32" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="xor_ln416_32_fu_2324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="347" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_32" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="and_ln416_32_fu_2330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="348" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_16_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="p_Result_16_15_fu_2336_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="349" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_32" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln879_32_fu_2346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="350" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_32" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="icmp_ln768_32_fu_2352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="351" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_32" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln777_32_fu_2358_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="352" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln340_18_fu_2366_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="353" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_32" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config4&gt;" rtlName="select_ln1494_32_fu_2374_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="35" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_fu_1156_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="36" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_23_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_23_V_fu_266_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="37" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_40" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_40_fu_274_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="38" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_20_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_20_V_fu_1159_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="39" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_fu_1166_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="40" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_31_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_31_V_fu_2972_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="41" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_41" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_41_fu_2979_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="42" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_16" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_16_fu_1170_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="43" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_21" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_21_fu_278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="44" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_25_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_25_V_fu_1173_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="45" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_12" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_12_fu_1180_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="46" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_22" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_22_fu_1184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="47" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_s" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_s_fu_1189_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="48" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_34_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_34_V_fu_1197_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="49" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_17" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_17_fu_1201_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="50" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_23" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_23_fu_2983_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="51" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_6" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_6_fu_2988_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="52" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_37_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_37_V_fu_2996_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="53" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_18" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_18_fu_3000_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="54" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_42" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_42_fu_1205_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="55" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_43" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_43_fu_1208_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="56" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_26" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_26_fu_1211_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="57" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_44" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_44_fu_1218_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="58" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_4" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_4_fu_1222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="59" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_42_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_42_V_fu_1228_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="60" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_19" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_19_fu_1236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="61" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_24" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_24_fu_1240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="62" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_45_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_45_V_fu_1246_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="63" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_13" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_13_fu_3004_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="64" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_14" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_14_fu_1254_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="65" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_50_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_50_V_fu_1258_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="66" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_20" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_20_fu_3007_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="67" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_45" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_45_fu_1265_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="68" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_25" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_25_fu_1269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="69" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_7" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_7_fu_3010_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="70" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_51_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_51_V_fu_3017_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="71" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_21" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_21_fu_3021_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="72" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_28" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_28_fu_284_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="73" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_46" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_46_fu_292_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="74" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_47" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_47_fu_1275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="75" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_26" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_26_fu_1278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="76" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_8" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_8_fu_1284_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="77" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_52_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_52_V_fu_1292_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="78" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_22" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_22_fu_1296_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="79" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_27" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_27_fu_1300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="80" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_9" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_9_fu_1306_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="81" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_54_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_54_V_fu_1314_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="82" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_23" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_23_fu_1318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="83" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_28" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_28_fu_296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="84" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_56_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_56_V_fu_1322_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="85" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_15" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_15_fu_1329_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="86" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_48" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_48_fu_1333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="87" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_49" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_49_fu_302_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="88" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_29" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_29_fu_306_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="89" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_50" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_50_fu_314_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="90" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_29" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_29_fu_1336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="91" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_fu_1341_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="92" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_30" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_30_fu_1345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="93" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_61_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_61_V_fu_3025_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="94" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_fu_3032_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="95" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_75_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_75_V_fu_1351_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="96" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_51" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_51_fu_1358_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="97" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_s" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_s_fu_1362_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="98" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_52" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_52_fu_1369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="99" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_31" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_31_fu_1373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="100" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_10" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_10_fu_3036_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="101" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_62_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_62_V_fu_3043_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="102" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_24" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_24_fu_3047_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="103" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_25" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_25_fu_3051_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="104" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_fu_318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="105" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_63_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_63_V_fu_1379_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="106" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_26" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_26_fu_1386_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="107" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_fu_324_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="108" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_73_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_73_V_fu_1390_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="109" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_17" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_17_fu_1397_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="110" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_27" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_27_fu_3055_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="111" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_28" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_28_fu_3058_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="112" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_53" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_53_fu_1401_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="113" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_31" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_31_fu_1404_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="114" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_54" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_54_fu_1411_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="115" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_91_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_91_V_fu_1415_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="116" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_55" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_55_fu_1422_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="117" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_56" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_56_fu_1426_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="118" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_32" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_32_fu_1430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="119" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_11" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_11_fu_3061_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="120" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_81_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_81_V_fu_3068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="121" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_29" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_29_fu_3072_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="122" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_30" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_30_fu_3076_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="123" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_89_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_89_V_fu_1436_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="124" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_31" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_31_fu_1443_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="125" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="tmp_12" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_12_fu_1447_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="126" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_57" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_57_fu_1454_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="127" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_42" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_42_fu_1458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="128" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_95_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_95_V_fu_3080_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="129" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_18" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_18_fu_3087_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="130" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_33" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_33_fu_1464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="131" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_98_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_98_V_fu_1470_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="132" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_19" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_19_fu_1478_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="133" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_58" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_58_fu_330_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="134" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_59" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_59_fu_1482_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="135" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_32" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_32_fu_334_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="136" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_60" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_60_fu_342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="137" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_34" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_34_fu_1485_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="138" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_100_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_100_V_fu_3091_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="139" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_20" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_20_fu_3098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="140" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_33" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_33_fu_1490_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="141" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_61" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_61_fu_1497_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="142" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_35" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_35_fu_1501_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="143" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_103_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_103_V_fu_1507_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="144" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_21" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_21_fu_1515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="145" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_105_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_105_V_fu_1519_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="146" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_32" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_32_fu_1526_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="147" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_62" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_62_fu_1530_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="148" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_43" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_43_fu_1534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="149" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_107_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_107_V_fu_3102_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="150" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_22" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_22_fu_3109_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="151" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_5" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_5_fu_1540_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="152" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_109_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_109_V_fu_1546_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="153" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_33" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_33_fu_1554_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="154" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_34" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_34_fu_1558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="155" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_36" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_36_fu_1562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="156" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_110_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_110_V_fu_1568_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="157" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_23" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_23_fu_1576_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="158" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_44" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_44_fu_346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="159" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_113_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_113_V_fu_1580_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="160" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_24" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_24_fu_1587_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="161" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_37" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_37_fu_1591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="162" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_13" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_13_fu_3113_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="163" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_118_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_118_V_fu_3120_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="164" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_35" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_35_fu_3124_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="165" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_63" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_63_fu_352_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="166" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_64" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_64_fu_1597_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="167" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_65" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_65_fu_1600_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="168" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_1" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_1_fu_1603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="169" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_120_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_120_V_fu_1609_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="170" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_25" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_25_fu_1617_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="171" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_34" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_34_fu_356_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="172" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_66" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_66_fu_364_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="173" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_38" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_38_fu_368_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="174" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_10" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_10_fu_374_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="175" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_121_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_121_V_fu_1621_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="176" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_26" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_26_fu_1628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="177" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_27" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_27_fu_1632_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="178" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_35" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_35_fu_1636_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="179" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_67" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_67_fu_1643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="180" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_68" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_68_fu_1647_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="181" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_39" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_39_fu_1651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="182" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_132_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_132_V_fu_1657_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="183" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_28" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_28_fu_1665_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="184" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_40" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_40_fu_378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="185" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_136_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_136_V_fu_1669_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="186" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_6" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_6_fu_1676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="187" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_138_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_138_V_fu_1681_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="188" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_36" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_36_fu_1689_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="189" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_36" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_36_fu_1693_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="190" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_69" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_69_fu_1700_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="191" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_41" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_41_fu_1704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="192" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_14" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_14_fu_3128_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="193" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_139_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_139_V_fu_3135_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="194" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_37" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_37_fu_3139_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="195" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_70" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_70_fu_1710_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="196" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_71" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_71_fu_1713_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="197" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_72" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_72_fu_1716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="198" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_174_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_174_V_fu_384_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="199" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_73" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_73_fu_392_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="200" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_62" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_62_fu_1719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="201" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_160_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_160_V_fu_3143_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="202" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_32" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_32_fu_3150_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="203" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_3" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_3_fu_1724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="204" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_161_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_161_V_fu_1730_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="205" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_33" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_33_fu_1738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="206" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_45" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_45_fu_396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="207" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_11" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_11_fu_1742_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="208" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_46" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_46_fu_1745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="209" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_167_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_167_V_fu_1751_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="210" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_34" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_34_fu_1759_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="211" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_7" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_7_fu_1763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="212" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_171_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_171_V_fu_1768_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="213" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_37" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_37_fu_402_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="214" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_74" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_74_fu_410_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="215" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_75" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_75_fu_414_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="216" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_47" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_47_fu_418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="217" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_172_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_172_V_fu_1776_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="218" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_35" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_35_fu_1783_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="219" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_38" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_38_fu_424_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="220" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_76" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_76_fu_432_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="221" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_48" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_48_fu_436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="222" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_16" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_16_fu_1787_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="223" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_173_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_173_V_fu_1794_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="224" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_38" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_38_fu_1798_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="225" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_39" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_39_fu_1802_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="226" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_40" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_40_fu_442_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="227" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_179_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_179_V_fu_3154_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="228" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_36" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_36_fu_3161_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="229" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_77" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_77_fu_446_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="230" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_78" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_78_fu_450_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="231" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_79" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_79_fu_454_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="232" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_39" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_39_fu_458_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="233" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_80" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_80_fu_466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="234" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_49" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_49_fu_470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="235" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_17" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_17_fu_1806_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="236" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_181_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_181_V_fu_1813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="237" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_41" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_41_fu_1817_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="238" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_40" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_40_fu_476_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="239" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_81" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_81_fu_484_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="240" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_50" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_50_fu_488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="241" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_184_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_184_V_fu_494_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="242" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_41" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_41_fu_502_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="243" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_82" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_82_fu_510_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="244" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_51" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_51_fu_514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="245" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_185_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_185_V_fu_1821_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="246" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_63" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_63_fu_520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="247" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_187_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_187_V_fu_526_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="248" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_4" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_4_fu_534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="249" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_189_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_189_V_fu_540_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="250" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_37" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_37_fu_548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="251" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_8" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_8_fu_552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="252" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_190_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_190_V_fu_1828_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="253" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_42" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_42_fu_1835_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="254" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_64" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_64_fu_558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="255" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_193_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_193_V_fu_1839_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="256" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_38" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_38_fu_1846_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="257" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_83" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_83_fu_1850_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="258" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_84" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_84_fu_564_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="259" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_16" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_16_fu_1853_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="260" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_85" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_85_fu_1860_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="261" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_201_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_201_V_fu_1864_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="262" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_43" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_43_fu_3165_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="263" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_86" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_86_fu_1871_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="264" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_42" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_42_fu_568_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="265" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_87" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_87_fu_576_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="266" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_88" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_88_fu_1875_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="267" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_52" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_52_fu_1878_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="268" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_202_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_202_V_fu_1884_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="269" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_39" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_39_fu_1892_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="270" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_9" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_9_fu_1896_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="271" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_204_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_204_V_fu_1902_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="272" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_44" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_44_fu_1910_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="273" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_45" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_45_fu_1914_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="274" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_5" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_5_fu_580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="275" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_207_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_207_V_fu_586_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="276" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_40" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_40_fu_594_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="277" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_53" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_53_fu_598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="278" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_214_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_214_V_fu_1918_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="279" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_41" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_41_fu_1925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="280" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_54" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_54_fu_1929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="281" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_12" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_12_fu_1935_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="282" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_55" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_55_fu_1939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="283" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_215_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_215_V_fu_3168_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="284" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_56" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_56_fu_1945_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="285" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_18" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_18_fu_3175_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="286" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_217_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_217_V_fu_3182_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="287" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_46" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_46_fu_3186_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="288" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_89" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_89_fu_604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="289" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_90" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_90_fu_608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="290" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_43" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_43_fu_612_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="291" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_91" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_91_fu_620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="292" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_57" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_57_fu_624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="293" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_13" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_13_fu_630_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="294" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_44" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_44_fu_634_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="295" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_92" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_92_fu_642_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="296" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_93" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_93_fu_646_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="297" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_58" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_58_fu_650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="298" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_222_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_222_V_fu_1951_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="299" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_42" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_42_fu_1958_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="300" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_10" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_10_fu_656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="301" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_223_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_223_V_fu_1962_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="302" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_47" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_47_fu_1969_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="303" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="tmp_19" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_19_fu_662_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="304" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_94" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_94_fu_670_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="305" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_73" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_73_fu_674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="306" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_225_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_225_V_fu_3190_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="307" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_43" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_43_fu_3197_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="308" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_59" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_59_fu_680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="309" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_20" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_20_fu_3201_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="310" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_227_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_227_V_fu_3208_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="311" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_48" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_48_fu_3212_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="312" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_60" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_60_fu_686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="313" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_14" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_14_fu_692_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="314" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_61" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_61_fu_696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="315" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_232_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_232_V_fu_1973_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="316" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_74" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_74_fu_702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="317" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_238_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_238_V_fu_708_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="318" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_44" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_44_fu_716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="319" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_95" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_95_fu_1980_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="320" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_96" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_96_fu_720_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="321" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_97" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_97_fu_3216_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="322" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_45" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_45_fu_724_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="323" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_98" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_98_fu_732_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="324" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_65" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_65_fu_736_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="325" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_15" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_15_fu_1983_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="326" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_260_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_260_V_fu_1986_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="327" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_49" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_49_fu_3219_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="328" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_50" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_50_fu_1993_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="329" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_66" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_66_fu_1997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="330" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_261_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_261_V_fu_2003_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="331" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_51" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_51_fu_2011_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="332" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_6" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_6_fu_3222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="333" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_263_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_263_V_fu_3228_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="334" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_52" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_52_fu_3236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="335" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_11" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_11_fu_742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="336" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_267_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_267_V_fu_2015_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="337" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_49" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_49_fu_2022_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="338" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_19" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_19_fu_2026_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="339" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_99" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_99_fu_2033_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="340" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_271_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_271_V_fu_2037_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="341" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_50" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_50_fu_2044_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="342" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_67" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_67_fu_2048_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="343" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_21" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_21_fu_2054_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="344" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_272_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_272_V_fu_2062_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="345" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_51" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_51_fu_2066_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="346" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_75" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_75_fu_748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="347" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_274_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_274_V_fu_754_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="348" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_53" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_53_fu_762_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="349" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_54" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_54_fu_2070_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="350" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_100" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_100_fu_2073_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="351" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_101" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_101_fu_766_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="352" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_102" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_102_fu_2076_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="353" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_286_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_286_V_fu_770_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="354" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_103" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_103_fu_778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="355" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_47" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_47_fu_782_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="356" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_104" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_104_fu_790_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="357" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_68" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_68_fu_794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="358" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_281_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_281_V_fu_2079_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="359" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_55" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_55_fu_2086_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="360" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="tmp_22" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_22_fu_800_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="361" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_105" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_105_fu_808_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="362" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_76" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_76_fu_812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="363" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_284_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_284_V_fu_2090_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="364" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_56" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_56_fu_2097_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="365" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_57" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_57_fu_2101_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="366" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_69" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_69_fu_818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="367" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_16" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_16_fu_2105_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="368" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_70" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_70_fu_2108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="369" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_285_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_285_V_fu_2114_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="370" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_58" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_58_fu_2122_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="371" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_52" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_52_fu_2126_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="372" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_53" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_53_fu_2129_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="373" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_71" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_71_fu_2132_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="374" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_23" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_23_fu_3240_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="375" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_290_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_290_V_fu_3247_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="376" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_54" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_54_fu_3251_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="377" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_7" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_7_fu_2137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="378" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_291_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_291_V_fu_2143_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="379" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_59" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_59_fu_2151_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="380" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_72" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_72_fu_824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="381" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_24" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_24_fu_2155_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="382" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_293_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_293_V_fu_2162_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="383" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_55" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_55_fu_2166_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="384" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_298_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_298_V_fu_2170_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="385" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_60" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_60_fu_2177_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="386" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_106" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_106_fu_830_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="387" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="tmp_25" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_25_fu_834_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="388" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_107" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_107_fu_842_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="389" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_77" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_77_fu_846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="390" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_322_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_322_V_fu_852_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="391" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_63" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_63_fu_860_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="392" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_64" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_64_fu_2181_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="393" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_330_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_330_V_fu_864_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="394" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_108" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_108_fu_872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="395" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_49" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_49_fu_876_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="396" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_109" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_109_fu_884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="397" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_78" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_78_fu_888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="398" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_26" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_26_fu_2184_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="399" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_323_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_323_V_fu_2191_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="400" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_56" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_56_fu_2195_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="401" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_57" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_57_fu_3255_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="402" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_12" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_12_fu_894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="403" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_325_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_325_V_fu_2199_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="404" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_79" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_79_fu_900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="405" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_329_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_329_V_fu_906_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="406" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_58" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_58_fu_2206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="407" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_59" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_59_fu_3258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="408" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_110" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_110_fu_2209_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="409" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_111" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_111_fu_914_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="410" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_112" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_112_fu_2212_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="411" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_359_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_359_V_fu_918_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="412" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_113" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_113_fu_926_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="413" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_80" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_80_fu_930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="414" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_341_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_341_V_fu_2215_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="415" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_8" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_8_fu_2222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="416" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_342_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_342_V_fu_2228_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="417" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_65" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_65_fu_2236_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="418" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mult_356_V" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_356_V_fu_2240_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="419" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_114" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_114_fu_2247_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="420" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_81" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_81_fu_2251_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="421" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_343_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_343_V_fu_3261_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="422" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_66" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_66_fu_3268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="423" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_82" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_82_fu_936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="424" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_28" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_28_fu_3272_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="425" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_344_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_344_V_fu_3279_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="426" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_60" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_60_fu_3283_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="427" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_51" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_51_fu_2257_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="428" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_115" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_115_fu_2264_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="429" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_83" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_83_fu_2268_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="430" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_351_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_351_V_fu_3287_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="431" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_67" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_67_fu_3294_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="432" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_13" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_13_fu_942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="433" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_352_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_352_V_fu_948_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="434" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_61" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_61_fu_956_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="435" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_84" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_84_fu_2274_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="436" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_29" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_29_fu_2280_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="437" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_353_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_353_V_fu_2288_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="438" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_62" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_62_fu_2292_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="439" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_93" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_93_fu_2296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="440" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_354_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_354_V_fu_2302_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="441" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_63" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_63_fu_2310_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="442" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_64" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_64_fu_2314_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="443" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_116" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_116_fu_2317_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="444" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_117" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_117_fu_960_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="445" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_118" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_118_fu_964_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="446" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_52" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_52_fu_968_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="447" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_119" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_119_fu_976_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="448" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_85" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_85_fu_980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="449" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_17" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln1118_17_fu_986_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="450" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_360_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_360_V_fu_2320_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="451" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_68" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_68_fu_2327_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="452" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_9" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_9_fu_990_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="453" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_365_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_365_V_fu_2331_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="454" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_69" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_69_fu_2338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="455" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_53" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_53_fu_996_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="456" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_120" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_120_fu_1004_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="457" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_86" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_86_fu_1008_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="458" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_30" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_30_fu_1014_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="459" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_366_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_366_V_fu_1022_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="460" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_65" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_65_fu_1026_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="461" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_372_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_372_V_fu_2342_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="462" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_66" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_66_fu_2349_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="463" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_14" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_14_fu_1030_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="464" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_373_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_373_V_fu_2353_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="465" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_87" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_87_fu_2360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="466" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_31" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_31_fu_2365_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="467" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_374_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_374_V_fu_2373_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="468" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_67" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_67_fu_2377_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="469" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_88" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_88_fu_1036_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="470" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_375_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_375_V_fu_2381_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="471" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_89" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_89_fu_1042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="472" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_379_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_379_V_fu_2388_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="473" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_121" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_121_fu_1048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="474" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_122" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_122_fu_1052_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="475" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_54" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_54_fu_1056_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="476" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_123" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_123_fu_1064_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="477" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_15" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_15_fu_1068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="478" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_382_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_382_V_fu_2395_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="479" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_55" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="shl_ln1118_55_fu_1074_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="480" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_124" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln1118_124_fu_1082_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="481" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_90" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_90_fu_2402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="482" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_390_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_390_V_fu_3298_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="483" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_70" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln728_70_fu_3305_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="484" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_91" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_91_fu_1086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="485" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_32" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_32_fu_2407_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="486" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_394_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_394_V_fu_2414_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="487" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_68" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_68_fu_2418_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="488" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_16" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln1118_16_fu_2422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="489" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_397_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_397_V_fu_2426_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="490" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_92" contextFuncName="product" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sub_ln1118_92_fu_1092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="491" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_33" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="tmp_33_fu_1098_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="492" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mult_398_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="mult_398_V_fu_1106_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="493" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_69" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln728_69_fu_1110_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="494" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="or_ln" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="or_ln_fu_3309_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="495" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_fu_3318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="496" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_30" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_30_fu_2434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="497" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_4" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_4_fu_3322_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="498" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_31" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_31_fu_2440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="499" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_fu_3325_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="500" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_32" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_32_fu_3328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="501" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_33" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_33_fu_3334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="502" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_23" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_23_fu_3881_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="503" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_34" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_34_fu_2446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="504" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_24" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_24_fu_3340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="505" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_35" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_35_fu_3343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="506" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_37" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_37_fu_2452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="507" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_25" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_25_fu_3349_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="508" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_38" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_38_fu_3352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="509" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_26" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_26_fu_3884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="510" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_fu_3887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="511" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_27" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_27_fu_3893_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="512" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_40" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_40_fu_3358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="513" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_28" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_28_fu_3364_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="514" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_41" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_41_fu_2458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="515" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_42" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_42_fu_2464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="516" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_29" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_29_fu_3368_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="517" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_43" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_43_fu_3371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="518" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_30" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_30_fu_3897_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="519" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_44" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_44_fu_2470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="520" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_45" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_45_fu_3377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="521" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_46" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_46_fu_2476_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="522" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_31" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_31_fu_2482_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="523" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_47" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_47_fu_2486_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="524" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_32" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_32_fu_3382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="525" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_48" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_48_fu_3385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="526" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_33" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_33_fu_3900_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="527" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_1_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_1_V_fu_3903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="528" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_34" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_34_fu_3909_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="529" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_50" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_50_fu_2492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="530" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_5" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_5_fu_3391_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="531" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_51" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_51_fu_2498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="532" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_35" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_35_fu_3394_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="533" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_52" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_52_fu_3397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="534" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_53" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_53_fu_3403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="535" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_36" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_36_fu_3913_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="536" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_54" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_54_fu_2504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="537" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_55" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_55_fu_2510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="538" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_37" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_37_fu_3409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="539" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_56" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_56_fu_2516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="540" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_57" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_57_fu_2522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="541" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_6" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_6_fu_3412_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="542" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_58" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_58_fu_3415_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="543" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_38" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_38_fu_3916_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="544" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_2_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_2_V_fu_3919_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="545" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_39" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_39_fu_3925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="546" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_60" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_60_fu_2528_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="547" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_7" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_7_fu_2534_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="548" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_61" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_61_fu_2538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="549" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_40" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_40_fu_3421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="550" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_62" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_62_fu_2544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="551" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_41" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_41_fu_3424_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="552" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_63" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_63_fu_3427_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="553" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_64" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_64_fu_3433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="554" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_42" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_42_fu_3929_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="555" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_66" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_66_fu_3439_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="556" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_8" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_8_fu_3932_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="557" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_67" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_67_fu_3445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="558" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_43" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_43_fu_3451_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="559" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_68" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_68_fu_3455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="560" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_44" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_44_fu_3935_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="561" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_69" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_69_fu_3938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="562" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_45" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_45_fu_3944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="563" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_3_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_3_V_fu_3948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="564" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_46" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_46_fu_3954_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="565" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_71" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_71_fu_3461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="566" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_9" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_9_fu_3467_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="567" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_72" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_72_fu_3471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="568" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_47" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_47_fu_3476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="569" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_73" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_73_fu_3480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="570" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_48" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_48_fu_3958_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="571" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_74" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_74_fu_2550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="572" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_49" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_49_fu_3486_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="573" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_75" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_75_fu_3489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="574" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_10" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_10_fu_3495_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="575" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_76" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_76_fu_3499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="576" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_50" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_50_fu_3961_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="577" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_4_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_4_V_fu_3964_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="578" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_51" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_51_fu_3970_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="579" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_78" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_78_fu_2556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="580" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_52" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_52_fu_3505_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="581" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_79" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_79_fu_3508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="582" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_80" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_80_fu_2562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="583" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_53" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_53_fu_2568_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="584" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_81" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_81_fu_2572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="585" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_54" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_54_fu_3514_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="586" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_82" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_82_fu_3517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="587" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_55" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_55_fu_3974_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="588" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_83" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_83_fu_2578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="589" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_84" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_84_fu_3523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="590" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_85" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_85_fu_2584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="591" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_56" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_56_fu_2590_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="592" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_86" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_86_fu_2594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="593" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_57" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_57_fu_3528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="594" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_87" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_87_fu_3531_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="595" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_58" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_58_fu_3977_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="596" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_5_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_5_V_fu_3980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="597" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_59" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_59_fu_3986_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="598" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_89" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_89_fu_3537_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="599" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_90" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_90_fu_1114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="600" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_60" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_60_fu_2600_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="601" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_91" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_91_fu_2603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="602" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_61" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_61_fu_3543_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="603" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_92" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_92_fu_3546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="604" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_62" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_62_fu_3990_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="605" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_93" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_93_fu_2609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="606" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_11" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_11_fu_3552_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="607" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_94" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_94_fu_3555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="608" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_95" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_95_fu_2615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="609" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_96" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_96_fu_2621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="610" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_12" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_12_fu_3561_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="611" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_97" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_97_fu_3564_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="612" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_13" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_13_fu_3993_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="613" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_7_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_7_V_fu_3996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="614" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_63" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_63_fu_4002_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="615" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_99" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_99_fu_2627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="616" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_64" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_64_fu_3570_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="617" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_100" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_100_fu_2633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="618" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_14" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_14_fu_3573_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="619" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_101" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_101_fu_3576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="620" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_102" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_102_fu_1120_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="621" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_65" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_65_fu_2639_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="622" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_103" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_103_fu_1126_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="623" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_66" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_66_fu_2642_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="624" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_104" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_104_fu_2645_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="625" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_105" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_105_fu_2651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="626" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_67" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_67_fu_3582_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="627" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_9_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_9_V_fu_3585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="628" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_68" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_68_fu_4006_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="629" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_107" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_107_fu_3591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="630" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_108" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_108_fu_3597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="631" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_15" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_15_fu_4009_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="632" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_109" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_109_fu_2657_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="633" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_16" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_16_fu_2663_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="634" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_110" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_110_fu_2667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="635" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_69" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_69_fu_4012_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="636" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_111" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_111_fu_4015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="637" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_70" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_70_fu_4021_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="638" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_112" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_112_fu_3603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="639" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_17" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_17_fu_3609_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="640" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_113" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_113_fu_3613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="641" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_36" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_36_fu_4025_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="642" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_114" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_114_fu_3619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="643" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_115" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_115_fu_3625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="644" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_71" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_71_fu_4028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="645" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_116" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_116_fu_4031_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="646" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_72" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_72_fu_4037_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="647" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_10_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_10_V_fu_4041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="648" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_73" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_73_fu_4047_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="649" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_118" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_118_fu_3631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="650" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_119" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_119_fu_2673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="651" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_18" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_18_fu_3637_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="652" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_120" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_120_fu_3640_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="653" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_19" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_19_fu_4051_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="654" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_121" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_121_fu_2679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="655" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_74" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_74_fu_3646_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="656" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_122" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_122_fu_3649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="657" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_123" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_123_fu_3655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="658" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_75" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_75_fu_4054_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="659" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_11_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_11_V_fu_4057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="660" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_76" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_76_fu_4063_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="661" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_125" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_125_fu_2685_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="662" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_20" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_20_fu_3661_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="663" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_126" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_126_fu_3664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="664" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_21" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_21_fu_4067_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="665" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_127" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_127_fu_2691_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="666" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_77" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_77_fu_2697_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="667" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_128" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_128_fu_2701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="668" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_78" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_78_fu_4070_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="669" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_129" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_129_fu_4073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="670" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_130" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_130_fu_2707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="671" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_79" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_79_fu_2713_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="672" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_131" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_131_fu_2717_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="673" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_80" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_80_fu_3670_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="674" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_132" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_132_fu_1132_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="675" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_133" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_133_fu_2723_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="676" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_134" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_134_fu_2729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="677" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_22" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_22_fu_3673_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="678" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_135" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_135_fu_3676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="679" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_81" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_81_fu_4079_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="680" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_12_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_12_V_fu_4082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="681" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_82" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_82_fu_4088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="682" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_137" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_137_fu_2734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="683" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_83" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_83_fu_3682_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="684" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_138" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_138_fu_2740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="685" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_139" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_139_fu_2746_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="686" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_84" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_84_fu_3685_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="687" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_140" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_140_fu_3688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="688" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_85" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_85_fu_4092_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="689" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_141" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_141_fu_2752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="690" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_142" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_142_fu_2758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="691" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_86" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_86_fu_4095_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="692" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_143" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_143_fu_2764_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="693" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_23" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_23_fu_2770_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="694" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_144" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_144_fu_2774_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="695" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_24" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_24_fu_4098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="696" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_145" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_145_fu_4101_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="697" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_13_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_13_V_fu_4107_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="698" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_87" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_87_fu_4113_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="699" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_147" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_147_fu_2780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="700" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_25" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_25_fu_3694_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="701" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_148" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_148_fu_2786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="702" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_88" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_88_fu_3697_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="703" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_149" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_149_fu_3700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="704" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_150" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_150_fu_1138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="705" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_89" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_89_fu_2792_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="706" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_151" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_151_fu_2795_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="707" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_152" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_152_fu_2801_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="708" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_90" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_90_fu_3706_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="709" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_153" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_153_fu_3709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="710" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_91" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_91_fu_4117_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="711" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_154" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_154_fu_2807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="712" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_92" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_92_fu_2813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="713" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_155" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_155_fu_2817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="714" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_26" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_26_fu_2823_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="715" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_156" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_156_fu_2827_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="716" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_93" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_93_fu_3715_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="717" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_157" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_157_fu_2833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="718" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_94" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_94_fu_3718_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="719" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_158" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_158_fu_2839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="720" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_27" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_27_fu_2845_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="721" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_159" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_159_fu_2849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="722" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_28" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_28_fu_3721_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="723" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_160" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_160_fu_3724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="724" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_161" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_161_fu_3730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="725" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_95" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_95_fu_4120_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="726" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_14_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_14_V_fu_4123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="727" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_96" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_96_fu_4129_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="728" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_163" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_163_fu_2855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="729" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_97" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_97_fu_3736_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="730" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_164" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_164_fu_3739_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="731" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_98" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_98_fu_3745_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="732" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_165" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_165_fu_3749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="733" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_99" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_99_fu_4133_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="734" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_166" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_166_fu_3755_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="735" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_167" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_167_fu_2861_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="736" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_100" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_100_fu_3761_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="737" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_168" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_168_fu_3764_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="738" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_101" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_101_fu_4136_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="739" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_15_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_15_V_fu_4139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="740" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_102" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_102_fu_4145_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="741" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_170" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_170_fu_2867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="742" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_171" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_171_fu_2873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="743" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_103" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_103_fu_3770_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="744" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_172" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_172_fu_2879_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="745" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_173" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_173_fu_2885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="746" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_104" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_104_fu_3773_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="747" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_174" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_174_fu_3776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="748" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_105" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_105_fu_4149_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="749" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_175" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_175_fu_2891_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="750" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_106" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_106_fu_2896_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="751" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_176" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_176_fu_2900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="752" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_177" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_177_fu_2906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="753" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_178" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_178_fu_2912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="754" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_107" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_107_fu_4152_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="755" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_179" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_179_fu_4155_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="756" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_16_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_16_V_fu_4160_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="757" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_108" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_108_fu_4166_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="758" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_181" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_181_fu_3782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="759" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_109" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_109_fu_4170_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="760" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_182" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_182_fu_3788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="761" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_29" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_29_fu_4173_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="762" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_183" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_183_fu_4176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="763" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_184" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_184_fu_3794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="764" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_30" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_30_fu_3800_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="765" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_185" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_185_fu_2918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="766" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_110" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_110_fu_3804_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="767" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_186" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_186_fu_3807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="768" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_111" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_111_fu_3813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="769" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_187" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_187_fu_3817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="770" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_112" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_112_fu_4182_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="771" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_17_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_17_V_fu_4185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="772" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_113" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_113_fu_4191_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="773" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_189" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_189_fu_2924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="774" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_31" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_31_fu_3823_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="775" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_190" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_190_fu_2930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="776" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_32" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_32_fu_3826_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="777" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_191" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_191_fu_3829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="778" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_192" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_192_fu_3835_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="779" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_33" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_33_fu_4195_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="780" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_193" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_193_fu_1144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="781" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_114" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_114_fu_2936_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="782" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_194" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_194_fu_1150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="783" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_34" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_34_fu_2939_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="784" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_195" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_195_fu_2942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="785" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_196" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_196_fu_2948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="786" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_115" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_115_fu_4198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="787" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_18_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_18_V_fu_4201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="788" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_116" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_116_fu_4207_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="789" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_198" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_198_fu_3841_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="790" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_117" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_117_fu_4211_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="791" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_199" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_199_fu_3847_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="792" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_118" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_118_fu_3853_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="793" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_200" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_200_fu_3857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="794" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_119" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_119_fu_4214_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="795" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_201" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_201_fu_4217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="796" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_202" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_202_fu_2954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="797" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_35" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="zext_ln703_35_fu_3863_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="798" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_203" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_203_fu_3866_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="799" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_204" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_204_fu_2960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="800" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_205" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_205_fu_2966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="801" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_120" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_120_fu_3872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="802" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_206" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="add_ln703_206_fu_3875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="803" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_121" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_121_fu_4223_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="804" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_19_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="acc_19_V_fu_4226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="805" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_122" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0" rtlName="sext_ln703_122_fu_4232_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="38" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_fu_190_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="39" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln_fu_196_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="40" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_fu_206_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="41" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_fu_214_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="42" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_fu_218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="43" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_9_fu_224_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="44" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_fu_232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="45" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_10_fu_238_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="46" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_fu_246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="47" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_fu_252_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="48" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_fu_256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="49" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_11_fu_262_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="50" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_fu_270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="51" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_fu_276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="52" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_6_fu_282_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="53" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_fu_292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="54" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_fu_298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="55" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_fu_304_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="56" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_fu_312_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="57" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_fu_320_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="58" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_1_fu_328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="59" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_3_fu_334_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="60" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_12_fu_344_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="61" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_1_fu_352_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="62" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_1_fu_356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="63" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_13_fu_362_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="64" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_1_fu_370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="65" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_14_fu_376_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="66" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_1_fu_384_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="67" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_1_fu_390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="68" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_1_fu_394_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="69" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_15_fu_400_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="70" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_1_fu_408_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="71" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_1_fu_414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="72" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_1_fu_420_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="73" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_1_fu_430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="74" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_1_fu_436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="75" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_1_fu_442_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="76" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_1_fu_450_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="77" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_1_fu_458_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="78" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_2_fu_466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="79" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_4_fu_472_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="80" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_16_fu_482_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="81" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_2_fu_490_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="82" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_2_fu_494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="83" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_17_fu_500_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="84" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_2_fu_508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="85" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_18" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_18_fu_514_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="86" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_2_fu_522_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="87" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_2_fu_528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="88" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_2_fu_532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="89" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_19" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_19_fu_538_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="90" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_2_fu_546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="91" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_2_fu_552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="92" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_2_fu_558_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="93" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_2_fu_568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="94" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_2_fu_574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="95" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_2_fu_580_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="96" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_2_fu_588_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="97" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_2_fu_596_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="98" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_3_fu_604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="99" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_5_fu_610_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="100" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_20" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_20_fu_620_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="101" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_3_fu_628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="102" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_3_fu_632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="103" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_21" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_21_fu_638_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="104" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_3_fu_646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="105" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_22" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_22_fu_652_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="106" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_3_fu_660_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="107" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_3_fu_666_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="108" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_3_fu_670_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="109" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_23" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_23_fu_676_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="110" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_3_fu_684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="111" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_3_fu_690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="112" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_3_fu_696_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="113" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_3_fu_706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="114" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_3_fu_712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="115" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_3_fu_718_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="116" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_3_fu_726_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="117" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_3" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_3_fu_734_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="118" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_4_fu_742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="119" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_6_fu_748_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="120" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_24" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_24_fu_758_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="121" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_4_fu_766_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="122" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_4_fu_770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="123" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_25" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_25_fu_776_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="124" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_4_fu_784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="125" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_26" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_26_fu_790_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="126" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_4_fu_798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="127" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_4_fu_804_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="128" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_4_fu_808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="129" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_27" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_27_fu_814_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="130" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_4_fu_822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="131" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_4_fu_828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="132" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_4_fu_834_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="133" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_4_fu_844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="134" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_4_fu_850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="135" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_4_fu_856_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="136" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_4_fu_864_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="137" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_4" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_4_fu_872_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="138" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_5_fu_880_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="139" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_7_fu_886_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="140" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_28" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_28_fu_896_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="141" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_5_fu_904_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="142" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_5_fu_908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="143" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_29" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_29_fu_914_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="144" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_5_fu_922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="145" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_30" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_30_fu_928_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="146" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_5_fu_936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="147" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_5_fu_942_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="148" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_5_fu_946_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="149" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_31" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_31_fu_952_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="150" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_5_fu_960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="151" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_5_fu_966_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="152" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_5_fu_972_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="153" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_5_fu_982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="154" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_5_fu_988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="155" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_5_fu_994_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="156" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_5_fu_1002_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="157" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_5" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_5_fu_1010_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="158" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_6_fu_1018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="159" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_8_fu_1024_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="160" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_32" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_32_fu_1034_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="161" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_6_fu_1042_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="162" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_6_fu_1046_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="163" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_33" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_33_fu_1052_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="164" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_6_fu_1060_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="165" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_34" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_34_fu_1066_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="166" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_6_fu_1074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="167" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_6_fu_1080_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="168" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_6_fu_1084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="169" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_35" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_35_fu_1090_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="170" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_6_fu_1098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="171" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_6_fu_1104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="172" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_7_fu_1110_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="173" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_6_fu_1120_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="174" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_6_fu_1126_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="175" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_6_fu_1132_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="176" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_6_fu_1140_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="177" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_6_fu_1148_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="178" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_7_fu_1156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="179" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_9_fu_1162_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="180" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_36" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_36_fu_1172_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="181" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_7_fu_1180_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="182" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_7_fu_1184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="183" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_37" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_37_fu_1190_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="184" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_7_fu_1198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="185" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_38" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_38_fu_1204_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="186" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_7_fu_1212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="187" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_7_fu_1218_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="188" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_7_fu_1222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="189" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_39" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_39_fu_1228_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="190" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_7_fu_1236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="191" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_7_fu_1242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="192" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_9_fu_1248_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="193" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_7_fu_1258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="194" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_7_fu_1264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="195" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_7_fu_1270_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="196" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_7_fu_1278_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="197" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_7" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_7_fu_1286_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="198" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_8_fu_1294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="199" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_s" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_s_fu_1300_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="200" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_40" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_40_fu_1310_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="201" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_8_fu_1318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="202" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_8_fu_1322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="203" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_41" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_41_fu_1328_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="204" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_8_fu_1336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="205" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_42" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_42_fu_1342_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="206" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_8_fu_1350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="207" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_8_fu_1356_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="208" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_8_fu_1360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="209" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_43" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_43_fu_1366_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="210" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_8_fu_1374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="211" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_8_fu_1380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="212" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_s" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_s_fu_1386_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="213" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_8_fu_1396_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="214" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_8_fu_1402_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="215" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_8_fu_1408_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="216" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_8_fu_1416_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="217" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_8_fu_1424_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="218" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_9_fu_1432_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="219" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_1" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_1_fu_1438_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="220" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_44" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_44_fu_1448_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="221" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_9_fu_1456_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="222" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_9_fu_1460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="223" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_45" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_45_fu_1466_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="224" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_9_fu_1474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="225" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_46" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_46_fu_1480_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="226" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_9_fu_1488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="227" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_9_fu_1494_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="228" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_9_fu_1498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="229" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_47" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_47_fu_1504_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="230" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_9_fu_1512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="231" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_9_fu_1518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="232" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_6" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_6_fu_1524_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="233" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_9_fu_1534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="234" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_9_fu_1540_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="235" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_9_fu_1546_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="236" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_9_fu_1554_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="237" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_9" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_9_fu_1562_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="238" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_10_fu_1570_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="239" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_2" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_2_fu_1576_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="240" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_48" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_48_fu_1586_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="241" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_10_fu_1594_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="242" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_10_fu_1598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="243" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_49" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_49_fu_1604_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="244" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_10_fu_1612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="245" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_50" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_50_fu_1618_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="246" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_10_fu_1626_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="247" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_10_fu_1632_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="248" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_10_fu_1636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="249" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_51" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_51_fu_1642_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="250" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_10_fu_1650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="251" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_10_fu_1656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="252" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_8" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_8_fu_1662_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="253" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_10_fu_1672_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="254" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_10_fu_1678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="255" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_10_fu_1684_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="256" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_10_fu_1692_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="257" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_10_fu_1700_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="258" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_11_fu_1708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="259" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_10_fu_1714_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="260" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_52" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_52_fu_1724_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="261" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_11_fu_1732_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="262" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_11_fu_1736_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="263" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_53" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_53_fu_1742_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="264" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_11_fu_1750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="265" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_54" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_54_fu_1756_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="266" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_11_fu_1764_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="267" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_11_fu_1770_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="268" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_11_fu_1774_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="269" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_55" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_55_fu_1780_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="270" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_11_fu_1788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="271" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_11_fu_1794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="272" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_10" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_10_fu_1800_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="273" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_11_fu_1810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="274" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_11_fu_1816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="275" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_11_fu_1822_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="276" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_11_fu_1830_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="277" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_11_fu_1838_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="278" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_12_fu_1846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="279" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_11_fu_1852_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="280" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_56" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_56_fu_1862_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="281" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_12_fu_1870_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="282" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_12_fu_1874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="283" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_57" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_57_fu_1880_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="284" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_12_fu_1888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="285" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_58" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_58_fu_1894_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="286" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_12_fu_1902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="287" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_12_fu_1908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="288" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_12_fu_1912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="289" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_59" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_59_fu_1918_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="290" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_12_fu_1926_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="291" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_12_fu_1932_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="292" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_11" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_11_fu_1938_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="293" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_12_fu_1948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="294" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_12_fu_1954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="295" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_12_fu_1960_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="296" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_12_fu_1968_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="297" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_12_fu_1976_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="298" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_13_fu_1984_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="299" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_12_fu_1990_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="300" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_60" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_60_fu_2000_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="301" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_13_fu_2008_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="302" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_13_fu_2012_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="303" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_61" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_61_fu_2018_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="304" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_13_fu_2026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="305" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_62" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_62_fu_2032_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="306" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_13_fu_2040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="307" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_13_fu_2046_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="308" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_13_fu_2050_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="309" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_63" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_63_fu_2056_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="310" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_13_fu_2064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="311" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_13_fu_2070_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="312" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_12" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_12_fu_2076_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="313" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_13_fu_2086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="314" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_13_fu_2092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="315" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_13_fu_2098_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="316" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_13_fu_2106_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="317" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_13_fu_2114_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="318" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_14_fu_2122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="319" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_13_fu_2128_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="320" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_64" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_64_fu_2138_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="321" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_14_fu_2146_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="322" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_14_fu_2150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="323" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_65" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_65_fu_2156_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="324" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_14_fu_2164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="325" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_66" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_66_fu_2170_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="326" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_14_fu_2178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="327" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_14_fu_2184_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="328" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_14_fu_2188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="329" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_67" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_67_fu_2194_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="330" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_14_fu_2202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="331" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_14_fu_2208_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="332" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_13" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_13_fu_2214_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="333" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_14_fu_2224_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="334" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_14_fu_2230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="335" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_14_fu_2236_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="336" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_14_fu_2244_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="337" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_14_fu_2252_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="338" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_15_fu_2260_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="339" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_14_fu_2266_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="340" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_68" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_68_fu_2276_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="341" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_15_fu_2284_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="342" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_15_fu_2288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="343" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_69" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_69_fu_2294_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="344" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_15_fu_2302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="345" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_70" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_70_fu_2308_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="346" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_15_fu_2316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="347" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_15_fu_2322_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="348" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_15_fu_2326_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="349" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_71" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_71_fu_2332_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="350" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_15_fu_2340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="351" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_15_fu_2346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="352" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_14" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_14_fu_2352_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="353" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_15_fu_2362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="354" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_15_fu_2368_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="355" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_15_fu_2374_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="356" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_15_fu_2382_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="357" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_15_fu_2390_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="358" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_16_fu_2398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="359" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_15_fu_2404_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="360" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_72" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_72_fu_2414_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="361" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_16_fu_2422_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="362" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_16_fu_2426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="363" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_73" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_73_fu_2432_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="364" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_16_fu_2440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="365" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_74" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_74_fu_2446_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="366" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_16_fu_2454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="367" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_16_fu_2460_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="368" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_16_fu_2464_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="369" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_75" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_75_fu_2470_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="370" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_16_fu_2478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="371" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_16_fu_2484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="372" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_15" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_15_fu_2490_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="373" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_16_fu_2500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="374" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_16_fu_2506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="375" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_16_fu_2512_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="376" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_16_fu_2520_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="377" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_16_fu_2528_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="378" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="icmp_ln1494_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln1494_17_fu_2536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="379" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln708_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln708_16_fu_2542_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="380" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_76" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_76_fu_2552_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="381" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="trunc_ln718_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="trunc_ln718_17_fu_2560_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="382" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln718_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln718_17_fu_2564_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="383" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_77" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_77_fu_2570_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="384" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="or_ln412_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="or_ln412_17_fu_2578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="385" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_78" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_78_fu_2584_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="386" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln415_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln415_17_fu_2592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="387" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="zext_ln415_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="zext_ln415_17_fu_2598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="388" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="add_ln415_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="add_ln415_17_fu_2602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="389" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="tmp_79" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="tmp_79_fu_2608_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="390" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="xor_ln416_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="xor_ln416_17_fu_2616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="391" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="and_ln416_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="and_ln416_17_fu_2622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="392" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="p_Result_10_16" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="p_Result_10_16_fu_2628_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="393" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln879_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln879_17_fu_2638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="394" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="icmp_ln768_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="icmp_ln768_17_fu_2644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="395" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln777_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln777_17_fu_2650_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="396" filename="firmware/nnet_utils/nnet_activation.h" linenumber="46" name="select_ln340_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln340_17_fu_2658_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="397" filename="firmware/nnet_utils/nnet_activation.h" linenumber="45" name="select_ln1494_17" contextFuncName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" moduleName="relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_ufixed&lt;5, 0, 4, 0, 0&gt;, relu_config7&gt;" rtlName="select_ln1494_17_fu_2666_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="39" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_fu_479_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="40" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln_fu_483_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="41" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_1" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_1_fu_491_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="42" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln1" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1_fu_1034_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="43" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_fu_1041_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="44" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_fu_495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="45" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="tmp_fu_1045_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="46" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_9" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_9_fu_1052_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="47" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_1" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_1_fu_1056_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="48" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_2" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_2_fu_501_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="49" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_3" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_3_fu_1060_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="50" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_1" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_1_fu_1063_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="51" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_4" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_4_fu_1070_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="52" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_6" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_6_fu_1074_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="53" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_5" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_5_fu_1081_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="54" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_1" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_1_fu_1085_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="55" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_2" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_2_fu_1091_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="56" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_2" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_2_fu_1099_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="57" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_1" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="tmp_1_fu_1105_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="58" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_10" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_10_fu_1113_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="59" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_2" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_2_fu_1117_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="60" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="tmp_2" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="tmp_2_fu_505_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="61" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_6" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_6_fu_513_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="62" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_18" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_18_fu_517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="63" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_4" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_4_fu_523_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="64" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_fu_531_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="65" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_7" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_7_fu_1121_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="66" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_7" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_7_fu_1124_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="67" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_8" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_8_fu_1131_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="68" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_3" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_3_fu_1135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="69" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_3" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="tmp_3_fu_1141_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="70" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_11" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_11_fu_1149_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="71" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_3" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_3_fu_1153_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="72" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_6" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_6_fu_535_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="73" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_4" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_4_fu_543_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="74" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_8" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_8_fu_547_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="75" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_9" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_9_fu_555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="76" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_4" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_4_fu_559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="77" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln1118_fu_565_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="78" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_9" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_9_fu_569_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="79" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_10" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_10_fu_577_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="80" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_5" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_5_fu_581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="81" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_7" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_7_fu_1157_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="82" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_1" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_1_fu_1164_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="83" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_11" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_11_fu_1168_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="84" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_s" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_s_fu_1171_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="85" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_12" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_12_fu_1178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="86" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_6" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_6_fu_1182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="87" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_4" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="tmp_4_fu_1188_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="88" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_12" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_12_fu_1196_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="89" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_5" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_5_fu_1200_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="90" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_9" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_9_fu_587_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="91" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_6" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_6_fu_595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="92" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_13" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_13_fu_599_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="93" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_2" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_2_fu_603_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="94" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_14" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_14_fu_611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="95" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln1118_fu_615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="96" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_s" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_s_fu_621_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="97" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1116" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="mul_ln728_fu_217_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="98" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_15" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_15_fu_634_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="99" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="mul_ln728" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="mul_ln728_fu_217_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="100" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_7" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_7_fu_1204_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="101" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_3" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_3_fu_638_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="102" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_16" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_16_fu_646_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="103" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_7" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_7_fu_650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="104" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_5" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="tmp_5_fu_656_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="105" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_13" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_13_fu_664_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="106" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_8" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_8_fu_668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="107" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_17" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_17_fu_672_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="108" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_1" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_1_fu_676_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="109" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_9" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_9_fu_684_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="110" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_18" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_18_fu_688_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="111" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_19" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_19_fu_692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="112" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_3" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_3_fu_1208_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="113" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_2" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_2_fu_1215_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="114" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_10" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_10_fu_698_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="115" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_19" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_19_fu_706_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="116" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_8" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_8_fu_710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="117" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_5" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_5_fu_1219_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="118" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_3" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_3_fu_1226_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="119" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1116_1" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="mul_ln1118_fu_203_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="120" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_20" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_20_fu_716_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="121" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="mul_ln1118" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="mul_ln1118_fu_203_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="122" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_8" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_8_fu_1473_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="123" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_4" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_4_fu_1481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="124" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_11" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_11_fu_720_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="125" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_21" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_21_fu_728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="126" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_9" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_9_fu_732_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="127" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_7" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="tmp_7_fu_1234_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="128" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_14" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_14_fu_1241_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="129" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_10" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_10_fu_1245_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="130" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_12" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_12_fu_738_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="131" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_22" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_22_fu_746_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="132" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_13" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_13_fu_750_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="133" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_23" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_23_fu_758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="134" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_10" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_10_fu_762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="135" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_10" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_10_fu_768_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="136" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_5" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_5_fu_776_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="137" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_24" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_24_fu_780_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="138" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_14" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_14_fu_784_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="139" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_25" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_25_fu_792_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="140" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_1" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln1118_1_fu_796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="141" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_11" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_11_fu_802_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="142" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_11" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_11_fu_810_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="143" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_11" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_11_fu_814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="144" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_3" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln1118_3_fu_820_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="145" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_15" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_15_fu_824_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="146" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_26" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_26_fu_832_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="147" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_12" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_12_fu_836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="148" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_12" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_12_fu_1249_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="149" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_6" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_6_fu_1256_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="150" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_27" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_27_fu_1260_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="151" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_4" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_4_fu_842_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="152" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_28" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_28_fu_850_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="153" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_13" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_13_fu_1263_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="154" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_12" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_12_fu_1270_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="155" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_13" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_13_fu_854_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="156" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sext_ln1118_4" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln1118_4_fu_1274_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="157" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_14" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_14_fu_1277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="158" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_14" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_14_fu_1283_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="159" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_7" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_7_fu_1291_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="160" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_29" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_29_fu_860_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="161" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_16" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_16_fu_864_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="162" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_30" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_30_fu_872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="163" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_2" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln1118_2_fu_876_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="164" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_15" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_15_fu_1295_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="165" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_13" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_13_fu_1302_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="166" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_31" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_31_fu_882_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="167" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_5" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_5_fu_886_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="168" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_32" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_32_fu_894_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="169" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_16" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_16_fu_898_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="170" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_14" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_14_fu_1306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="171" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_33" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_33_fu_906_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="172" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_17" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_17_fu_910_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="173" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_34" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_34_fu_918_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="174" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_15" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_15_fu_922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="175" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_17" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_17_fu_1309_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="176" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_8" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_8_fu_1316_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="177" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_16" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_16_fu_928_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="178" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="tmp_8" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="tmp_8_fu_1320_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="179" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="sext_ln728_15" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln728_15_fu_1327_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="180" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="zext_ln728_15" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln728_15_fu_1331_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="181" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_35" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_35_fu_934_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="182" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_36" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_36_fu_938_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="183" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="tmp_9" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="tmp_9_fu_942_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="184" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_37" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_37_fu_950_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="185" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_20" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_20_fu_954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="186" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_18" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_18_fu_1335_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="187" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_18" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_18_fu_960_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="188" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_38" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_38_fu_968_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="189" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="add_ln1118_3" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln1118_3_fu_972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="190" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_19" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_19_fu_1342_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="191" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="shl_ln1118_19" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln1118_19_fu_978_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="192" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="zext_ln1118_39" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln1118_39_fu_986_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="193" filename="firmware/nnet_utils/nnet_mult.h" linenumber="73" name="sub_ln1118_17" contextFuncName="product" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sub_ln1118_17_fu_990_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="194" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="42" name="shl_ln728_20" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="shl_ln728_20_fu_996_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="195" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_fu_1349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="196" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_fu_1485_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="197" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_2" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_2_fu_1004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="198" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln703_fu_1355_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="199" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_3" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_3_fu_1358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="200" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_1" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln703_1_fu_1488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="201" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_4" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_4_fu_1491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="202" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_4" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_4_fu_1561_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="203" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_5" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_5_fu_1010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="204" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_5" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_5_fu_1497_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="205" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_6" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_6_fu_1500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="206" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_7" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_7_fu_1364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="207" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_8" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_8_fu_1370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="208" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_6" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_6_fu_1506_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="209" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_9" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_9_fu_1509_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="210" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_7" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_7_fu_1564_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="211" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_10" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_10_fu_1567_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="212" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_8" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_8_fu_1573_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="213" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_11" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_11_fu_1376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="214" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_2" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln703_2_fu_1515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="215" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_12" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_12_fu_1382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="216" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_9" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_9_fu_1518_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="217" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_13" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_13_fu_1521_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="218" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_14" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_14_fu_1388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="219" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_15" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_15_fu_1016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="220" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_10" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_10_fu_1394_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="221" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_16" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_16_fu_1397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="222" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_11" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_11_fu_1527_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="223" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_1_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="acc_1_V_fu_1530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="224" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_12" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_12_fu_1577_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="225" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_18" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_18_fu_1022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="226" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_13" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_13_fu_1403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="227" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_19" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_19_fu_1406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="228" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_14" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_14_fu_1412_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="229" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_20" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_20_fu_1028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="230" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="zext_ln703_3" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="zext_ln703_3_fu_1416_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="231" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_21" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_21_fu_1419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="232" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_15" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_15_fu_1425_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="233" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_22" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_22_fu_1429_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="234" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_16" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_16_fu_1536_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="235" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_23" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_23_fu_1435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="236" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_24" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_24_fu_1441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="237" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_17" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_17_fu_1539_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="238" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_25" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_25_fu_1447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="239" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_18" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_18_fu_1453_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="240" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_26" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_26_fu_1457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="241" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_19" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_19_fu_1463_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="242" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_27" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_27_fu_1467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="243" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_20" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_20_fu_1542_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="244" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="add_ln703_28" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="add_ln703_28_fu_1545_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="245" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_21" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_21_fu_1551_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="246" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="acc_2_V" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="acc_2_V_fu_1555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="22" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="247" filename="firmware/nnet_utils/nnet_dense_latency.h" linenumber="58" name="sext_ln703_22" contextFuncName="dense_latency&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="dense_latency&lt;ap_ufixed,ap_fixed&lt;16,6,5,3,0&gt;,config8&gt;.0.0.0.0" rtlName="sext_ln703_22_fu_1580_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="12" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496" contextFuncName="operator()" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="icmp_ln1496_fu_122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="13" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="select_ln65" contextFuncName="operator()" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="select_ln65_fu_128_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="14" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="icmp_ln1496_1" contextFuncName="operator()" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="icmp_ln1496_1_fu_133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="15" filename="firmware/nnet_utils/nnet_common.h" linenumber="65" name="x_max_V" contextFuncName="operator()" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="x_max_V_fu_138_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="16" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="sext_ln703" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="sext_ln703_fu_145_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="17" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="sext_ln703_1" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="sext_ln703_1_fu_148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="18" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="sub_ln1193" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="sub_ln1193_fu_151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="19" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="tmp" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="tmp_fu_157_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="20" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="tmp_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="tmp_2_fu_165_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="21" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="xor_ln786" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="xor_ln786_fu_173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="22" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="and_ln786" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="and_ln786_fu_179_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="23" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="xor_ln340_3" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="xor_ln340_3_fu_185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="24" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="xor_ln340" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="xor_ln340_fu_191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="25" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="or_ln340" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="or_ln340_fu_197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="26" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="sext_ln703_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="sext_ln703_2_fu_203_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="27" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="sub_ln1193_1" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="sub_ln1193_1_fu_206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="28" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="tmp_4" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="tmp_4_fu_212_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="29" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="tmp_6" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="tmp_6_fu_220_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="30" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="xor_ln786_1" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="xor_ln786_1_fu_228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="31" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="and_ln786_1" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="and_ln786_1_fu_234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="32" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="xor_ln340_4" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="xor_ln340_4_fu_240_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="33" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="xor_ln340_1" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="xor_ln340_1_fu_246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="34" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="or_ln340_1" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="or_ln340_1_fu_252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="35" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="sext_ln703_3" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="sext_ln703_3_fu_258_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="36" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="sub_ln1193_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="sub_ln1193_2_fu_261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="37" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="tmp_7" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="tmp_7_fu_267_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="38" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="tmp_8" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="tmp_8_fu_275_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="39" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="xor_ln786_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="xor_ln786_2_fu_283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="40" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="and_ln786_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="and_ln786_2_fu_289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="41" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="xor_ln340_5" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="xor_ln340_5_fu_295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="42" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="xor_ln340_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="xor_ln340_2_fu_301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="43" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="or_ln340_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="or_ln340_2_fu_307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="44" filename="firmware/nnet_utils/nnet_activation.h" linenumber="144" name="tmp_1" contextFuncName="softmax_idx_from_real_val&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="tmp_1_fu_313_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="45" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="select_ln340" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="select_ln340_fu_323_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="46" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="select_ln388" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="select_ln388_fu_331_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="47" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="y_V" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="y_V_fu_339_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="48" filename="firmware/nnet_utils/nnet_activation.h" linenumber="255" name="zext_ln255" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="zext_ln255_fu_415_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="51" filename="firmware/nnet_utils/nnet_activation.h" linenumber="144" name="tmp_3" contextFuncName="softmax_idx_from_real_val&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="tmp_3_fu_347_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="52" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="select_ln340_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="select_ln340_2_fu_357_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="53" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="select_ln388_1" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="select_ln388_1_fu_365_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="54" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="y_V_1" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="y_V_1_fu_373_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="55" filename="firmware/nnet_utils/nnet_activation.h" linenumber="255" name="zext_ln255_1" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="zext_ln255_1_fu_419_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="58" filename="firmware/nnet_utils/nnet_activation.h" linenumber="144" name="tmp_5" contextFuncName="softmax_idx_from_real_val&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="tmp_5_fu_381_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="59" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="select_ln340_4" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="select_ln340_4_fu_391_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="60" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="select_ln388_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="select_ln388_2_fu_399_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="61" filename="firmware/nnet_utils/nnet_activation.h" linenumber="245" name="y_V_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="y_V_2_fu_407_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="62" filename="firmware/nnet_utils/nnet_activation.h" linenumber="255" name="zext_ln255_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="zext_ln255_2_fu_423_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="65" filename="firmware/nnet_utils/nnet_common.h" linenumber="50" name="add_ln703" contextFuncName="operator()" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="add_ln703_fu_427_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="66" filename="firmware/nnet_utils/nnet_common.h" linenumber="50" name="exp_sum_V" contextFuncName="operator()" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="exp_sum_V_fu_431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="67" filename="firmware/nnet_utils/nnet_activation.h" linenumber="144" name="y_V_3" contextFuncName="softmax_idx_from_real_val&lt;ap_fixed&lt;18, 8, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="y_V_3_reg_605" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="68" filename="firmware/nnet_utils/nnet_activation.h" linenumber="265" name="zext_ln265" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="zext_ln265_fu_446_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="71" filename="firmware/nnet_utils/nnet_activation.h" linenumber="268" name="sext_ln1116" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="sext_ln1116_fu_450_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="73" filename="firmware/nnet_utils/nnet_activation.h" linenumber="268" name="mul_ln1118" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="myproject_mul_mul_18s_18s_27_3_1_U70" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="74" filename="firmware/nnet_utils/nnet_activation.h" linenumber="268" name="res_0_V_write_assign" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="ap_return_0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="76" filename="firmware/nnet_utils/nnet_activation.h" linenumber="268" name="mul_ln1118_1" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="myproject_mul_mul_18s_18s_27_3_1_U71" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="77" filename="firmware/nnet_utils/nnet_activation.h" linenumber="268" name="res_1_V_write_assign" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="ap_return_1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="79" filename="firmware/nnet_utils/nnet_activation.h" linenumber="268" name="mul_ln1118_2" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="myproject_mul_mul_18s_18s_27_3_1_U72" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="80" filename="firmware/nnet_utils/nnet_activation.h" linenumber="268" name="res_2_V_write_assign" contextFuncName="softmax_stable&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="softmax_stable&lt;ap_fixed,ap_fixed&lt;16,3,5,3,0&gt;,softmax_config10&gt;" rtlName="ap_return_2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"&gt;&lt;\/item&gt;
<item  id="35" filename="firmware/myproject.cpp" linenumber="43" name="call_ret1" contextFuncName="myproject" moduleName="myproject" rtlName="call_ret1_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config4_s_fu_123" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"><\/item>
<item  id="52" filename="firmware/nnet_utils/nnet_dense.h" linenumber="41" name="call_ret2" contextFuncName="dense&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config5&gt;" moduleName="myproject" rtlName="grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_75" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"><\/item>
<item  id="71" filename="firmware/myproject.cpp" linenumber="51" name="call_ret3" contextFuncName="myproject" moduleName="myproject" rtlName="call_ret3_relu_ap_fixed_16_6_5_3_0_ap_ufixed_5_0_4_0_0_relu_config7_s_fu_101" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"><\/item>
<item  id="90" filename="firmware/nnet_utils/nnet_dense.h" linenumber="41" name="call_ret4" contextFuncName="dense&lt;ap_ufixed&lt;5, 0, 4, 0, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, config8&gt;" moduleName="myproject" rtlName="grp_dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config8_0_0_0_0_fu_143" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"><\/item>
<item  id="94" filename="firmware/nnet_utils/nnet_activation.h" linenumber="386" name="call_ret5" contextFuncName="softmax&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 3, 5, 3, 0&gt;, softmax_config10&gt;" moduleName="myproject" rtlName="grp_softmax_stable_ap_fixed_ap_fixed_16_3_5_3_0_softmax_config10_s_fu_165" latency="10" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/enric/University/NN-on-FPGA/hls4ml_Models/Basket/best_model/hls_prj"><\/item>
</annotationInfo>
