digraph "CFG for '_Z13convolution2DPKfS0_Pfi' function" {
	label="CFG for '_Z13convolution2DPKfS0_Pfi' function";

	Node0x5529240 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 2, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %14, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %21 = add i32 %19, %20\l  %22 = mul nsw i32 %13, %3\l  %23 = add nsw i32 %22, %21\l  %24 = icmp slt i32 %13, %3\l  %25 = icmp slt i32 %21, %3\l  %26 = select i1 %24, i1 %25, i1 false\l  br i1 %26, label %27, label %172\l|{<s0>T|<s1>F}}"];
	Node0x5529240:s0 -> Node0x552ce00;
	Node0x5529240:s1 -> Node0x552ce90;
	Node0x552ce00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%27:\l27:                                               \l  %28 = add nsw i32 %13, -1\l  %29 = add nsw i32 %21, -1\l  %30 = icmp sgt i32 %13, 0\l  %31 = mul nsw i32 %28, %3\l  br i1 %30, label %128, label %140\l|{<s0>T|<s1>F}}"];
	Node0x552ce00:s0 -> Node0x552d270;
	Node0x552ce00:s1 -> Node0x552d2c0;
	Node0x552d400 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%32:\l32:                                               \l  %33 = icmp sgt i32 %21, 0\l  %34 = icmp sle i32 %21, %3\l  %35 = select i1 %33, i1 %34, i1 false\l  br i1 %35, label %36, label %45\l|{<s0>T|<s1>F}}"];
	Node0x552d400:s0 -> Node0x552b440;
	Node0x552d400:s1 -> Node0x552d7e0;
	Node0x552b440 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%36:\l36:                                               \l  %37 = add nsw i32 %29, %22\l  %38 = sext i32 %37 to i64\l  %39 = getelementptr inbounds float, float addrspace(1)* %0, i64 %38\l  %40 = load float, float addrspace(1)* %39, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %41 = getelementptr inbounds float, float addrspace(1)* %1, i64 3\l  %42 = load float, float addrspace(1)* %41, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %43 = fmul contract float %40, %42\l  %44 = fadd contract float %170, %43\l  br label %45\l}"];
	Node0x552b440 -> Node0x552d7e0;
	Node0x552d7e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%45:\l45:                                               \l  %46 = phi float [ %44, %36 ], [ %170, %32 ], [ %170, %169 ]\l  %47 = icmp sgt i32 %21, -1\l  %48 = select i1 %171, i1 %47, i1 false\l  br i1 %48, label %49, label %57\l|{<s0>T|<s1>F}}"];
	Node0x552d7e0:s0 -> Node0x552e8e0;
	Node0x552d7e0:s1 -> Node0x552e970;
	Node0x552e8e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%49:\l49:                                               \l  %50 = sext i32 %23 to i64\l  %51 = getelementptr inbounds float, float addrspace(1)* %0, i64 %50\l  %52 = load float, float addrspace(1)* %51, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %53 = getelementptr inbounds float, float addrspace(1)* %1, i64 4\l  %54 = load float, float addrspace(1)* %53, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %55 = fmul contract float %52, %54\l  %56 = fadd contract float %46, %55\l  br label %57\l}"];
	Node0x552e8e0 -> Node0x552e970;
	Node0x552e970 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%57:\l57:                                               \l  %58 = phi float [ %56, %49 ], [ %46, %45 ]\l  %59 = add nsw i32 %21, 1\l  br i1 %171, label %60, label %73\l|{<s0>T|<s1>F}}"];
	Node0x552e970:s0 -> Node0x552f080;
	Node0x552e970:s1 -> Node0x552f0d0;
	Node0x552f080 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%60:\l60:                                               \l  %61 = icmp sgt i32 %21, -2\l  %62 = icmp slt i32 %59, %3\l  %63 = select i1 %61, i1 %62, i1 false\l  br i1 %63, label %64, label %73\l|{<s0>T|<s1>F}}"];
	Node0x552f080:s0 -> Node0x552f410;
	Node0x552f080:s1 -> Node0x552f0d0;
	Node0x552f410 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%64:\l64:                                               \l  %65 = add nsw i32 %59, %22\l  %66 = sext i32 %65 to i64\l  %67 = getelementptr inbounds float, float addrspace(1)* %0, i64 %66\l  %68 = load float, float addrspace(1)* %67, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %69 = getelementptr inbounds float, float addrspace(1)* %1, i64 5\l  %70 = load float, float addrspace(1)* %69, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %71 = fmul contract float %68, %70\l  %72 = fadd contract float %58, %71\l  br label %73\l}"];
	Node0x552f410 -> Node0x552f0d0;
	Node0x552f0d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%73:\l73:                                               \l  %74 = phi float [ %72, %64 ], [ %58, %60 ], [ %58, %57 ]\l  %75 = add nsw i32 %13, 1\l  %76 = icmp sgt i32 %13, -2\l  %77 = icmp slt i32 %75, %3\l  %78 = mul nsw i32 %75, %3\l  br i1 %76, label %79, label %93\l|{<s0>T|<s1>F}}"];
	Node0x552f0d0:s0 -> Node0x552ff70;
	Node0x552f0d0:s1 -> Node0x552ffc0;
	Node0x552ff70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%79:\l79:                                               \l  %80 = icmp sgt i32 %21, 0\l  %81 = select i1 %77, i1 %80, i1 false\l  %82 = icmp sle i32 %21, %3\l  %83 = select i1 %81, i1 %82, i1 false\l  br i1 %83, label %84, label %93\l|{<s0>T|<s1>F}}"];
	Node0x552ff70:s0 -> Node0x5530380;
	Node0x552ff70:s1 -> Node0x552ffc0;
	Node0x5530380 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%84:\l84:                                               \l  %85 = add nsw i32 %29, %78\l  %86 = sext i32 %85 to i64\l  %87 = getelementptr inbounds float, float addrspace(1)* %0, i64 %86\l  %88 = load float, float addrspace(1)* %87, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %89 = getelementptr inbounds float, float addrspace(1)* %1, i64 6\l  %90 = load float, float addrspace(1)* %89, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %91 = fmul contract float %88, %90\l  %92 = fadd contract float %74, %91\l  br label %93\l}"];
	Node0x5530380 -> Node0x552ffc0;
	Node0x552ffc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%93:\l93:                                               \l  %94 = phi i1 [ false, %73 ], [ %77, %79 ], [ %77, %84 ]\l  %95 = phi float [ %74, %73 ], [ %74, %79 ], [ %92, %84 ]\l  %96 = icmp sgt i32 %21, -1\l  %97 = select i1 %94, i1 %96, i1 false\l  br i1 %97, label %98, label %107\l|{<s0>T|<s1>F}}"];
	Node0x552ffc0:s0 -> Node0x5530c50;
	Node0x552ffc0:s1 -> Node0x5530ca0;
	Node0x5530c50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%98:\l98:                                               \l  %99 = add nsw i32 %21, %78\l  %100 = sext i32 %99 to i64\l  %101 = getelementptr inbounds float, float addrspace(1)* %0, i64 %100\l  %102 = load float, float addrspace(1)* %101, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %103 = getelementptr inbounds float, float addrspace(1)* %1, i64 7\l  %104 = load float, float addrspace(1)* %103, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %105 = fmul contract float %102, %104\l  %106 = fadd contract float %95, %105\l  br label %107\l}"];
	Node0x5530c50 -> Node0x5530ca0;
	Node0x5530ca0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%107:\l107:                                              \l  %108 = phi float [ %106, %98 ], [ %95, %93 ]\l  %109 = add nsw i32 %21, 1\l  br i1 %76, label %110, label %124\l|{<s0>T|<s1>F}}"];
	Node0x5530ca0:s0 -> Node0x5531440;
	Node0x5530ca0:s1 -> Node0x5531490;
	Node0x5531440 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%110:\l110:                                              \l  %111 = icmp sgt i32 %21, -2\l  %112 = select i1 %77, i1 %111, i1 false\l  %113 = icmp slt i32 %109, %3\l  %114 = select i1 %112, i1 %113, i1 false\l  br i1 %114, label %115, label %124\l|{<s0>T|<s1>F}}"];
	Node0x5531440:s0 -> Node0x5531850;
	Node0x5531440:s1 -> Node0x5531490;
	Node0x5531850 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%115:\l115:                                              \l  %116 = add nsw i32 %109, %78\l  %117 = sext i32 %116 to i64\l  %118 = getelementptr inbounds float, float addrspace(1)* %0, i64 %117\l  %119 = load float, float addrspace(1)* %118, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %120 = getelementptr inbounds float, float addrspace(1)* %1, i64 8\l  %121 = load float, float addrspace(1)* %120, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %122 = fmul contract float %119, %121\l  %123 = fadd contract float %108, %122\l  br label %124\l}"];
	Node0x5531850 -> Node0x5531490;
	Node0x5531490 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%124:\l124:                                              \l  %125 = phi float [ %123, %115 ], [ %108, %110 ], [ %108, %107 ]\l  %126 = sext i32 %23 to i64\l  %127 = getelementptr inbounds float, float addrspace(1)* %2, i64 %126\l  store float %125, float addrspace(1)* %127, align 4, !tbaa !7\l  br label %172\l}"];
	Node0x5531490 -> Node0x552ce90;
	Node0x552d270 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%128:\l128:                                              \l  %129 = icmp sgt i32 %21, 0\l  %130 = icmp sle i32 %21, %3\l  %131 = select i1 %129, i1 %130, i1 false\l  br i1 %131, label %132, label %140\l|{<s0>T|<s1>F}}"];
	Node0x552d270:s0 -> Node0x552f6e0;
	Node0x552d270:s1 -> Node0x552d2c0;
	Node0x552f6e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%132:\l132:                                              \l  %133 = add nsw i32 %29, %31\l  %134 = sext i32 %133 to i64\l  %135 = getelementptr inbounds float, float addrspace(1)* %0, i64 %134\l  %136 = load float, float addrspace(1)* %135, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %137 = load float, float addrspace(1)* %1, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %138 = fmul contract float %136, %137\l  %139 = fadd contract float %138, 0.000000e+00\l  br label %140\l}"];
	Node0x552f6e0 -> Node0x552d2c0;
	Node0x552d2c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%140:\l140:                                              \l  %141 = phi float [ %139, %132 ], [ 0.000000e+00, %128 ], [ 0.000000e+00, %27\l... ]\l  %142 = icmp sgt i32 %21, -1\l  %143 = select i1 %30, i1 %142, i1 false\l  br i1 %143, label %144, label %153\l|{<s0>T|<s1>F}}"];
	Node0x552d2c0:s0 -> Node0x5533890;
	Node0x552d2c0:s1 -> Node0x55338e0;
	Node0x5533890 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%144:\l144:                                              \l  %145 = add nsw i32 %21, %31\l  %146 = sext i32 %145 to i64\l  %147 = getelementptr inbounds float, float addrspace(1)* %0, i64 %146\l  %148 = load float, float addrspace(1)* %147, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %149 = getelementptr inbounds float, float addrspace(1)* %1, i64 1\l  %150 = load float, float addrspace(1)* %149, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %151 = fmul contract float %148, %150\l  %152 = fadd contract float %141, %151\l  br label %153\l}"];
	Node0x5533890 -> Node0x55338e0;
	Node0x55338e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%153:\l153:                                              \l  %154 = phi float [ %152, %144 ], [ %141, %140 ]\l  %155 = add nsw i32 %21, 1\l  br i1 %30, label %156, label %169\l|{<s0>T|<s1>F}}"];
	Node0x55338e0:s0 -> Node0x5534080;
	Node0x55338e0:s1 -> Node0x552e610;
	Node0x5534080 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%156:\l156:                                              \l  %157 = icmp sgt i32 %21, -2\l  %158 = icmp slt i32 %155, %3\l  %159 = select i1 %157, i1 %158, i1 false\l  br i1 %159, label %160, label %169\l|{<s0>T|<s1>F}}"];
	Node0x5534080:s0 -> Node0x5534350;
	Node0x5534080:s1 -> Node0x552e610;
	Node0x5534350 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%160:\l160:                                              \l  %161 = add nsw i32 %155, %31\l  %162 = sext i32 %161 to i64\l  %163 = getelementptr inbounds float, float addrspace(1)* %0, i64 %162\l  %164 = load float, float addrspace(1)* %163, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %165 = getelementptr inbounds float, float addrspace(1)* %1, i64 2\l  %166 = load float, float addrspace(1)* %165, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %167 = fmul contract float %164, %166\l  %168 = fadd contract float %154, %167\l  br label %169\l}"];
	Node0x5534350 -> Node0x552e610;
	Node0x552e610 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%169:\l169:                                              \l  %170 = phi float [ %168, %160 ], [ %154, %156 ], [ %154, %153 ]\l  %171 = icmp sgt i32 %13, -1\l  br i1 %171, label %32, label %45\l|{<s0>T|<s1>F}}"];
	Node0x552e610:s0 -> Node0x552d400;
	Node0x552e610:s1 -> Node0x552d7e0;
	Node0x552ce90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%172:\l172:                                              \l  ret void\l}"];
}
