|GeneraterTop
CLK => CLK.IN7
DAC_CLK <= TLV5614_CTRL:dac.DAC_CLK
DAC_DIN <= TLV5614_CTRL:dac.DAC_DIN
DAC_FS <= TLV5614_CTRL:dac.DAC_FS
DAC_CS <= TLV5614_CTRL:dac.DAC_CS
DAC_LDAC <= TLV5614_CTRL:dac.DAC_LDAC
DAC_PD <= TLV5614_CTRL:dac.DAC_PD
Addr[0] => Addr[0].IN1
Addr[1] => Addr[1].IN1
Addr[2] => Addr[2].IN1
Addr[3] => Addr[3].IN1
Addr[4] => Addr[4].IN1
Addr[5] => Addr[5].IN1
Addr[6] => Addr[6].IN1
Addr[7] => Addr[7].IN1
DataByte[0] <> FSMC_CTRL:fsmc.DataByte
DataByte[1] <> FSMC_CTRL:fsmc.DataByte
DataByte[2] <> FSMC_CTRL:fsmc.DataByte
DataByte[3] <> FSMC_CTRL:fsmc.DataByte
DataByte[4] <> FSMC_CTRL:fsmc.DataByte
DataByte[5] <> FSMC_CTRL:fsmc.DataByte
DataByte[6] <> FSMC_CTRL:fsmc.DataByte
DataByte[7] <> FSMC_CTRL:fsmc.DataByte
DataByte[8] <> FSMC_CTRL:fsmc.DataByte
DataByte[9] <> FSMC_CTRL:fsmc.DataByte
DataByte[10] <> FSMC_CTRL:fsmc.DataByte
DataByte[11] <> FSMC_CTRL:fsmc.DataByte
DataByte[12] <> FSMC_CTRL:fsmc.DataByte
DataByte[13] <> FSMC_CTRL:fsmc.DataByte
DataByte[14] <> FSMC_CTRL:fsmc.DataByte
DataByte[15] <> FSMC_CTRL:fsmc.DataByte
WR_n => WR_n.IN1
RD_n => RD_n.IN1
CS_n => CS_n.IN1


|GeneraterTop|RST_Ctrl:res_ctrl
FPGA_CLK => cnt_rst[0].CLK
FPGA_CLK => cnt_rst[1].CLK
FPGA_CLK => cnt_rst[2].CLK
FPGA_CLK => cnt_rst[3].CLK
RST_n <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|GeneraterTop|FSMC_CTRL:fsmc
CLK => CLK.IN1
RST_n => addr[0].ACLR
RST_n => addr[1].ACLR
RST_n => addr[2].ACLR
RST_n => addr[3].ACLR
RST_n => addr[4].ACLR
RST_n => addr[5].ACLR
RST_n => addr[6].ACLR
RST_n => addr[7].ACLR
RST_n => ch4_duty[0].ACLR
RST_n => ch4_duty[1].ACLR
RST_n => ch4_duty[2].ACLR
RST_n => ch4_duty[3].ACLR
RST_n => ch4_duty[4].ACLR
RST_n => ch4_duty[5].ACLR
RST_n => ch4_duty[6].ACLR
RST_n => ch4_duty[7].ACLR
RST_n => ch4_freq[0].ACLR
RST_n => ch4_freq[1].ACLR
RST_n => ch4_freq[2].ACLR
RST_n => ch4_freq[3].ACLR
RST_n => ch4_freq[4].ACLR
RST_n => ch4_freq[5].ACLR
RST_n => ch4_freq[6].ACLR
RST_n => ch4_freq[7].ACLR
RST_n => ch4_amp[0].ACLR
RST_n => ch4_amp[1].ACLR
RST_n => ch4_amp[2].ACLR
RST_n => ch4_amp[3].ACLR
RST_n => ch4_amp[4].ACLR
RST_n => ch4_amp[5].ACLR
RST_n => ch4_amp[6].ACLR
RST_n => ch4_amp[7].ACLR
RST_n => ch4_wave[0].ACLR
RST_n => ch4_wave[1].ACLR
RST_n => ch4_wave[2].ACLR
RST_n => ch4_wave[3].ACLR
RST_n => ch4_wave[4].ACLR
RST_n => ch4_wave[5].ACLR
RST_n => ch4_wave[6].ACLR
RST_n => ch4_wave[7].ACLR
RST_n => ch3_duty[0].ACLR
RST_n => ch3_duty[1].ACLR
RST_n => ch3_duty[2].ACLR
RST_n => ch3_duty[3].ACLR
RST_n => ch3_duty[4].ACLR
RST_n => ch3_duty[5].ACLR
RST_n => ch3_duty[6].ACLR
RST_n => ch3_duty[7].ACLR
RST_n => ch3_freq[0].ACLR
RST_n => ch3_freq[1].ACLR
RST_n => ch3_freq[2].ACLR
RST_n => ch3_freq[3].ACLR
RST_n => ch3_freq[4].ACLR
RST_n => ch3_freq[5].ACLR
RST_n => ch3_freq[6].ACLR
RST_n => ch3_freq[7].ACLR
RST_n => ch3_amp[0].ACLR
RST_n => ch3_amp[1].ACLR
RST_n => ch3_amp[2].ACLR
RST_n => ch3_amp[3].ACLR
RST_n => ch3_amp[4].ACLR
RST_n => ch3_amp[5].ACLR
RST_n => ch3_amp[6].ACLR
RST_n => ch3_amp[7].ACLR
RST_n => ch3_wave[0].ACLR
RST_n => ch3_wave[1].ACLR
RST_n => ch3_wave[2].ACLR
RST_n => ch3_wave[3].ACLR
RST_n => ch3_wave[4].ACLR
RST_n => ch3_wave[5].ACLR
RST_n => ch3_wave[6].ACLR
RST_n => ch3_wave[7].ACLR
RST_n => ch2_duty[0].ACLR
RST_n => ch2_duty[1].ACLR
RST_n => ch2_duty[2].ACLR
RST_n => ch2_duty[3].ACLR
RST_n => ch2_duty[4].ACLR
RST_n => ch2_duty[5].ACLR
RST_n => ch2_duty[6].ACLR
RST_n => ch2_duty[7].ACLR
RST_n => ch2_freq[0].ACLR
RST_n => ch2_freq[1].ACLR
RST_n => ch2_freq[2].ACLR
RST_n => ch2_freq[3].ACLR
RST_n => ch2_freq[4].ACLR
RST_n => ch2_freq[5].ACLR
RST_n => ch2_freq[6].ACLR
RST_n => ch2_freq[7].ACLR
RST_n => ch2_amp[0].ACLR
RST_n => ch2_amp[1].ACLR
RST_n => ch2_amp[2].ACLR
RST_n => ch2_amp[3].ACLR
RST_n => ch2_amp[4].ACLR
RST_n => ch2_amp[5].ACLR
RST_n => ch2_amp[6].ACLR
RST_n => ch2_amp[7].ACLR
RST_n => ch2_wave[0].ACLR
RST_n => ch2_wave[1].ACLR
RST_n => ch2_wave[2].ACLR
RST_n => ch2_wave[3].ACLR
RST_n => ch2_wave[4].ACLR
RST_n => ch2_wave[5].ACLR
RST_n => ch2_wave[6].ACLR
RST_n => ch2_wave[7].ACLR
RST_n => ch1_duty[0].ACLR
RST_n => ch1_duty[1].ACLR
RST_n => ch1_duty[2].ACLR
RST_n => ch1_duty[3].ACLR
RST_n => ch1_duty[4].ACLR
RST_n => ch1_duty[5].ACLR
RST_n => ch1_duty[6].ACLR
RST_n => ch1_duty[7].ACLR
RST_n => ch1_freq[0].ACLR
RST_n => ch1_freq[1].ACLR
RST_n => ch1_freq[2].ACLR
RST_n => ch1_freq[3].ACLR
RST_n => ch1_freq[4].ACLR
RST_n => ch1_freq[5].ACLR
RST_n => ch1_freq[6].ACLR
RST_n => ch1_freq[7].ACLR
RST_n => ch1_amp[0].ACLR
RST_n => ch1_amp[1].ACLR
RST_n => ch1_amp[2].ACLR
RST_n => ch1_amp[3].ACLR
RST_n => ch1_amp[4].ACLR
RST_n => ch1_amp[5].ACLR
RST_n => ch1_amp[6].ACLR
RST_n => ch1_amp[7].ACLR
RST_n => ch1_wave[0].ACLR
RST_n => ch1_wave[1].ACLR
RST_n => ch1_wave[2].ACLR
RST_n => ch1_wave[3].ACLR
RST_n => ch1_wave[4].ACLR
RST_n => ch1_wave[5].ACLR
RST_n => ch1_wave[6].ACLR
RST_n => ch1_wave[7].ACLR
RST_n => cnt_clk[0].ACLR
RST_n => cnt_clk[1].ACLR
RST_n => cnt_clk[2].ACLR
RST_n => cnt_clk[3].ACLR
RST_n => cnt_clk[4].ACLR
RST_n => cnt_clk[5].ACLR
RST_n => cnt_clk[6].ACLR
RST_n => cnt_clk[7].ACLR
RST_n => cnt_clk[8].ACLR
RST_n => cnt_clk[9].ACLR
RST_n => cnt_clk[10].ACLR
RST_n => cnt_clk[11].ACLR
RST_n => cnt_clk[12].ACLR
RST_n => cnt_clk[13].ACLR
RST_n => cnt_clk[14].ACLR
RST_n => cnt_clk[15].ACLR
RST_n => clk_100khz.ACLR
Addr[0] => RAM_Addr.DATAA
Addr[1] => RAM_Addr.DATAA
Addr[2] => RAM_Addr.DATAA
Addr[3] => RAM_Addr.DATAA
Addr[4] => RAM_Addr.DATAA
Addr[5] => RAM_Addr.DATAA
Addr[6] => RAM_Addr.DATAA
Addr[7] => RAM_Addr.DATAA
DataByte[0] <> FSMC_RAM:ram.data
DataByte[0] <> DataByte[0]
DataByte[1] <> FSMC_RAM:ram.data
DataByte[1] <> DataByte[1]
DataByte[2] <> FSMC_RAM:ram.data
DataByte[2] <> DataByte[2]
DataByte[3] <> FSMC_RAM:ram.data
DataByte[3] <> DataByte[3]
DataByte[4] <> FSMC_RAM:ram.data
DataByte[4] <> DataByte[4]
DataByte[5] <> FSMC_RAM:ram.data
DataByte[5] <> DataByte[5]
DataByte[6] <> FSMC_RAM:ram.data
DataByte[6] <> DataByte[6]
DataByte[7] <> FSMC_RAM:ram.data
DataByte[7] <> DataByte[7]
DataByte[8] <> FSMC_RAM:ram.data
DataByte[8] <> DataByte[8]
DataByte[9] <> FSMC_RAM:ram.data
DataByte[9] <> DataByte[9]
DataByte[10] <> FSMC_RAM:ram.data
DataByte[10] <> DataByte[10]
DataByte[11] <> FSMC_RAM:ram.data
DataByte[11] <> DataByte[11]
DataByte[12] <> FSMC_RAM:ram.data
DataByte[12] <> DataByte[12]
DataByte[13] <> FSMC_RAM:ram.data
DataByte[13] <> DataByte[13]
DataByte[14] <> FSMC_RAM:ram.data
DataByte[14] <> DataByte[14]
DataByte[15] <> FSMC_RAM:ram.data
DataByte[15] <> DataByte[15]
WR_n => WR.IN0
RD_n => RD.IN0
CS_n => RD.IN1
CS_n => WR.IN1
CS_n => RAM_Addr.OUTPUTSELECT
CS_n => RAM_Addr.OUTPUTSELECT
CS_n => RAM_Addr.OUTPUTSELECT
CS_n => RAM_Addr.OUTPUTSELECT
CS_n => RAM_Addr.OUTPUTSELECT
CS_n => RAM_Addr.OUTPUTSELECT
CS_n => RAM_Addr.OUTPUTSELECT
CS_n => RAM_Addr.OUTPUTSELECT
CH1_Wave[0] <= ch1_wave[0].DB_MAX_OUTPUT_PORT_TYPE
CH1_Wave[1] <= ch1_wave[1].DB_MAX_OUTPUT_PORT_TYPE
CH1_Wave[2] <= ch1_wave[2].DB_MAX_OUTPUT_PORT_TYPE
CH1_Wave[3] <= ch1_wave[3].DB_MAX_OUTPUT_PORT_TYPE
CH1_Wave[4] <= ch1_wave[4].DB_MAX_OUTPUT_PORT_TYPE
CH1_Wave[5] <= ch1_wave[5].DB_MAX_OUTPUT_PORT_TYPE
CH1_Wave[6] <= ch1_wave[6].DB_MAX_OUTPUT_PORT_TYPE
CH1_Wave[7] <= ch1_wave[7].DB_MAX_OUTPUT_PORT_TYPE
CH1_Amp[0] <= ch1_amp[0].DB_MAX_OUTPUT_PORT_TYPE
CH1_Amp[1] <= ch1_amp[1].DB_MAX_OUTPUT_PORT_TYPE
CH1_Amp[2] <= ch1_amp[2].DB_MAX_OUTPUT_PORT_TYPE
CH1_Amp[3] <= ch1_amp[3].DB_MAX_OUTPUT_PORT_TYPE
CH1_Amp[4] <= ch1_amp[4].DB_MAX_OUTPUT_PORT_TYPE
CH1_Amp[5] <= ch1_amp[5].DB_MAX_OUTPUT_PORT_TYPE
CH1_Amp[6] <= ch1_amp[6].DB_MAX_OUTPUT_PORT_TYPE
CH1_Amp[7] <= ch1_amp[7].DB_MAX_OUTPUT_PORT_TYPE
CH1_Freq[0] <= ch1_freq[0].DB_MAX_OUTPUT_PORT_TYPE
CH1_Freq[1] <= ch1_freq[1].DB_MAX_OUTPUT_PORT_TYPE
CH1_Freq[2] <= ch1_freq[2].DB_MAX_OUTPUT_PORT_TYPE
CH1_Freq[3] <= ch1_freq[3].DB_MAX_OUTPUT_PORT_TYPE
CH1_Freq[4] <= ch1_freq[4].DB_MAX_OUTPUT_PORT_TYPE
CH1_Freq[5] <= ch1_freq[5].DB_MAX_OUTPUT_PORT_TYPE
CH1_Freq[6] <= ch1_freq[6].DB_MAX_OUTPUT_PORT_TYPE
CH1_Freq[7] <= ch1_freq[7].DB_MAX_OUTPUT_PORT_TYPE
CH1_Duty[0] <= ch1_duty[0].DB_MAX_OUTPUT_PORT_TYPE
CH1_Duty[1] <= ch1_duty[1].DB_MAX_OUTPUT_PORT_TYPE
CH1_Duty[2] <= ch1_duty[2].DB_MAX_OUTPUT_PORT_TYPE
CH1_Duty[3] <= ch1_duty[3].DB_MAX_OUTPUT_PORT_TYPE
CH1_Duty[4] <= ch1_duty[4].DB_MAX_OUTPUT_PORT_TYPE
CH1_Duty[5] <= ch1_duty[5].DB_MAX_OUTPUT_PORT_TYPE
CH1_Duty[6] <= ch1_duty[6].DB_MAX_OUTPUT_PORT_TYPE
CH1_Duty[7] <= ch1_duty[7].DB_MAX_OUTPUT_PORT_TYPE
CH2_Wave[0] <= ch2_wave[0].DB_MAX_OUTPUT_PORT_TYPE
CH2_Wave[1] <= ch2_wave[1].DB_MAX_OUTPUT_PORT_TYPE
CH2_Wave[2] <= ch2_wave[2].DB_MAX_OUTPUT_PORT_TYPE
CH2_Wave[3] <= ch2_wave[3].DB_MAX_OUTPUT_PORT_TYPE
CH2_Wave[4] <= ch2_wave[4].DB_MAX_OUTPUT_PORT_TYPE
CH2_Wave[5] <= ch2_wave[5].DB_MAX_OUTPUT_PORT_TYPE
CH2_Wave[6] <= ch2_wave[6].DB_MAX_OUTPUT_PORT_TYPE
CH2_Wave[7] <= ch2_wave[7].DB_MAX_OUTPUT_PORT_TYPE
CH2_Amp[0] <= ch2_amp[0].DB_MAX_OUTPUT_PORT_TYPE
CH2_Amp[1] <= ch2_amp[1].DB_MAX_OUTPUT_PORT_TYPE
CH2_Amp[2] <= ch2_amp[2].DB_MAX_OUTPUT_PORT_TYPE
CH2_Amp[3] <= ch2_amp[3].DB_MAX_OUTPUT_PORT_TYPE
CH2_Amp[4] <= ch2_amp[4].DB_MAX_OUTPUT_PORT_TYPE
CH2_Amp[5] <= ch2_amp[5].DB_MAX_OUTPUT_PORT_TYPE
CH2_Amp[6] <= ch2_amp[6].DB_MAX_OUTPUT_PORT_TYPE
CH2_Amp[7] <= ch2_amp[7].DB_MAX_OUTPUT_PORT_TYPE
CH2_Freq[0] <= ch2_freq[0].DB_MAX_OUTPUT_PORT_TYPE
CH2_Freq[1] <= ch2_freq[1].DB_MAX_OUTPUT_PORT_TYPE
CH2_Freq[2] <= ch2_freq[2].DB_MAX_OUTPUT_PORT_TYPE
CH2_Freq[3] <= ch2_freq[3].DB_MAX_OUTPUT_PORT_TYPE
CH2_Freq[4] <= ch2_freq[4].DB_MAX_OUTPUT_PORT_TYPE
CH2_Freq[5] <= ch2_freq[5].DB_MAX_OUTPUT_PORT_TYPE
CH2_Freq[6] <= ch2_freq[6].DB_MAX_OUTPUT_PORT_TYPE
CH2_Freq[7] <= ch2_freq[7].DB_MAX_OUTPUT_PORT_TYPE
CH2_Duty[0] <= ch2_duty[0].DB_MAX_OUTPUT_PORT_TYPE
CH2_Duty[1] <= ch2_duty[1].DB_MAX_OUTPUT_PORT_TYPE
CH2_Duty[2] <= ch2_duty[2].DB_MAX_OUTPUT_PORT_TYPE
CH2_Duty[3] <= ch2_duty[3].DB_MAX_OUTPUT_PORT_TYPE
CH2_Duty[4] <= ch2_duty[4].DB_MAX_OUTPUT_PORT_TYPE
CH2_Duty[5] <= ch2_duty[5].DB_MAX_OUTPUT_PORT_TYPE
CH2_Duty[6] <= ch2_duty[6].DB_MAX_OUTPUT_PORT_TYPE
CH2_Duty[7] <= ch2_duty[7].DB_MAX_OUTPUT_PORT_TYPE
CH3_Wave[0] <= ch3_wave[0].DB_MAX_OUTPUT_PORT_TYPE
CH3_Wave[1] <= ch3_wave[1].DB_MAX_OUTPUT_PORT_TYPE
CH3_Wave[2] <= ch3_wave[2].DB_MAX_OUTPUT_PORT_TYPE
CH3_Wave[3] <= ch3_wave[3].DB_MAX_OUTPUT_PORT_TYPE
CH3_Wave[4] <= ch3_wave[4].DB_MAX_OUTPUT_PORT_TYPE
CH3_Wave[5] <= ch3_wave[5].DB_MAX_OUTPUT_PORT_TYPE
CH3_Wave[6] <= ch3_wave[6].DB_MAX_OUTPUT_PORT_TYPE
CH3_Wave[7] <= ch3_wave[7].DB_MAX_OUTPUT_PORT_TYPE
CH3_Amp[0] <= ch3_amp[0].DB_MAX_OUTPUT_PORT_TYPE
CH3_Amp[1] <= ch3_amp[1].DB_MAX_OUTPUT_PORT_TYPE
CH3_Amp[2] <= ch3_amp[2].DB_MAX_OUTPUT_PORT_TYPE
CH3_Amp[3] <= ch3_amp[3].DB_MAX_OUTPUT_PORT_TYPE
CH3_Amp[4] <= ch3_amp[4].DB_MAX_OUTPUT_PORT_TYPE
CH3_Amp[5] <= ch3_amp[5].DB_MAX_OUTPUT_PORT_TYPE
CH3_Amp[6] <= ch3_amp[6].DB_MAX_OUTPUT_PORT_TYPE
CH3_Amp[7] <= ch3_amp[7].DB_MAX_OUTPUT_PORT_TYPE
CH3_Freq[0] <= ch3_freq[0].DB_MAX_OUTPUT_PORT_TYPE
CH3_Freq[1] <= ch3_freq[1].DB_MAX_OUTPUT_PORT_TYPE
CH3_Freq[2] <= ch3_freq[2].DB_MAX_OUTPUT_PORT_TYPE
CH3_Freq[3] <= ch3_freq[3].DB_MAX_OUTPUT_PORT_TYPE
CH3_Freq[4] <= ch3_freq[4].DB_MAX_OUTPUT_PORT_TYPE
CH3_Freq[5] <= ch3_freq[5].DB_MAX_OUTPUT_PORT_TYPE
CH3_Freq[6] <= ch3_freq[6].DB_MAX_OUTPUT_PORT_TYPE
CH3_Freq[7] <= ch3_freq[7].DB_MAX_OUTPUT_PORT_TYPE
CH3_Duty[0] <= ch3_duty[0].DB_MAX_OUTPUT_PORT_TYPE
CH3_Duty[1] <= ch3_duty[1].DB_MAX_OUTPUT_PORT_TYPE
CH3_Duty[2] <= ch3_duty[2].DB_MAX_OUTPUT_PORT_TYPE
CH3_Duty[3] <= ch3_duty[3].DB_MAX_OUTPUT_PORT_TYPE
CH3_Duty[4] <= ch3_duty[4].DB_MAX_OUTPUT_PORT_TYPE
CH3_Duty[5] <= ch3_duty[5].DB_MAX_OUTPUT_PORT_TYPE
CH3_Duty[6] <= ch3_duty[6].DB_MAX_OUTPUT_PORT_TYPE
CH3_Duty[7] <= ch3_duty[7].DB_MAX_OUTPUT_PORT_TYPE
CH4_Wave[0] <= ch4_wave[0].DB_MAX_OUTPUT_PORT_TYPE
CH4_Wave[1] <= ch4_wave[1].DB_MAX_OUTPUT_PORT_TYPE
CH4_Wave[2] <= ch4_wave[2].DB_MAX_OUTPUT_PORT_TYPE
CH4_Wave[3] <= ch4_wave[3].DB_MAX_OUTPUT_PORT_TYPE
CH4_Wave[4] <= ch4_wave[4].DB_MAX_OUTPUT_PORT_TYPE
CH4_Wave[5] <= ch4_wave[5].DB_MAX_OUTPUT_PORT_TYPE
CH4_Wave[6] <= ch4_wave[6].DB_MAX_OUTPUT_PORT_TYPE
CH4_Wave[7] <= ch4_wave[7].DB_MAX_OUTPUT_PORT_TYPE
CH4_Amp[0] <= ch4_amp[0].DB_MAX_OUTPUT_PORT_TYPE
CH4_Amp[1] <= ch4_amp[1].DB_MAX_OUTPUT_PORT_TYPE
CH4_Amp[2] <= ch4_amp[2].DB_MAX_OUTPUT_PORT_TYPE
CH4_Amp[3] <= ch4_amp[3].DB_MAX_OUTPUT_PORT_TYPE
CH4_Amp[4] <= ch4_amp[4].DB_MAX_OUTPUT_PORT_TYPE
CH4_Amp[5] <= ch4_amp[5].DB_MAX_OUTPUT_PORT_TYPE
CH4_Amp[6] <= ch4_amp[6].DB_MAX_OUTPUT_PORT_TYPE
CH4_Amp[7] <= ch4_amp[7].DB_MAX_OUTPUT_PORT_TYPE
CH4_Freq[0] <= ch4_freq[0].DB_MAX_OUTPUT_PORT_TYPE
CH4_Freq[1] <= ch4_freq[1].DB_MAX_OUTPUT_PORT_TYPE
CH4_Freq[2] <= ch4_freq[2].DB_MAX_OUTPUT_PORT_TYPE
CH4_Freq[3] <= ch4_freq[3].DB_MAX_OUTPUT_PORT_TYPE
CH4_Freq[4] <= ch4_freq[4].DB_MAX_OUTPUT_PORT_TYPE
CH4_Freq[5] <= ch4_freq[5].DB_MAX_OUTPUT_PORT_TYPE
CH4_Freq[6] <= ch4_freq[6].DB_MAX_OUTPUT_PORT_TYPE
CH4_Freq[7] <= ch4_freq[7].DB_MAX_OUTPUT_PORT_TYPE
CH4_Duty[0] <= ch4_duty[0].DB_MAX_OUTPUT_PORT_TYPE
CH4_Duty[1] <= ch4_duty[1].DB_MAX_OUTPUT_PORT_TYPE
CH4_Duty[2] <= ch4_duty[2].DB_MAX_OUTPUT_PORT_TYPE
CH4_Duty[3] <= ch4_duty[3].DB_MAX_OUTPUT_PORT_TYPE
CH4_Duty[4] <= ch4_duty[4].DB_MAX_OUTPUT_PORT_TYPE
CH4_Duty[5] <= ch4_duty[5].DB_MAX_OUTPUT_PORT_TYPE
CH4_Duty[6] <= ch4_duty[6].DB_MAX_OUTPUT_PORT_TYPE
CH4_Duty[7] <= ch4_duty[7].DB_MAX_OUTPUT_PORT_TYPE


|GeneraterTop|FSMC_CTRL:fsmc|PLL:pll
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|GeneraterTop|FSMC_CTRL:fsmc|PLL:pll|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|GeneraterTop|FSMC_CTRL:fsmc|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|GeneraterTop|FSMC_CTRL:fsmc|FSMC_RAM:ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|GeneraterTop|FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component
wren_a => altsyncram_9rj1:auto_generated.wren_a
rden_a => altsyncram_9rj1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_9rj1:auto_generated.data_a[0]
data_a[1] => altsyncram_9rj1:auto_generated.data_a[1]
data_a[2] => altsyncram_9rj1:auto_generated.data_a[2]
data_a[3] => altsyncram_9rj1:auto_generated.data_a[3]
data_a[4] => altsyncram_9rj1:auto_generated.data_a[4]
data_a[5] => altsyncram_9rj1:auto_generated.data_a[5]
data_a[6] => altsyncram_9rj1:auto_generated.data_a[6]
data_a[7] => altsyncram_9rj1:auto_generated.data_a[7]
data_a[8] => altsyncram_9rj1:auto_generated.data_a[8]
data_a[9] => altsyncram_9rj1:auto_generated.data_a[9]
data_a[10] => altsyncram_9rj1:auto_generated.data_a[10]
data_a[11] => altsyncram_9rj1:auto_generated.data_a[11]
data_a[12] => altsyncram_9rj1:auto_generated.data_a[12]
data_a[13] => altsyncram_9rj1:auto_generated.data_a[13]
data_a[14] => altsyncram_9rj1:auto_generated.data_a[14]
data_a[15] => altsyncram_9rj1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9rj1:auto_generated.address_a[0]
address_a[1] => altsyncram_9rj1:auto_generated.address_a[1]
address_a[2] => altsyncram_9rj1:auto_generated.address_a[2]
address_a[3] => altsyncram_9rj1:auto_generated.address_a[3]
address_a[4] => altsyncram_9rj1:auto_generated.address_a[4]
address_a[5] => altsyncram_9rj1:auto_generated.address_a[5]
address_a[6] => altsyncram_9rj1:auto_generated.address_a[6]
address_a[7] => altsyncram_9rj1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9rj1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9rj1:auto_generated.q_a[0]
q_a[1] <= altsyncram_9rj1:auto_generated.q_a[1]
q_a[2] <= altsyncram_9rj1:auto_generated.q_a[2]
q_a[3] <= altsyncram_9rj1:auto_generated.q_a[3]
q_a[4] <= altsyncram_9rj1:auto_generated.q_a[4]
q_a[5] <= altsyncram_9rj1:auto_generated.q_a[5]
q_a[6] <= altsyncram_9rj1:auto_generated.q_a[6]
q_a[7] <= altsyncram_9rj1:auto_generated.q_a[7]
q_a[8] <= altsyncram_9rj1:auto_generated.q_a[8]
q_a[9] <= altsyncram_9rj1:auto_generated.q_a[9]
q_a[10] <= altsyncram_9rj1:auto_generated.q_a[10]
q_a[11] <= altsyncram_9rj1:auto_generated.q_a[11]
q_a[12] <= altsyncram_9rj1:auto_generated.q_a[12]
q_a[13] <= altsyncram_9rj1:auto_generated.q_a[13]
q_a[14] <= altsyncram_9rj1:auto_generated.q_a[14]
q_a[15] <= altsyncram_9rj1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GeneraterTop|FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated
address_a[0] => altsyncram_64a2:altsyncram1.address_a[0]
address_a[1] => altsyncram_64a2:altsyncram1.address_a[1]
address_a[2] => altsyncram_64a2:altsyncram1.address_a[2]
address_a[3] => altsyncram_64a2:altsyncram1.address_a[3]
address_a[4] => altsyncram_64a2:altsyncram1.address_a[4]
address_a[5] => altsyncram_64a2:altsyncram1.address_a[5]
address_a[6] => altsyncram_64a2:altsyncram1.address_a[6]
address_a[7] => altsyncram_64a2:altsyncram1.address_a[7]
clock0 => altsyncram_64a2:altsyncram1.clock0
data_a[0] => altsyncram_64a2:altsyncram1.data_a[0]
data_a[1] => altsyncram_64a2:altsyncram1.data_a[1]
data_a[2] => altsyncram_64a2:altsyncram1.data_a[2]
data_a[3] => altsyncram_64a2:altsyncram1.data_a[3]
data_a[4] => altsyncram_64a2:altsyncram1.data_a[4]
data_a[5] => altsyncram_64a2:altsyncram1.data_a[5]
data_a[6] => altsyncram_64a2:altsyncram1.data_a[6]
data_a[7] => altsyncram_64a2:altsyncram1.data_a[7]
data_a[8] => altsyncram_64a2:altsyncram1.data_a[8]
data_a[9] => altsyncram_64a2:altsyncram1.data_a[9]
data_a[10] => altsyncram_64a2:altsyncram1.data_a[10]
data_a[11] => altsyncram_64a2:altsyncram1.data_a[11]
data_a[12] => altsyncram_64a2:altsyncram1.data_a[12]
data_a[13] => altsyncram_64a2:altsyncram1.data_a[13]
data_a[14] => altsyncram_64a2:altsyncram1.data_a[14]
data_a[15] => altsyncram_64a2:altsyncram1.data_a[15]
q_a[0] <= altsyncram_64a2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_64a2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_64a2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_64a2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_64a2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_64a2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_64a2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_64a2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_64a2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_64a2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_64a2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_64a2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_64a2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_64a2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_64a2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_64a2:altsyncram1.q_a[15]
rden_a => altsyncram_64a2:altsyncram1.rden_a
wren_a => altsyncram_64a2:altsyncram1.wren_a


|GeneraterTop|FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|altsyncram_64a2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
rden_a => ram_block3a8.PORTARE
rden_a => ram_block3a9.PORTARE
rden_a => ram_block3a10.PORTARE
rden_a => ram_block3a11.PORTARE
rden_a => ram_block3a12.PORTARE
rden_a => ram_block3a13.PORTARE
rden_a => ram_block3a14.PORTARE
rden_a => ram_block3a15.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|GeneraterTop|FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|GeneraterTop|FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]


|GeneraterTop|FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN


|GeneraterTop|FSMC_CTRL:fsmc|FSMC_RAM:ram|altsyncram:altsyncram_component|altsyncram_9rj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|GeneraterTop|TLV5614_CTRL:dac
CLK => dac_work.CLK
CLK => CTRL_Word[0].CLK
CLK => CTRL_Word[1].CLK
CLK => CTRL_Word[2].CLK
CLK => CTRL_Word[3].CLK
CLK => CTRL_Word[4].CLK
CLK => CTRL_Word[5].CLK
CLK => CTRL_Word[6].CLK
CLK => CTRL_Word[7].CLK
CLK => CTRL_Word[8].CLK
CLK => CTRL_Word[9].CLK
CLK => CTRL_Word[10].CLK
CLK => CTRL_Word[11].CLK
CLK => CTRL_Word[12].CLK
CLK => CTRL_Word[13].CLK
CLK => CTRL_Word[14].CLK
CLK => CTRL_Word[15].CLK
CLK => dac_cnt[0].CLK
CLK => dac_cnt[1].CLK
CLK => dac_cnt[2].CLK
CLK => dac_cnt[3].CLK
CLK => dac_cnt[4].CLK
CLK => dac_cnt[5].CLK
CLK => dac_cnt[6].CLK
CLK => dac_cnt[7].CLK
CLK => dac_cnt[8].CLK
CLK => dac_cnt[9].CLK
CLK => dac_ldac.CLK
CLK => updatedone.CLK
CLK => dac_cs.CLK
CLK => dac_fs.CLK
CLK => dac_din.CLK
CLK => dac_clk.CLK
CLK => cnt[0].CLK
CLK => cnt[1].CLK
CLK => cnt[2].CLK
CLK => cnt[3].CLK
CLK => cnt[4].CLK
CLK => cnt[5].CLK
CLK => cnt[6].CLK
CLK => cnt[7].CLK
CLK => cnt[8].CLK
CLK => cnt[9].CLK
CLK => cnt[10].CLK
CLK => cnt[11].CLK
CLK => cnt[12].CLK
CLK => cnt[13].CLK
CLK => cnt[14].CLK
CLK => cnt[15].CLK
CLK => chn~1.DATAIN
RST_n => chn.11.OUTPUTSELECT
RST_n => chn.10.OUTPUTSELECT
RST_n => chn.01.OUTPUTSELECT
RST_n => chn.00.OUTPUTSELECT
RST_n => dac_cnt[0].ACLR
RST_n => dac_cnt[1].ACLR
RST_n => dac_cnt[2].ACLR
RST_n => dac_cnt[3].ACLR
RST_n => dac_cnt[4].ACLR
RST_n => dac_cnt[5].ACLR
RST_n => dac_cnt[6].ACLR
RST_n => dac_cnt[7].ACLR
RST_n => dac_cnt[8].ACLR
RST_n => dac_cnt[9].ACLR
RST_n => dac_ldac.PRESET
RST_n => updatedone.ACLR
RST_n => dac_cs.PRESET
RST_n => dac_fs.PRESET
RST_n => dac_din.ACLR
RST_n => dac_clk.ACLR
RST_n => cnt[0].ACLR
RST_n => cnt[1].ACLR
RST_n => cnt[2].ACLR
RST_n => cnt[3].ACLR
RST_n => cnt[4].ACLR
RST_n => cnt[5].ACLR
RST_n => cnt[6].ACLR
RST_n => cnt[7].ACLR
RST_n => cnt[8].ACLR
RST_n => cnt[9].ACLR
RST_n => cnt[10].ACLR
RST_n => cnt[11].ACLR
RST_n => cnt[12].ACLR
RST_n => cnt[13].ACLR
RST_n => cnt[14].ACLR
RST_n => cnt[15].ACLR
RST_n => dac_work.ENA
RST_n => CTRL_Word[15].ENA
RST_n => CTRL_Word[14].ENA
RST_n => CTRL_Word[13].ENA
RST_n => CTRL_Word[12].ENA
RST_n => CTRL_Word[11].ENA
RST_n => CTRL_Word[10].ENA
RST_n => CTRL_Word[9].ENA
RST_n => CTRL_Word[8].ENA
RST_n => CTRL_Word[7].ENA
RST_n => CTRL_Word[6].ENA
RST_n => CTRL_Word[5].ENA
RST_n => CTRL_Word[4].ENA
RST_n => CTRL_Word[3].ENA
RST_n => CTRL_Word[2].ENA
RST_n => CTRL_Word[1].ENA
RST_n => CTRL_Word[0].ENA
CH1_TrSgn => ch1_data[0].CLK
CH1_TrSgn => ch1_data[1].CLK
CH1_TrSgn => ch1_data[2].CLK
CH1_TrSgn => ch1_data[3].CLK
CH1_TrSgn => ch1_data[4].CLK
CH1_TrSgn => ch1_data[5].CLK
CH1_TrSgn => ch1_data[6].CLK
CH1_TrSgn => ch1_data[7].CLK
CH1_TrSgn => ch1_data[8].CLK
CH1_TrSgn => ch1_data[9].CLK
CH1_TrSgn => ch1_data[10].CLK
CH1_TrSgn => ch1_data[11].CLK
CH1_TrSgn => ch1_data[12].CLK
CH1_TrSgn => ch1_data[13].CLK
CH1_TrSgn => ch1_data[14].CLK
CH1_TrSgn => ch1_data[15].CLK
CH2_TrSgn => ch2_data[0].CLK
CH2_TrSgn => ch2_data[1].CLK
CH2_TrSgn => ch2_data[2].CLK
CH2_TrSgn => ch2_data[3].CLK
CH2_TrSgn => ch2_data[4].CLK
CH2_TrSgn => ch2_data[5].CLK
CH2_TrSgn => ch2_data[6].CLK
CH2_TrSgn => ch2_data[7].CLK
CH2_TrSgn => ch2_data[8].CLK
CH2_TrSgn => ch2_data[9].CLK
CH2_TrSgn => ch2_data[10].CLK
CH2_TrSgn => ch2_data[11].CLK
CH2_TrSgn => ch2_data[12].CLK
CH2_TrSgn => ch2_data[13].CLK
CH2_TrSgn => ch2_data[14].CLK
CH2_TrSgn => ch2_data[15].CLK
CH3_TrSgn => ch3_data[0].CLK
CH3_TrSgn => ch3_data[1].CLK
CH3_TrSgn => ch3_data[2].CLK
CH3_TrSgn => ch3_data[3].CLK
CH3_TrSgn => ch3_data[4].CLK
CH3_TrSgn => ch3_data[5].CLK
CH3_TrSgn => ch3_data[6].CLK
CH3_TrSgn => ch3_data[7].CLK
CH3_TrSgn => ch3_data[8].CLK
CH3_TrSgn => ch3_data[9].CLK
CH3_TrSgn => ch3_data[10].CLK
CH3_TrSgn => ch3_data[11].CLK
CH3_TrSgn => ch3_data[12].CLK
CH3_TrSgn => ch3_data[13].CLK
CH3_TrSgn => ch3_data[14].CLK
CH3_TrSgn => ch3_data[15].CLK
CH4_TrSgn => ch4_data[0].CLK
CH4_TrSgn => ch4_data[1].CLK
CH4_TrSgn => ch4_data[2].CLK
CH4_TrSgn => ch4_data[3].CLK
CH4_TrSgn => ch4_data[4].CLK
CH4_TrSgn => ch4_data[5].CLK
CH4_TrSgn => ch4_data[6].CLK
CH4_TrSgn => ch4_data[7].CLK
CH4_TrSgn => ch4_data[8].CLK
CH4_TrSgn => ch4_data[9].CLK
CH4_TrSgn => ch4_data[10].CLK
CH4_TrSgn => ch4_data[11].CLK
CH4_TrSgn => ch4_data[12].CLK
CH4_TrSgn => ch4_data[13].CLK
CH4_TrSgn => ch4_data[14].CLK
CH4_TrSgn => ch4_data[15].CLK
CH1_Data[0] => ch1_data[0].DATAIN
CH1_Data[1] => ch1_data[1].DATAIN
CH1_Data[2] => ch1_data[2].DATAIN
CH1_Data[3] => ch1_data[3].DATAIN
CH1_Data[4] => ch1_data[4].DATAIN
CH1_Data[5] => ch1_data[5].DATAIN
CH1_Data[6] => ch1_data[6].DATAIN
CH1_Data[7] => ch1_data[7].DATAIN
CH1_Data[8] => ch1_data[8].DATAIN
CH1_Data[9] => ch1_data[9].DATAIN
CH1_Data[10] => ch1_data[10].DATAIN
CH1_Data[11] => ch1_data[11].DATAIN
CH1_Data[12] => ch1_data[12].DATAIN
CH1_Data[13] => ch1_data[13].DATAIN
CH1_Data[14] => ch1_data[14].DATAIN
CH1_Data[15] => ch1_data[15].DATAIN
CH2_Data[0] => ch2_data[0].DATAIN
CH2_Data[1] => ch2_data[1].DATAIN
CH2_Data[2] => ch2_data[2].DATAIN
CH2_Data[3] => ch2_data[3].DATAIN
CH2_Data[4] => ch2_data[4].DATAIN
CH2_Data[5] => ch2_data[5].DATAIN
CH2_Data[6] => ch2_data[6].DATAIN
CH2_Data[7] => ch2_data[7].DATAIN
CH2_Data[8] => ch2_data[8].DATAIN
CH2_Data[9] => ch2_data[9].DATAIN
CH2_Data[10] => ch2_data[10].DATAIN
CH2_Data[11] => ch2_data[11].DATAIN
CH2_Data[12] => ch2_data[12].DATAIN
CH2_Data[13] => ch2_data[13].DATAIN
CH2_Data[14] => ch2_data[14].DATAIN
CH2_Data[15] => ch2_data[15].DATAIN
CH3_Data[0] => ch3_data[0].DATAIN
CH3_Data[1] => ch3_data[1].DATAIN
CH3_Data[2] => ch3_data[2].DATAIN
CH3_Data[3] => ch3_data[3].DATAIN
CH3_Data[4] => ch3_data[4].DATAIN
CH3_Data[5] => ch3_data[5].DATAIN
CH3_Data[6] => ch3_data[6].DATAIN
CH3_Data[7] => ch3_data[7].DATAIN
CH3_Data[8] => ch3_data[8].DATAIN
CH3_Data[9] => ch3_data[9].DATAIN
CH3_Data[10] => ch3_data[10].DATAIN
CH3_Data[11] => ch3_data[11].DATAIN
CH3_Data[12] => ch3_data[12].DATAIN
CH3_Data[13] => ch3_data[13].DATAIN
CH3_Data[14] => ch3_data[14].DATAIN
CH3_Data[15] => ch3_data[15].DATAIN
CH4_Data[0] => ch4_data[0].DATAIN
CH4_Data[1] => ch4_data[1].DATAIN
CH4_Data[2] => ch4_data[2].DATAIN
CH4_Data[3] => ch4_data[3].DATAIN
CH4_Data[4] => ch4_data[4].DATAIN
CH4_Data[5] => ch4_data[5].DATAIN
CH4_Data[6] => ch4_data[6].DATAIN
CH4_Data[7] => ch4_data[7].DATAIN
CH4_Data[8] => ch4_data[8].DATAIN
CH4_Data[9] => ch4_data[9].DATAIN
CH4_Data[10] => ch4_data[10].DATAIN
CH4_Data[11] => ch4_data[11].DATAIN
CH4_Data[12] => ch4_data[12].DATAIN
CH4_Data[13] => ch4_data[13].DATAIN
CH4_Data[14] => ch4_data[14].DATAIN
CH4_Data[15] => ch4_data[15].DATAIN
UpdateDone <= updatedone.DB_MAX_OUTPUT_PORT_TYPE
DAC_CLK <= dac_clk.DB_MAX_OUTPUT_PORT_TYPE
DAC_DIN <= dac_din.DB_MAX_OUTPUT_PORT_TYPE
DAC_FS <= dac_fs.DB_MAX_OUTPUT_PORT_TYPE
DAC_CS <= dac_cs.DB_MAX_OUTPUT_PORT_TYPE
DAC_LDAC <= dac_ldac.DB_MAX_OUTPUT_PORT_TYPE
DAC_PD <= <VCC>


|GeneraterTop|WaveController:ch1_ctrl
CLK => CLK.IN2
RST_n => dac_data[0].ACLR
RST_n => dac_data[1].ACLR
RST_n => dac_data[2].ACLR
RST_n => dac_data[3].ACLR
RST_n => dac_data[4].ACLR
RST_n => dac_data[5].ACLR
RST_n => dac_data[6].ACLR
RST_n => dac_data[7].ACLR
RST_n => dac_data[8].ACLR
RST_n => dac_data[9].ACLR
RST_n => dac_data[10].ACLR
RST_n => dac_data[11].ACLR
RST_n => dac_data[12].ACLR
RST_n => dac_data[13].ACLR
RST_n => dac_data[14].ACLR
RST_n => dac_data[15].ACLR
RST_n => c_square_p[0].ACLR
RST_n => c_square_p[1].ACLR
RST_n => c_square_p[2].ACLR
RST_n => c_square_p[3].ACLR
RST_n => c_square_p[4].ACLR
RST_n => c_square_p[5].ACLR
RST_n => c_square_p[6].ACLR
RST_n => c_square_p[7].ACLR
RST_n => c_square_p[8].ACLR
RST_n => c_square_p[9].ACLR
RST_n => c_square_p[10].ACLR
RST_n => tri_addr[0].ACLR
RST_n => tri_addr[1].ACLR
RST_n => tri_addr[2].ACLR
RST_n => tri_addr[3].ACLR
RST_n => tri_addr[4].ACLR
RST_n => tri_addr[5].ACLR
RST_n => tri_addr[6].ACLR
RST_n => tri_addr[7].ACLR
RST_n => tri_addr[8].ACLR
RST_n => tri_addr[9].ACLR
RST_n => tri_addr[10].ACLR
RST_n => sine_addr[0].ACLR
RST_n => sine_addr[1].ACLR
RST_n => sine_addr[2].ACLR
RST_n => sine_addr[3].ACLR
RST_n => sine_addr[4].ACLR
RST_n => sine_addr[5].ACLR
RST_n => sine_addr[6].ACLR
RST_n => sine_addr[7].ACLR
RST_n => sine_addr[8].ACLR
RST_n => sine_addr[9].ACLR
RST_n => sine_addr[10].ACLR
RST_n => trigger_signal.ACLR
RST_n => clk_cnt[0].ACLR
RST_n => clk_cnt[1].ACLR
RST_n => clk_cnt[2].ACLR
RST_n => clk_cnt[3].ACLR
RST_n => clk_cnt[4].ACLR
RST_n => clk_cnt[5].ACLR
RST_n => clk_cnt[6].ACLR
RST_n => clk_cnt[7].ACLR
RST_n => clk_cnt[8].ACLR
RST_n => clk_cnt[9].ACLR
RST_n => clk_cnt[10].ACLR
RST_n => clk_cnt[11].ACLR
RST_n => clk_cnt[12].ACLR
RST_n => clk_cnt[13].ACLR
RST_n => clk_cnt[14].ACLR
RST_n => clk_cnt[15].ACLR
RST_n => ctrl_clk.ACLR
RST_n => rand_num[0].ACLR
RST_n => rand_num[1].PRESET
RST_n => rand_num[2].PRESET
RST_n => rand_num[3].ACLR
RST_n => rand_num[4].ACLR
RST_n => rand_num[5].PRESET
RST_n => rand_num[6].ACLR
RST_n => rand_num[7].PRESET
RST_n => rand_num[8].ACLR
RST_n => rand_num[9].PRESET
RST_n => rand_num[10].ACLR
RST_n => rand_num[11].ACLR
RST_n => rand_num[12].PRESET
RST_n => rand_num[13].ACLR
RST_n => rand_num[14].PRESET
RST_n => rand_num[15].PRESET
Channel[0] => dac_data[14].DATAIN
Channel[1] => dac_data[15].DATAIN
Waveform[0] => Decoder0.IN7
Waveform[1] => Decoder0.IN6
Waveform[2] => Decoder0.IN5
Waveform[3] => Decoder0.IN4
Waveform[4] => Decoder0.IN3
Waveform[5] => Decoder0.IN2
Waveform[6] => Decoder0.IN1
Waveform[7] => Decoder0.IN0
AmpX10[0] => Mult0.IN57
AmpX10[0] => Mult1.IN57
AmpX10[0] => cal_temp.DATAB
AmpX10[0] => Mult2.IN57
AmpX10[0] => Selector8.IN12
AmpX10[0] => Add9.IN66
AmpX10[1] => Mult0.IN56
AmpX10[1] => Mult1.IN56
AmpX10[1] => cal_temp.DATAB
AmpX10[1] => Mult2.IN56
AmpX10[1] => Selector7.IN12
AmpX10[1] => Add9.IN65
AmpX10[2] => Mult0.IN55
AmpX10[2] => Mult1.IN55
AmpX10[2] => cal_temp.DATAB
AmpX10[2] => Mult2.IN55
AmpX10[2] => Selector6.IN12
AmpX10[2] => Add9.IN64
AmpX10[3] => Mult0.IN54
AmpX10[3] => Mult1.IN54
AmpX10[3] => cal_temp.DATAB
AmpX10[3] => Mult2.IN54
AmpX10[3] => Selector5.IN12
AmpX10[3] => Add9.IN63
AmpX10[4] => Mult0.IN53
AmpX10[4] => Mult1.IN53
AmpX10[4] => cal_temp.DATAB
AmpX10[4] => Mult2.IN53
AmpX10[4] => Selector4.IN12
AmpX10[4] => Add9.IN62
AmpX10[5] => Mult0.IN52
AmpX10[5] => Mult1.IN52
AmpX10[5] => cal_temp.DATAB
AmpX10[5] => Mult2.IN52
AmpX10[5] => Selector3.IN12
AmpX10[5] => Add9.IN61
AmpX10[6] => Mult0.IN51
AmpX10[6] => Mult1.IN51
AmpX10[6] => cal_temp.DATAB
AmpX10[6] => Mult2.IN51
AmpX10[6] => Selector2.IN12
AmpX10[6] => Add9.IN60
AmpX10[7] => Mult0.IN50
AmpX10[7] => Mult1.IN50
AmpX10[7] => cal_temp.DATAB
AmpX10[7] => Mult2.IN50
AmpX10[7] => Selector1.IN12
AmpX10[7] => Add9.IN59
Freq[0] => Add1.IN11
Freq[0] => Add4.IN11
Freq[0] => Add7.IN11
Freq[1] => Add1.IN10
Freq[1] => Add4.IN10
Freq[1] => Add7.IN10
Freq[2] => Add1.IN9
Freq[2] => Add4.IN9
Freq[2] => Add7.IN9
Freq[3] => Add1.IN8
Freq[3] => Add4.IN8
Freq[3] => Add7.IN8
Freq[4] => Add1.IN7
Freq[4] => Add4.IN7
Freq[4] => Add7.IN7
Freq[5] => Add1.IN6
Freq[5] => Add4.IN6
Freq[5] => Add7.IN6
Freq[6] => Add1.IN5
Freq[6] => Add4.IN5
Freq[6] => Add7.IN5
Freq[7] => Add1.IN4
Freq[7] => Add4.IN4
Freq[7] => Add7.IN4
Duty[0] => Add8.IN16
Duty[0] => LessThan3.IN24
Duty[1] => Add8.IN15
Duty[1] => LessThan3.IN23
Duty[2] => Add8.IN13
Duty[2] => Add8.IN14
Duty[3] => Add8.IN11
Duty[3] => Add8.IN12
Duty[4] => Add8.IN9
Duty[4] => Add8.IN10
Duty[5] => Add8.IN7
Duty[5] => Add8.IN8
Duty[6] => Add8.IN5
Duty[6] => Add8.IN6
Duty[7] => Add8.IN3
Duty[7] => Add8.IN4
BusySgn => ~NO_FANOUT~
DAC_Data[0] <= dac_data[0].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[1] <= dac_data[1].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[2] <= dac_data[2].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[3] <= dac_data[3].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[4] <= dac_data[4].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[5] <= dac_data[5].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[6] <= dac_data[6].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[7] <= dac_data[7].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[8] <= dac_data[8].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[9] <= dac_data[9].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[10] <= dac_data[10].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[11] <= dac_data[11].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[12] <= dac_data[12].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[13] <= dac_data[13].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[14] <= dac_data[14].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[15] <= dac_data[15].DB_MAX_OUTPUT_PORT_TYPE
TriggerSign <= trigger_signal.DB_MAX_OUTPUT_PORT_TYPE


|GeneraterTop|WaveController:ch1_ctrl|SINE_ROM:sine_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|GeneraterTop|WaveController:ch1_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_16a1:auto_generated.address_a[0]
address_a[1] => altsyncram_16a1:auto_generated.address_a[1]
address_a[2] => altsyncram_16a1:auto_generated.address_a[2]
address_a[3] => altsyncram_16a1:auto_generated.address_a[3]
address_a[4] => altsyncram_16a1:auto_generated.address_a[4]
address_a[5] => altsyncram_16a1:auto_generated.address_a[5]
address_a[6] => altsyncram_16a1:auto_generated.address_a[6]
address_a[7] => altsyncram_16a1:auto_generated.address_a[7]
address_a[8] => altsyncram_16a1:auto_generated.address_a[8]
address_a[9] => altsyncram_16a1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_16a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_16a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_16a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_16a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_16a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_16a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_16a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_16a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_16a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_16a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_16a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_16a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_16a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_16a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_16a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_16a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_16a1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GeneraterTop|WaveController:ch1_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|GeneraterTop|WaveController:ch1_ctrl|TRI_ROM:tri_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|GeneraterTop|WaveController:ch1_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_13a1:auto_generated.address_a[0]
address_a[1] => altsyncram_13a1:auto_generated.address_a[1]
address_a[2] => altsyncram_13a1:auto_generated.address_a[2]
address_a[3] => altsyncram_13a1:auto_generated.address_a[3]
address_a[4] => altsyncram_13a1:auto_generated.address_a[4]
address_a[5] => altsyncram_13a1:auto_generated.address_a[5]
address_a[6] => altsyncram_13a1:auto_generated.address_a[6]
address_a[7] => altsyncram_13a1:auto_generated.address_a[7]
address_a[8] => altsyncram_13a1:auto_generated.address_a[8]
address_a[9] => altsyncram_13a1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_13a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_13a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_13a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_13a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_13a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_13a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_13a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_13a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_13a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_13a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_13a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_13a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_13a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_13a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_13a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_13a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_13a1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GeneraterTop|WaveController:ch1_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component|altsyncram_13a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|GeneraterTop|WaveController:ch2_ctrl
CLK => CLK.IN2
RST_n => dac_data[0].ACLR
RST_n => dac_data[1].ACLR
RST_n => dac_data[2].ACLR
RST_n => dac_data[3].ACLR
RST_n => dac_data[4].ACLR
RST_n => dac_data[5].ACLR
RST_n => dac_data[6].ACLR
RST_n => dac_data[7].ACLR
RST_n => dac_data[8].ACLR
RST_n => dac_data[9].ACLR
RST_n => dac_data[10].ACLR
RST_n => dac_data[11].ACLR
RST_n => dac_data[12].ACLR
RST_n => dac_data[13].ACLR
RST_n => dac_data[14].ACLR
RST_n => dac_data[15].ACLR
RST_n => c_square_p[0].ACLR
RST_n => c_square_p[1].ACLR
RST_n => c_square_p[2].ACLR
RST_n => c_square_p[3].ACLR
RST_n => c_square_p[4].ACLR
RST_n => c_square_p[5].ACLR
RST_n => c_square_p[6].ACLR
RST_n => c_square_p[7].ACLR
RST_n => c_square_p[8].ACLR
RST_n => c_square_p[9].ACLR
RST_n => c_square_p[10].ACLR
RST_n => tri_addr[0].ACLR
RST_n => tri_addr[1].ACLR
RST_n => tri_addr[2].ACLR
RST_n => tri_addr[3].ACLR
RST_n => tri_addr[4].ACLR
RST_n => tri_addr[5].ACLR
RST_n => tri_addr[6].ACLR
RST_n => tri_addr[7].ACLR
RST_n => tri_addr[8].ACLR
RST_n => tri_addr[9].ACLR
RST_n => tri_addr[10].ACLR
RST_n => sine_addr[0].ACLR
RST_n => sine_addr[1].ACLR
RST_n => sine_addr[2].ACLR
RST_n => sine_addr[3].ACLR
RST_n => sine_addr[4].ACLR
RST_n => sine_addr[5].ACLR
RST_n => sine_addr[6].ACLR
RST_n => sine_addr[7].ACLR
RST_n => sine_addr[8].ACLR
RST_n => sine_addr[9].ACLR
RST_n => sine_addr[10].ACLR
RST_n => trigger_signal.ACLR
RST_n => clk_cnt[0].ACLR
RST_n => clk_cnt[1].ACLR
RST_n => clk_cnt[2].ACLR
RST_n => clk_cnt[3].ACLR
RST_n => clk_cnt[4].ACLR
RST_n => clk_cnt[5].ACLR
RST_n => clk_cnt[6].ACLR
RST_n => clk_cnt[7].ACLR
RST_n => clk_cnt[8].ACLR
RST_n => clk_cnt[9].ACLR
RST_n => clk_cnt[10].ACLR
RST_n => clk_cnt[11].ACLR
RST_n => clk_cnt[12].ACLR
RST_n => clk_cnt[13].ACLR
RST_n => clk_cnt[14].ACLR
RST_n => clk_cnt[15].ACLR
RST_n => ctrl_clk.ACLR
RST_n => rand_num[0].ACLR
RST_n => rand_num[1].PRESET
RST_n => rand_num[2].PRESET
RST_n => rand_num[3].ACLR
RST_n => rand_num[4].ACLR
RST_n => rand_num[5].PRESET
RST_n => rand_num[6].ACLR
RST_n => rand_num[7].PRESET
RST_n => rand_num[8].ACLR
RST_n => rand_num[9].PRESET
RST_n => rand_num[10].ACLR
RST_n => rand_num[11].ACLR
RST_n => rand_num[12].PRESET
RST_n => rand_num[13].ACLR
RST_n => rand_num[14].PRESET
RST_n => rand_num[15].PRESET
Channel[0] => dac_data[14].DATAIN
Channel[1] => dac_data[15].DATAIN
Waveform[0] => Decoder0.IN7
Waveform[1] => Decoder0.IN6
Waveform[2] => Decoder0.IN5
Waveform[3] => Decoder0.IN4
Waveform[4] => Decoder0.IN3
Waveform[5] => Decoder0.IN2
Waveform[6] => Decoder0.IN1
Waveform[7] => Decoder0.IN0
AmpX10[0] => Mult0.IN57
AmpX10[0] => Mult1.IN57
AmpX10[0] => cal_temp.DATAB
AmpX10[0] => Mult2.IN57
AmpX10[0] => Selector8.IN12
AmpX10[0] => Add9.IN66
AmpX10[1] => Mult0.IN56
AmpX10[1] => Mult1.IN56
AmpX10[1] => cal_temp.DATAB
AmpX10[1] => Mult2.IN56
AmpX10[1] => Selector7.IN12
AmpX10[1] => Add9.IN65
AmpX10[2] => Mult0.IN55
AmpX10[2] => Mult1.IN55
AmpX10[2] => cal_temp.DATAB
AmpX10[2] => Mult2.IN55
AmpX10[2] => Selector6.IN12
AmpX10[2] => Add9.IN64
AmpX10[3] => Mult0.IN54
AmpX10[3] => Mult1.IN54
AmpX10[3] => cal_temp.DATAB
AmpX10[3] => Mult2.IN54
AmpX10[3] => Selector5.IN12
AmpX10[3] => Add9.IN63
AmpX10[4] => Mult0.IN53
AmpX10[4] => Mult1.IN53
AmpX10[4] => cal_temp.DATAB
AmpX10[4] => Mult2.IN53
AmpX10[4] => Selector4.IN12
AmpX10[4] => Add9.IN62
AmpX10[5] => Mult0.IN52
AmpX10[5] => Mult1.IN52
AmpX10[5] => cal_temp.DATAB
AmpX10[5] => Mult2.IN52
AmpX10[5] => Selector3.IN12
AmpX10[5] => Add9.IN61
AmpX10[6] => Mult0.IN51
AmpX10[6] => Mult1.IN51
AmpX10[6] => cal_temp.DATAB
AmpX10[6] => Mult2.IN51
AmpX10[6] => Selector2.IN12
AmpX10[6] => Add9.IN60
AmpX10[7] => Mult0.IN50
AmpX10[7] => Mult1.IN50
AmpX10[7] => cal_temp.DATAB
AmpX10[7] => Mult2.IN50
AmpX10[7] => Selector1.IN12
AmpX10[7] => Add9.IN59
Freq[0] => Add1.IN11
Freq[0] => Add4.IN11
Freq[0] => Add7.IN11
Freq[1] => Add1.IN10
Freq[1] => Add4.IN10
Freq[1] => Add7.IN10
Freq[2] => Add1.IN9
Freq[2] => Add4.IN9
Freq[2] => Add7.IN9
Freq[3] => Add1.IN8
Freq[3] => Add4.IN8
Freq[3] => Add7.IN8
Freq[4] => Add1.IN7
Freq[4] => Add4.IN7
Freq[4] => Add7.IN7
Freq[5] => Add1.IN6
Freq[5] => Add4.IN6
Freq[5] => Add7.IN6
Freq[6] => Add1.IN5
Freq[6] => Add4.IN5
Freq[6] => Add7.IN5
Freq[7] => Add1.IN4
Freq[7] => Add4.IN4
Freq[7] => Add7.IN4
Duty[0] => Add8.IN16
Duty[0] => LessThan3.IN24
Duty[1] => Add8.IN15
Duty[1] => LessThan3.IN23
Duty[2] => Add8.IN13
Duty[2] => Add8.IN14
Duty[3] => Add8.IN11
Duty[3] => Add8.IN12
Duty[4] => Add8.IN9
Duty[4] => Add8.IN10
Duty[5] => Add8.IN7
Duty[5] => Add8.IN8
Duty[6] => Add8.IN5
Duty[6] => Add8.IN6
Duty[7] => Add8.IN3
Duty[7] => Add8.IN4
BusySgn => ~NO_FANOUT~
DAC_Data[0] <= dac_data[0].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[1] <= dac_data[1].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[2] <= dac_data[2].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[3] <= dac_data[3].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[4] <= dac_data[4].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[5] <= dac_data[5].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[6] <= dac_data[6].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[7] <= dac_data[7].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[8] <= dac_data[8].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[9] <= dac_data[9].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[10] <= dac_data[10].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[11] <= dac_data[11].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[12] <= dac_data[12].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[13] <= dac_data[13].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[14] <= dac_data[14].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[15] <= dac_data[15].DB_MAX_OUTPUT_PORT_TYPE
TriggerSign <= trigger_signal.DB_MAX_OUTPUT_PORT_TYPE


|GeneraterTop|WaveController:ch2_ctrl|SINE_ROM:sine_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|GeneraterTop|WaveController:ch2_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_16a1:auto_generated.address_a[0]
address_a[1] => altsyncram_16a1:auto_generated.address_a[1]
address_a[2] => altsyncram_16a1:auto_generated.address_a[2]
address_a[3] => altsyncram_16a1:auto_generated.address_a[3]
address_a[4] => altsyncram_16a1:auto_generated.address_a[4]
address_a[5] => altsyncram_16a1:auto_generated.address_a[5]
address_a[6] => altsyncram_16a1:auto_generated.address_a[6]
address_a[7] => altsyncram_16a1:auto_generated.address_a[7]
address_a[8] => altsyncram_16a1:auto_generated.address_a[8]
address_a[9] => altsyncram_16a1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_16a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_16a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_16a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_16a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_16a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_16a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_16a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_16a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_16a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_16a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_16a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_16a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_16a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_16a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_16a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_16a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_16a1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GeneraterTop|WaveController:ch2_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|GeneraterTop|WaveController:ch2_ctrl|TRI_ROM:tri_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|GeneraterTop|WaveController:ch2_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_13a1:auto_generated.address_a[0]
address_a[1] => altsyncram_13a1:auto_generated.address_a[1]
address_a[2] => altsyncram_13a1:auto_generated.address_a[2]
address_a[3] => altsyncram_13a1:auto_generated.address_a[3]
address_a[4] => altsyncram_13a1:auto_generated.address_a[4]
address_a[5] => altsyncram_13a1:auto_generated.address_a[5]
address_a[6] => altsyncram_13a1:auto_generated.address_a[6]
address_a[7] => altsyncram_13a1:auto_generated.address_a[7]
address_a[8] => altsyncram_13a1:auto_generated.address_a[8]
address_a[9] => altsyncram_13a1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_13a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_13a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_13a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_13a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_13a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_13a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_13a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_13a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_13a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_13a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_13a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_13a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_13a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_13a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_13a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_13a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_13a1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GeneraterTop|WaveController:ch2_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component|altsyncram_13a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|GeneraterTop|WaveController:ch3_ctrl
CLK => CLK.IN2
RST_n => dac_data[0].ACLR
RST_n => dac_data[1].ACLR
RST_n => dac_data[2].ACLR
RST_n => dac_data[3].ACLR
RST_n => dac_data[4].ACLR
RST_n => dac_data[5].ACLR
RST_n => dac_data[6].ACLR
RST_n => dac_data[7].ACLR
RST_n => dac_data[8].ACLR
RST_n => dac_data[9].ACLR
RST_n => dac_data[10].ACLR
RST_n => dac_data[11].ACLR
RST_n => dac_data[12].ACLR
RST_n => dac_data[13].ACLR
RST_n => dac_data[14].ACLR
RST_n => dac_data[15].ACLR
RST_n => c_square_p[0].ACLR
RST_n => c_square_p[1].ACLR
RST_n => c_square_p[2].ACLR
RST_n => c_square_p[3].ACLR
RST_n => c_square_p[4].ACLR
RST_n => c_square_p[5].ACLR
RST_n => c_square_p[6].ACLR
RST_n => c_square_p[7].ACLR
RST_n => c_square_p[8].ACLR
RST_n => c_square_p[9].ACLR
RST_n => c_square_p[10].ACLR
RST_n => tri_addr[0].ACLR
RST_n => tri_addr[1].ACLR
RST_n => tri_addr[2].ACLR
RST_n => tri_addr[3].ACLR
RST_n => tri_addr[4].ACLR
RST_n => tri_addr[5].ACLR
RST_n => tri_addr[6].ACLR
RST_n => tri_addr[7].ACLR
RST_n => tri_addr[8].ACLR
RST_n => tri_addr[9].ACLR
RST_n => tri_addr[10].ACLR
RST_n => sine_addr[0].ACLR
RST_n => sine_addr[1].ACLR
RST_n => sine_addr[2].ACLR
RST_n => sine_addr[3].ACLR
RST_n => sine_addr[4].ACLR
RST_n => sine_addr[5].ACLR
RST_n => sine_addr[6].ACLR
RST_n => sine_addr[7].ACLR
RST_n => sine_addr[8].ACLR
RST_n => sine_addr[9].ACLR
RST_n => sine_addr[10].ACLR
RST_n => trigger_signal.ACLR
RST_n => clk_cnt[0].ACLR
RST_n => clk_cnt[1].ACLR
RST_n => clk_cnt[2].ACLR
RST_n => clk_cnt[3].ACLR
RST_n => clk_cnt[4].ACLR
RST_n => clk_cnt[5].ACLR
RST_n => clk_cnt[6].ACLR
RST_n => clk_cnt[7].ACLR
RST_n => clk_cnt[8].ACLR
RST_n => clk_cnt[9].ACLR
RST_n => clk_cnt[10].ACLR
RST_n => clk_cnt[11].ACLR
RST_n => clk_cnt[12].ACLR
RST_n => clk_cnt[13].ACLR
RST_n => clk_cnt[14].ACLR
RST_n => clk_cnt[15].ACLR
RST_n => ctrl_clk.ACLR
RST_n => rand_num[0].ACLR
RST_n => rand_num[1].PRESET
RST_n => rand_num[2].PRESET
RST_n => rand_num[3].ACLR
RST_n => rand_num[4].ACLR
RST_n => rand_num[5].PRESET
RST_n => rand_num[6].ACLR
RST_n => rand_num[7].PRESET
RST_n => rand_num[8].ACLR
RST_n => rand_num[9].PRESET
RST_n => rand_num[10].ACLR
RST_n => rand_num[11].ACLR
RST_n => rand_num[12].PRESET
RST_n => rand_num[13].ACLR
RST_n => rand_num[14].PRESET
RST_n => rand_num[15].PRESET
Channel[0] => dac_data[14].DATAIN
Channel[1] => dac_data[15].DATAIN
Waveform[0] => Decoder0.IN7
Waveform[1] => Decoder0.IN6
Waveform[2] => Decoder0.IN5
Waveform[3] => Decoder0.IN4
Waveform[4] => Decoder0.IN3
Waveform[5] => Decoder0.IN2
Waveform[6] => Decoder0.IN1
Waveform[7] => Decoder0.IN0
AmpX10[0] => Mult0.IN57
AmpX10[0] => Mult1.IN57
AmpX10[0] => cal_temp.DATAB
AmpX10[0] => Mult2.IN57
AmpX10[0] => Selector8.IN12
AmpX10[0] => Add9.IN66
AmpX10[1] => Mult0.IN56
AmpX10[1] => Mult1.IN56
AmpX10[1] => cal_temp.DATAB
AmpX10[1] => Mult2.IN56
AmpX10[1] => Selector7.IN12
AmpX10[1] => Add9.IN65
AmpX10[2] => Mult0.IN55
AmpX10[2] => Mult1.IN55
AmpX10[2] => cal_temp.DATAB
AmpX10[2] => Mult2.IN55
AmpX10[2] => Selector6.IN12
AmpX10[2] => Add9.IN64
AmpX10[3] => Mult0.IN54
AmpX10[3] => Mult1.IN54
AmpX10[3] => cal_temp.DATAB
AmpX10[3] => Mult2.IN54
AmpX10[3] => Selector5.IN12
AmpX10[3] => Add9.IN63
AmpX10[4] => Mult0.IN53
AmpX10[4] => Mult1.IN53
AmpX10[4] => cal_temp.DATAB
AmpX10[4] => Mult2.IN53
AmpX10[4] => Selector4.IN12
AmpX10[4] => Add9.IN62
AmpX10[5] => Mult0.IN52
AmpX10[5] => Mult1.IN52
AmpX10[5] => cal_temp.DATAB
AmpX10[5] => Mult2.IN52
AmpX10[5] => Selector3.IN12
AmpX10[5] => Add9.IN61
AmpX10[6] => Mult0.IN51
AmpX10[6] => Mult1.IN51
AmpX10[6] => cal_temp.DATAB
AmpX10[6] => Mult2.IN51
AmpX10[6] => Selector2.IN12
AmpX10[6] => Add9.IN60
AmpX10[7] => Mult0.IN50
AmpX10[7] => Mult1.IN50
AmpX10[7] => cal_temp.DATAB
AmpX10[7] => Mult2.IN50
AmpX10[7] => Selector1.IN12
AmpX10[7] => Add9.IN59
Freq[0] => Add1.IN11
Freq[0] => Add4.IN11
Freq[0] => Add7.IN11
Freq[1] => Add1.IN10
Freq[1] => Add4.IN10
Freq[1] => Add7.IN10
Freq[2] => Add1.IN9
Freq[2] => Add4.IN9
Freq[2] => Add7.IN9
Freq[3] => Add1.IN8
Freq[3] => Add4.IN8
Freq[3] => Add7.IN8
Freq[4] => Add1.IN7
Freq[4] => Add4.IN7
Freq[4] => Add7.IN7
Freq[5] => Add1.IN6
Freq[5] => Add4.IN6
Freq[5] => Add7.IN6
Freq[6] => Add1.IN5
Freq[6] => Add4.IN5
Freq[6] => Add7.IN5
Freq[7] => Add1.IN4
Freq[7] => Add4.IN4
Freq[7] => Add7.IN4
Duty[0] => Add8.IN16
Duty[0] => LessThan3.IN24
Duty[1] => Add8.IN15
Duty[1] => LessThan3.IN23
Duty[2] => Add8.IN13
Duty[2] => Add8.IN14
Duty[3] => Add8.IN11
Duty[3] => Add8.IN12
Duty[4] => Add8.IN9
Duty[4] => Add8.IN10
Duty[5] => Add8.IN7
Duty[5] => Add8.IN8
Duty[6] => Add8.IN5
Duty[6] => Add8.IN6
Duty[7] => Add8.IN3
Duty[7] => Add8.IN4
BusySgn => ~NO_FANOUT~
DAC_Data[0] <= dac_data[0].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[1] <= dac_data[1].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[2] <= dac_data[2].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[3] <= dac_data[3].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[4] <= dac_data[4].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[5] <= dac_data[5].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[6] <= dac_data[6].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[7] <= dac_data[7].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[8] <= dac_data[8].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[9] <= dac_data[9].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[10] <= dac_data[10].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[11] <= dac_data[11].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[12] <= dac_data[12].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[13] <= dac_data[13].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[14] <= dac_data[14].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[15] <= dac_data[15].DB_MAX_OUTPUT_PORT_TYPE
TriggerSign <= trigger_signal.DB_MAX_OUTPUT_PORT_TYPE


|GeneraterTop|WaveController:ch3_ctrl|SINE_ROM:sine_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|GeneraterTop|WaveController:ch3_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_16a1:auto_generated.address_a[0]
address_a[1] => altsyncram_16a1:auto_generated.address_a[1]
address_a[2] => altsyncram_16a1:auto_generated.address_a[2]
address_a[3] => altsyncram_16a1:auto_generated.address_a[3]
address_a[4] => altsyncram_16a1:auto_generated.address_a[4]
address_a[5] => altsyncram_16a1:auto_generated.address_a[5]
address_a[6] => altsyncram_16a1:auto_generated.address_a[6]
address_a[7] => altsyncram_16a1:auto_generated.address_a[7]
address_a[8] => altsyncram_16a1:auto_generated.address_a[8]
address_a[9] => altsyncram_16a1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_16a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_16a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_16a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_16a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_16a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_16a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_16a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_16a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_16a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_16a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_16a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_16a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_16a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_16a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_16a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_16a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_16a1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GeneraterTop|WaveController:ch3_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|GeneraterTop|WaveController:ch3_ctrl|TRI_ROM:tri_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|GeneraterTop|WaveController:ch3_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_13a1:auto_generated.address_a[0]
address_a[1] => altsyncram_13a1:auto_generated.address_a[1]
address_a[2] => altsyncram_13a1:auto_generated.address_a[2]
address_a[3] => altsyncram_13a1:auto_generated.address_a[3]
address_a[4] => altsyncram_13a1:auto_generated.address_a[4]
address_a[5] => altsyncram_13a1:auto_generated.address_a[5]
address_a[6] => altsyncram_13a1:auto_generated.address_a[6]
address_a[7] => altsyncram_13a1:auto_generated.address_a[7]
address_a[8] => altsyncram_13a1:auto_generated.address_a[8]
address_a[9] => altsyncram_13a1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_13a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_13a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_13a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_13a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_13a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_13a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_13a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_13a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_13a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_13a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_13a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_13a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_13a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_13a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_13a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_13a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_13a1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GeneraterTop|WaveController:ch3_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component|altsyncram_13a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|GeneraterTop|WaveController:ch4_ctrl
CLK => CLK.IN2
RST_n => dac_data[0].ACLR
RST_n => dac_data[1].ACLR
RST_n => dac_data[2].ACLR
RST_n => dac_data[3].ACLR
RST_n => dac_data[4].ACLR
RST_n => dac_data[5].ACLR
RST_n => dac_data[6].ACLR
RST_n => dac_data[7].ACLR
RST_n => dac_data[8].ACLR
RST_n => dac_data[9].ACLR
RST_n => dac_data[10].ACLR
RST_n => dac_data[11].ACLR
RST_n => dac_data[12].ACLR
RST_n => dac_data[13].ACLR
RST_n => dac_data[14].ACLR
RST_n => dac_data[15].ACLR
RST_n => c_square_p[0].ACLR
RST_n => c_square_p[1].ACLR
RST_n => c_square_p[2].ACLR
RST_n => c_square_p[3].ACLR
RST_n => c_square_p[4].ACLR
RST_n => c_square_p[5].ACLR
RST_n => c_square_p[6].ACLR
RST_n => c_square_p[7].ACLR
RST_n => c_square_p[8].ACLR
RST_n => c_square_p[9].ACLR
RST_n => c_square_p[10].ACLR
RST_n => tri_addr[0].ACLR
RST_n => tri_addr[1].ACLR
RST_n => tri_addr[2].ACLR
RST_n => tri_addr[3].ACLR
RST_n => tri_addr[4].ACLR
RST_n => tri_addr[5].ACLR
RST_n => tri_addr[6].ACLR
RST_n => tri_addr[7].ACLR
RST_n => tri_addr[8].ACLR
RST_n => tri_addr[9].ACLR
RST_n => tri_addr[10].ACLR
RST_n => sine_addr[0].ACLR
RST_n => sine_addr[1].ACLR
RST_n => sine_addr[2].ACLR
RST_n => sine_addr[3].ACLR
RST_n => sine_addr[4].ACLR
RST_n => sine_addr[5].ACLR
RST_n => sine_addr[6].ACLR
RST_n => sine_addr[7].ACLR
RST_n => sine_addr[8].ACLR
RST_n => sine_addr[9].ACLR
RST_n => sine_addr[10].ACLR
RST_n => trigger_signal.ACLR
RST_n => clk_cnt[0].ACLR
RST_n => clk_cnt[1].ACLR
RST_n => clk_cnt[2].ACLR
RST_n => clk_cnt[3].ACLR
RST_n => clk_cnt[4].ACLR
RST_n => clk_cnt[5].ACLR
RST_n => clk_cnt[6].ACLR
RST_n => clk_cnt[7].ACLR
RST_n => clk_cnt[8].ACLR
RST_n => clk_cnt[9].ACLR
RST_n => clk_cnt[10].ACLR
RST_n => clk_cnt[11].ACLR
RST_n => clk_cnt[12].ACLR
RST_n => clk_cnt[13].ACLR
RST_n => clk_cnt[14].ACLR
RST_n => clk_cnt[15].ACLR
RST_n => ctrl_clk.ACLR
RST_n => rand_num[0].ACLR
RST_n => rand_num[1].PRESET
RST_n => rand_num[2].PRESET
RST_n => rand_num[3].ACLR
RST_n => rand_num[4].ACLR
RST_n => rand_num[5].PRESET
RST_n => rand_num[6].ACLR
RST_n => rand_num[7].PRESET
RST_n => rand_num[8].ACLR
RST_n => rand_num[9].PRESET
RST_n => rand_num[10].ACLR
RST_n => rand_num[11].ACLR
RST_n => rand_num[12].PRESET
RST_n => rand_num[13].ACLR
RST_n => rand_num[14].PRESET
RST_n => rand_num[15].PRESET
Channel[0] => dac_data[14].DATAIN
Channel[1] => dac_data[15].DATAIN
Waveform[0] => Decoder0.IN7
Waveform[1] => Decoder0.IN6
Waveform[2] => Decoder0.IN5
Waveform[3] => Decoder0.IN4
Waveform[4] => Decoder0.IN3
Waveform[5] => Decoder0.IN2
Waveform[6] => Decoder0.IN1
Waveform[7] => Decoder0.IN0
AmpX10[0] => Mult0.IN57
AmpX10[0] => Mult1.IN57
AmpX10[0] => cal_temp.DATAB
AmpX10[0] => Mult2.IN57
AmpX10[0] => Selector8.IN12
AmpX10[0] => Add9.IN66
AmpX10[1] => Mult0.IN56
AmpX10[1] => Mult1.IN56
AmpX10[1] => cal_temp.DATAB
AmpX10[1] => Mult2.IN56
AmpX10[1] => Selector7.IN12
AmpX10[1] => Add9.IN65
AmpX10[2] => Mult0.IN55
AmpX10[2] => Mult1.IN55
AmpX10[2] => cal_temp.DATAB
AmpX10[2] => Mult2.IN55
AmpX10[2] => Selector6.IN12
AmpX10[2] => Add9.IN64
AmpX10[3] => Mult0.IN54
AmpX10[3] => Mult1.IN54
AmpX10[3] => cal_temp.DATAB
AmpX10[3] => Mult2.IN54
AmpX10[3] => Selector5.IN12
AmpX10[3] => Add9.IN63
AmpX10[4] => Mult0.IN53
AmpX10[4] => Mult1.IN53
AmpX10[4] => cal_temp.DATAB
AmpX10[4] => Mult2.IN53
AmpX10[4] => Selector4.IN12
AmpX10[4] => Add9.IN62
AmpX10[5] => Mult0.IN52
AmpX10[5] => Mult1.IN52
AmpX10[5] => cal_temp.DATAB
AmpX10[5] => Mult2.IN52
AmpX10[5] => Selector3.IN12
AmpX10[5] => Add9.IN61
AmpX10[6] => Mult0.IN51
AmpX10[6] => Mult1.IN51
AmpX10[6] => cal_temp.DATAB
AmpX10[6] => Mult2.IN51
AmpX10[6] => Selector2.IN12
AmpX10[6] => Add9.IN60
AmpX10[7] => Mult0.IN50
AmpX10[7] => Mult1.IN50
AmpX10[7] => cal_temp.DATAB
AmpX10[7] => Mult2.IN50
AmpX10[7] => Selector1.IN12
AmpX10[7] => Add9.IN59
Freq[0] => Add1.IN11
Freq[0] => Add4.IN11
Freq[0] => Add7.IN11
Freq[1] => Add1.IN10
Freq[1] => Add4.IN10
Freq[1] => Add7.IN10
Freq[2] => Add1.IN9
Freq[2] => Add4.IN9
Freq[2] => Add7.IN9
Freq[3] => Add1.IN8
Freq[3] => Add4.IN8
Freq[3] => Add7.IN8
Freq[4] => Add1.IN7
Freq[4] => Add4.IN7
Freq[4] => Add7.IN7
Freq[5] => Add1.IN6
Freq[5] => Add4.IN6
Freq[5] => Add7.IN6
Freq[6] => Add1.IN5
Freq[6] => Add4.IN5
Freq[6] => Add7.IN5
Freq[7] => Add1.IN4
Freq[7] => Add4.IN4
Freq[7] => Add7.IN4
Duty[0] => Add8.IN16
Duty[0] => LessThan3.IN24
Duty[1] => Add8.IN15
Duty[1] => LessThan3.IN23
Duty[2] => Add8.IN13
Duty[2] => Add8.IN14
Duty[3] => Add8.IN11
Duty[3] => Add8.IN12
Duty[4] => Add8.IN9
Duty[4] => Add8.IN10
Duty[5] => Add8.IN7
Duty[5] => Add8.IN8
Duty[6] => Add8.IN5
Duty[6] => Add8.IN6
Duty[7] => Add8.IN3
Duty[7] => Add8.IN4
BusySgn => ~NO_FANOUT~
DAC_Data[0] <= dac_data[0].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[1] <= dac_data[1].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[2] <= dac_data[2].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[3] <= dac_data[3].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[4] <= dac_data[4].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[5] <= dac_data[5].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[6] <= dac_data[6].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[7] <= dac_data[7].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[8] <= dac_data[8].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[9] <= dac_data[9].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[10] <= dac_data[10].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[11] <= dac_data[11].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[12] <= dac_data[12].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[13] <= dac_data[13].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[14] <= dac_data[14].DB_MAX_OUTPUT_PORT_TYPE
DAC_Data[15] <= dac_data[15].DB_MAX_OUTPUT_PORT_TYPE
TriggerSign <= trigger_signal.DB_MAX_OUTPUT_PORT_TYPE


|GeneraterTop|WaveController:ch4_ctrl|SINE_ROM:sine_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|GeneraterTop|WaveController:ch4_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_16a1:auto_generated.address_a[0]
address_a[1] => altsyncram_16a1:auto_generated.address_a[1]
address_a[2] => altsyncram_16a1:auto_generated.address_a[2]
address_a[3] => altsyncram_16a1:auto_generated.address_a[3]
address_a[4] => altsyncram_16a1:auto_generated.address_a[4]
address_a[5] => altsyncram_16a1:auto_generated.address_a[5]
address_a[6] => altsyncram_16a1:auto_generated.address_a[6]
address_a[7] => altsyncram_16a1:auto_generated.address_a[7]
address_a[8] => altsyncram_16a1:auto_generated.address_a[8]
address_a[9] => altsyncram_16a1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_16a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_16a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_16a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_16a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_16a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_16a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_16a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_16a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_16a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_16a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_16a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_16a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_16a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_16a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_16a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_16a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_16a1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GeneraterTop|WaveController:ch4_ctrl|SINE_ROM:sine_rom|altsyncram:altsyncram_component|altsyncram_16a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|GeneraterTop|WaveController:ch4_ctrl|TRI_ROM:tri_rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|GeneraterTop|WaveController:ch4_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_13a1:auto_generated.address_a[0]
address_a[1] => altsyncram_13a1:auto_generated.address_a[1]
address_a[2] => altsyncram_13a1:auto_generated.address_a[2]
address_a[3] => altsyncram_13a1:auto_generated.address_a[3]
address_a[4] => altsyncram_13a1:auto_generated.address_a[4]
address_a[5] => altsyncram_13a1:auto_generated.address_a[5]
address_a[6] => altsyncram_13a1:auto_generated.address_a[6]
address_a[7] => altsyncram_13a1:auto_generated.address_a[7]
address_a[8] => altsyncram_13a1:auto_generated.address_a[8]
address_a[9] => altsyncram_13a1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_13a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_13a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_13a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_13a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_13a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_13a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_13a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_13a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_13a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_13a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_13a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_13a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_13a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_13a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_13a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_13a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_13a1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|GeneraterTop|WaveController:ch4_ctrl|TRI_ROM:tri_rom|altsyncram:altsyncram_component|altsyncram_13a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


