Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_19 -L processing_system7_vip_v1_0_21 -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_16 -L generic_baseblocks_v2_1_2 -L axi_register_slice_v2_1_33 -L fifo_generator_v13_2_11 -L axi_data_fifo_v2_1_32 -L axi_crossbar_v2_1_34 -L axi_protocol_converter_v2_1_33 -L axi_lite_ipif_v3_0_4 -L interrupt_control_v3_1_5 -L axi_gpio_v2_0_35 -L axi_bram_ctrl_v4_1_11 -L blk_mem_gen_v8_4_9 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot zynq_example_wrapper_behav xil_defaultlib.zynq_example_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'm_axi_arqos' [C:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.ip_user_files/bd/zynq_example/sim/zynq_example.v:1849]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'm_axi_arregion' [C:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.ip_user_files/bd/zynq_example/sim/zynq_example.v:1851]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'm_axi_awqos' [C:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.ip_user_files/bd/zynq_example/sim/zynq_example.v:1861]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'm_axi_awregion' [C:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.ip_user_files/bd/zynq_example/sim/zynq_example.v:1863]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2024.2_1113_1001/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_21_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5546]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5564]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/scratch/proj/xbuilds/SWIP/2024.2_1113_1001/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_21_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2024.2_1113_1001/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_21_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2024.2_1113_1001/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_21_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10256]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10275]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2024.2_1113_1001/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_21_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2024.2_1113_1001/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_21_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2024.2_1113_1001/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_21_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2024.2_1113_1001/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_21_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/scratch/proj/xbuilds/SWIP/2024.2_1113_1001/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_21_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/scratch/proj/xbuilds/SWIP/2024.2_1113_1001/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_21_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7157]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7175]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7176]
WARNING: [VRFC 10-5021] port 'bram_rst_b' is not connected on this instance [C:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.ip_user_files/bd/zynq_example/sim/zynq_example.v:969]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.ip_user_files/bd/zynq_example/sim/zynq_example.v:1146]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4855]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5110]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3097]
WARNING: [VRFC 10-5021] port 'ENET0_GMII_RXD' is not connected on this instance [C:/Users/Asus/Desktop/TKLL_2024/MIPS_single_cycle/new_prj/new_prj.ip_user_files/bd/zynq_example/ip/zynq_example_processing_system7_0_0/sim/zynq_example_processing_system7_0_0.v:197]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ocm_gp0' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4372]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp0' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4373]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ocm_gp1' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4394]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_gp1' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4395]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_hp0' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4465]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_hp1' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4483]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_hp2' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4501]
WARNING: [VRFC 10-3129] assignment to input 'wr_dv_ddr_hp3' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4519]
WARNING: [VRFC 10-3129] assignment to input 'ddr_wr_qos' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:1253]
WARNING: [VRFC 10-3129] assignment to input 'ddr_rd_qos' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:1276]
WARNING: [VRFC 10-3129] assignment to input 'ddr_wr_qos' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:1091]
WARNING: [VRFC 10-3129] assignment to input 'ddr_rd_qos' [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:1115]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3809]
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_11.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_11.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_11.SRL_FIFO [\SRL_FIFO(c_data_bits=12,c_depth...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_11.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_11.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_11.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_11.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_11.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture zynq_example_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.zynq_example_axi_bram_ctrl_0_0 [zynq_example_axi_bram_ctrl_0_0_d...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=9,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture imp of entity axi_gpio_v2_0_35.GPIO_Core [\GPIO_Core(c_aw=9,c_gpio_width=4...]
Compiling architecture imp of entity axi_gpio_v2_0_35.axi_gpio [\axi_gpio(c_family="zynq",c_gpio...]
Compiling architecture zynq_example_axi_gpio_0_0_arch of entity xil_defaultlib.zynq_example_axi_gpio_0_0 [zynq_example_axi_gpio_0_0_defaul...]
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axi_r...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axi_r...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_b...
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_a...
Compiling module xil_defaultlib.zynq_example_axi_interconnect_0_...
Compiling module xil_defaultlib.m00_couplers_imp_7OQCPI
Compiling module xil_defaultlib.m01_couplers_imp_3HYJ2U
Compiling module axi_protocol_converter_v2_1_33.axi_protocol_converter_v2_1_33_a...
Compiling module xil_defaultlib.zynq_example_axi_interconnect_0_...
Compiling module xil_defaultlib.s00_couplers_imp_1X9O1X
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_carry_...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_compar...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_compar...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_addr_decode...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_arbiter_res...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_32.axi_data_fifo_v2_1_32_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_32.axi_data_fifo_v2_1_32_axic_srl_f...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_si_transact...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_si_transact...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_splitter
Compiling module axi_data_fifo_v2_1_32.axi_data_fifo_v2_1_32_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_32.axi_data_fifo_v2_1_32_axic_reg_s...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_wdata_route...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_32.axi_data_fifo_v2_1_32_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axic_...
Compiling module axi_register_slice_v2_1_33.axi_register_slice_v2_1_33_axi_r...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_32.axi_data_fifo_v2_1_32_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_32.axi_data_fifo_v2_1_32_axic_srl_f...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_addr_arbite...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_decerr_slav...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_crossbar(C_...
Compiling module axi_crossbar_v2_1_34.axi_crossbar_v2_1_34_axi_crossba...
Compiling module xil_defaultlib.zynq_example_axi_interconnect_0_...
Compiling module xil_defaultlib.zynq_example_axi_interconnect_0_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="zyn...
Compiling module xil_defaultlib.zynq_example_blk_mem_gen_0_0
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_16.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture zynq_example_proc_sys_reset_0_0_arch of entity xil_defaultlib.zynq_example_proc_sys_reset_0_0 [zynq_example_proc_sys_reset_0_0_...]
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_g...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_g...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_f...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_s...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_i...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_s...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_d...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_o...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_o...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_r...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_r...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_19.axi_vip_v1_1_19_top(C_AXI_PROTOC...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_19.axi_vip_v1_1_19_top(C_AXI_PROTOC...
WARNING: [VRFC 10-3705] select index 64 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6134]
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_19.axi_vip_v1_1_19_top(C_AXI_PROTOC...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_i...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10898]
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_19.axi_vip_v1_1_19_top(C_AXI_PROTOC...
WARNING: [VRFC 10-3705] select index 128 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7772]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7985]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8124]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8221]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8240]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8381]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8386]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2024.2/sw/continuous/3059/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8391]
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21_a...
Compiling module processing_system7_vip_v1_0_21.processing_system7_vip_v1_0_21(C...
Compiling module xil_defaultlib.zynq_example_processing_system7_...
