// Seed: 2632655285
module module_0 ();
  wire id_1;
  module_2();
  wire id_2;
endmodule
module module_1 (
    inout tri0 id_0
);
  module_0();
endmodule
module module_2;
  reg id_2;
  assign id_3 = 1'b0;
  assign id_3 = id_1;
  assign id_3 = id_1;
  wire id_4;
  always begin
    id_2 <= 1;
    id_1 <= id_1;
    $display(1);
    foreach (id_5) if (id_5) @(negedge 1 or posedge 1 or posedge 1, id_1 || id_1) id_2 = (1);
  end
  assign id_3 = 1'd0;
  wire id_6, id_7, id_8, id_9, id_10;
  wire id_11;
endmodule
