$comment
	File created using the following command:
		vcd file ROM2130.msim.vcd -direction
$end
$date
	Mon Nov 21 15:16:09 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ROM2130_vlg_vec_tst $end
$var reg 6 ! address [5:0] $end
$var reg 1 " clock $end
$var wire 1 # q [23] $end
$var wire 1 $ q [22] $end
$var wire 1 % q [21] $end
$var wire 1 & q [20] $end
$var wire 1 ' q [19] $end
$var wire 1 ( q [18] $end
$var wire 1 ) q [17] $end
$var wire 1 * q [16] $end
$var wire 1 + q [15] $end
$var wire 1 , q [14] $end
$var wire 1 - q [13] $end
$var wire 1 . q [12] $end
$var wire 1 / q [11] $end
$var wire 1 0 q [10] $end
$var wire 1 1 q [9] $end
$var wire 1 2 q [8] $end
$var wire 1 3 q [7] $end
$var wire 1 4 q [6] $end
$var wire 1 5 q [5] $end
$var wire 1 6 q [4] $end
$var wire 1 7 q [3] $end
$var wire 1 8 q [2] $end
$var wire 1 9 q [1] $end
$var wire 1 : q [0] $end

$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < vcc $end
$var wire 1 = unknown $end
$var tri1 1 > devclrn $end
$var tri1 1 ? devpor $end
$var tri1 1 @ devoe $end
$var wire 1 A q[23]~output_o $end
$var wire 1 B q[22]~output_o $end
$var wire 1 C q[21]~output_o $end
$var wire 1 D q[20]~output_o $end
$var wire 1 E q[19]~output_o $end
$var wire 1 F q[18]~output_o $end
$var wire 1 G q[17]~output_o $end
$var wire 1 H q[16]~output_o $end
$var wire 1 I q[15]~output_o $end
$var wire 1 J q[14]~output_o $end
$var wire 1 K q[13]~output_o $end
$var wire 1 L q[12]~output_o $end
$var wire 1 M q[11]~output_o $end
$var wire 1 N q[10]~output_o $end
$var wire 1 O q[9]~output_o $end
$var wire 1 P q[8]~output_o $end
$var wire 1 Q q[7]~output_o $end
$var wire 1 R q[6]~output_o $end
$var wire 1 S q[5]~output_o $end
$var wire 1 T q[4]~output_o $end
$var wire 1 U q[3]~output_o $end
$var wire 1 V q[2]~output_o $end
$var wire 1 W q[1]~output_o $end
$var wire 1 X q[0]~output_o $end
$var wire 1 Y clock~input_o $end
$var wire 1 Z clock~inputclkctrl_outclk $end
$var wire 1 [ address[0]~input_o $end
$var wire 1 \ address[1]~input_o $end
$var wire 1 ] address[2]~input_o $end
$var wire 1 ^ address[3]~input_o $end
$var wire 1 _ address[4]~input_o $end
$var wire 1 ` address[5]~input_o $end
$var wire 1 a inst|srom|rom_block|auto_generated|q_a [23] $end
$var wire 1 b inst|srom|rom_block|auto_generated|q_a [22] $end
$var wire 1 c inst|srom|rom_block|auto_generated|q_a [21] $end
$var wire 1 d inst|srom|rom_block|auto_generated|q_a [20] $end
$var wire 1 e inst|srom|rom_block|auto_generated|q_a [19] $end
$var wire 1 f inst|srom|rom_block|auto_generated|q_a [18] $end
$var wire 1 g inst|srom|rom_block|auto_generated|q_a [17] $end
$var wire 1 h inst|srom|rom_block|auto_generated|q_a [16] $end
$var wire 1 i inst|srom|rom_block|auto_generated|q_a [15] $end
$var wire 1 j inst|srom|rom_block|auto_generated|q_a [14] $end
$var wire 1 k inst|srom|rom_block|auto_generated|q_a [13] $end
$var wire 1 l inst|srom|rom_block|auto_generated|q_a [12] $end
$var wire 1 m inst|srom|rom_block|auto_generated|q_a [11] $end
$var wire 1 n inst|srom|rom_block|auto_generated|q_a [10] $end
$var wire 1 o inst|srom|rom_block|auto_generated|q_a [9] $end
$var wire 1 p inst|srom|rom_block|auto_generated|q_a [8] $end
$var wire 1 q inst|srom|rom_block|auto_generated|q_a [7] $end
$var wire 1 r inst|srom|rom_block|auto_generated|q_a [6] $end
$var wire 1 s inst|srom|rom_block|auto_generated|q_a [5] $end
$var wire 1 t inst|srom|rom_block|auto_generated|q_a [4] $end
$var wire 1 u inst|srom|rom_block|auto_generated|q_a [3] $end
$var wire 1 v inst|srom|rom_block|auto_generated|q_a [2] $end
$var wire 1 w inst|srom|rom_block|auto_generated|q_a [1] $end
$var wire 1 x inst|srom|rom_block|auto_generated|q_a [0] $end
$var wire 1 y inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [35] $end
$var wire 1 z inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [34] $end
$var wire 1 { inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [33] $end
$var wire 1 | inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [32] $end
$var wire 1 } inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [31] $end
$var wire 1 ~ inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [30] $end
$var wire 1 !! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [29] $end
$var wire 1 "! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [28] $end
$var wire 1 #! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [27] $end
$var wire 1 $! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [26] $end
$var wire 1 %! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [25] $end
$var wire 1 &! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [24] $end
$var wire 1 '! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [23] $end
$var wire 1 (! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [22] $end
$var wire 1 )! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [21] $end
$var wire 1 *! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [20] $end
$var wire 1 +! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [19] $end
$var wire 1 ,! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [18] $end
$var wire 1 -! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 .! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 /! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 0! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 1! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 2! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 3! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 4! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 5! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 6! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 7! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 8! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 9! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 :! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 ;! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 <! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 =! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 >! inst|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0;
1<
x=
1>
1?
1@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
$end
#20000
1"
1Y
1Z
#20001
1:!
16!
1/!
1.!
1t
1p
1i
1h
1H
1I
1P
1T
16
12
1+
1*
#40000
b1 !
0"
1[
0Y
0Z
#60000
1"
1Y
1Z
#60001
1=!
0:!
17!
14!
13!
11!
10!
1w
0t
1q
1n
1m
1k
1j
1J
1K
1M
1N
1Q
0T
1W
19
06
13
10
1/
1-
1,
#80000
b11 !
b10 !
0"
0[
1\
0Y
0Z
#100000
1"
1Y
1Z
#100001
0=!
1;!
18!
07!
06!
04!
03!
01!
0.!
0w
1u
1r
0q
0p
0n
0m
0k
0h
0H
0K
0M
0N
0P
0Q
1R
1U
0W
09
17
14
03
02
00
0/
0-
0*
#120000
b11 !
0"
1[
0Y
0Z
#140000
1"
1Y
1Z
#140001
1<!
0;!
08!
11!
1v
0u
0r
1k
1K
0R
0U
1V
18
07
04
1-
#160000
b111 !
b101 !
b100 !
0"
0[
0\
1]
0Y
0Z
#180000
1"
1Y
1Z
#180001
1>!
12!
00!
1x
1l
0j
0J
1L
1X
1:
1.
0,
#200000
b101 !
0"
1[
0Y
0Z
#220000
1"
1Y
1Z
#220001
0>!
1=!
15!
02!
1.!
0x
1w
1o
0l
1h
1H
0L
1O
1W
0X
0:
19
11
0.
1*
#240000
b111 !
b110 !
0"
0[
1\
0Y
0Z
#260000
1"
1Y
1Z
#260001
1>!
0=!
0<!
13!
12!
01!
1,!
1*!
1'!
1x
0w
0v
1m
1l
0k
1f
1d
1a
1A
1D
1F
0K
1L
1M
0V
0W
1X
1:
09
08
1/
1.
0-
1(
1&
1#
#280000
b111 !
0"
1[
0Y
0Z
#300000
1"
1Y
1Z
#300001
1<!
1;!
05!
03!
02!
11!
10!
0.!
0,!
0*!
0'!
1v
1u
0o
0m
0l
1k
1j
0h
0f
0d
0a
0A
0D
0F
0H
1J
1K
0L
0M
0O
1U
1V
18
17
01
0/
0.
1-
1,
0*
0(
0&
0#
#320000
b1111 !
b1011 !
b1001 !
b1000 !
0"
0[
0\
0]
1^
0Y
0Z
#340000
1"
1Y
1Z
#340001
0<!
0;!
12!
01!
00!
0/!
0v
0u
1l
0k
0j
0i
0I
0J
0K
1L
0U
0V
08
07
1.
0-
0,
0+
#360000
b1001 !
0"
1[
0Y
0Z
#380000
1"
1Y
1Z
#380001
1=!
17!
16!
14!
13!
02!
11!
10!
1/!
1.!
1w
1q
1p
1n
1m
0l
1k
1j
1i
1h
1H
1I
1J
1K
0L
1M
1N
1P
1Q
1W
19
13
12
10
1/
0.
1-
1,
1+
1*
#400000
b1011 !
b1010 !
0"
0[
1\
0Y
0Z
#420000
1"
1Y
1Z
#420001
1<!
1v
1V
18
#440000
b1011 !
0"
1[
0Y
0Z
#460000
1"
1Y
1Z
#460001
0>!
1;!
0x
1u
1U
0X
0:
17
#480000
b1111 !
b1101 !
b1100 !
0"
0[
0\
1]
0Y
0Z
#500000
1"
1Y
1Z
#500001
0;!
1:!
0u
1t
1T
0U
07
16
#520000
b1101 !
0"
1[
0Y
0Z
#540000
1"
1Y
1Z
#540001
1>!
0=!
0<!
0:!
07!
06!
15!
04!
03!
01!
00!
1-!
1x
0w
0v
0t
0q
0p
1o
0n
0m
0k
0j
1g
1G
0J
0K
0M
0N
1O
0P
0Q
0T
0V
0W
1X
1:
09
08
06
03
02
11
00
0/
0-
0,
1)
#560000
b1111 !
b1110 !
0"
0[
1\
0Y
0Z
#580000
1"
1Y
1Z
#580001
1=!
1<!
1;!
05!
11!
10!
0.!
0-!
1w
1v
1u
0o
1k
1j
0h
0g
0G
0H
1J
1K
0O
1U
1V
1W
19
18
17
01
1-
1,
0*
0)
#600000
b1111 !
0"
1[
0Y
0Z
#620000
1"
1Y
1Z
#620001
0=!
0;!
1:!
00!
0w
0u
1t
0j
0J
1T
0U
0W
09
07
16
0,
#640000
b11111 !
b10111 !
b10011 !
b10001 !
b10000 !
0"
0[
0\
0]
0^
1_
0Y
0Z
#660000
1"
1Y
1Z
#660001
0>!
1=!
0<!
17!
16!
14!
13!
10!
1.!
0x
1w
0v
1q
1p
1n
1m
1j
1h
1H
1J
1M
1N
1P
1Q
0V
1W
0X
0:
19
08
13
12
10
1/
1,
1*
#680000
b10001 !
0"
1[
0Y
0Z
#700000
1"
1Y
1Z
#700001
0=!
1<!
0w
1v
1V
0W
09
18
#720000
b10011 !
b10010 !
0"
0[
1\
0Y
0Z
#740000
1"
1Y
1Z
#740001
1>!
1=!
07!
06!
04!
03!
00!
0.!
1x
1w
0q
0p
0n
0m
0j
0h
0H
0J
0M
0N
0P
0Q
1W
1X
1:
19
03
02
00
0/
0,
0*
#760000
b10011 !
0"
1[
0Y
0Z
#780000
1"
1Y
1Z
#780001
0=!
0<!
0:!
01!
1.!
0w
0v
0t
0k
1h
1H
0K
0T
0V
0W
09
08
06
0-
1*
#800000
b10111 !
b10101 !
b10100 !
0"
0[
0\
1]
0Y
0Z
#820000
1"
1Y
1Z
#820001
0>!
1;!
1:!
11!
0/!
0.!
0x
1u
1t
1k
0i
0h
0H
0I
1K
1T
1U
0X
0:
17
16
1-
0+
0*
#840000
b10101 !
0"
1[
0Y
0Z
#860000
1"
1Y
1Z
#860001
1>!
0;!
0:!
15!
13!
01!
1.!
1,!
1x
0u
0t
1o
1m
0k
1h
1f
1F
1H
0K
1M
1O
0T
0U
1X
1:
07
06
11
1/
0-
1*
1(
#880000
b10111 !
b10110 !
0"
0[
1\
0Y
0Z
#900000
1"
1Y
1Z
#900001
17!
16!
05!
03!
12!
10!
1/!
0.!
0,!
1q
1p
0o
0m
1l
1j
1i
0h
0f
0F
0H
1I
1J
1L
0M
0O
1P
1Q
13
12
01
0/
1.
1,
1+
0*
0(
#920000
b10111 !
0"
1[
0Y
0Z
#940000
1"
1Y
1Z
#940001
0>!
1:!
07!
06!
15!
13!
02!
00!
0/!
1.!
1,!
0x
1t
0q
0p
1o
1m
0l
0j
0i
1h
1f
1F
1H
0I
0J
0L
1M
1O
0P
0Q
1T
0X
0:
16
03
02
11
1/
0.
0,
0+
1*
1(
#960000
b11111 !
b11011 !
b11001 !
b11000 !
0"
0[
0\
0]
1^
0Y
0Z
#980000
1"
1Y
1Z
#980001
1>!
1/!
0.!
1-!
1x
1i
0h
1g
1G
0H
1I
1X
1:
1+
0*
1)
#1000000
