ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"ble_l2cap_aci.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.aci_l2cap_connection_parameter_update_req,"ax",%progbits
  18              		.align	1
  19              		.global	aci_l2cap_connection_parameter_update_req
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	aci_l2cap_connection_parameter_update_req:
  27              	.LVL0:
  28              	.LFB0:
  29              		.file 1 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c"
   1:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** /*****************************************************************************
   2:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****  * @file    ble_l2cap_aci.c
   3:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****  * @author  MDG
   4:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****  * @brief   STM32WB BLE API (l2cap_aci)
   5:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****  *          Auto-generated file: do not edit!
   6:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****  *****************************************************************************
   7:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****  * @attention
   8:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****  *
   9:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****  * Copyright (c) 2018-2022 STMicroelectronics.
  10:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****  * All rights reserved.
  11:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****  *
  12:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****  * in the root directory of this software component.
  14:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****  *
  16:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****  *****************************************************************************
  17:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****  */
  18:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** 
  19:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** #include "ble_l2cap_aci.h"
  20:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** 
  21:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** tBleStatus aci_l2cap_connection_parameter_update_req( uint16_t Connection_Handle,
  22:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                                       uint16_t Conn_Interval_Min,
  23:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                                       uint16_t Conn_Interval_Max,
  24:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                                       uint16_t Slave_latency,
  25:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                                       uint16_t Timeout_Multiplier )
  26:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** {
  30              		.loc 1 26 1 view -0
  31              		.cfi_startproc
  32              		@ args = 4, pretend = 0, frame = 288
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 2


  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 26 1 is_stmt 0 view .LVU1
  35 0000 70B5     		push	{r4, r5, r6, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 16
  38              		.cfi_offset 4, -16
  39              		.cfi_offset 5, -12
  40              		.cfi_offset 6, -8
  41              		.cfi_offset 14, -4
  42 0002 C8B0     		sub	sp, sp, #288
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 304
  27:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   struct hci_request rq;
  45              		.loc 1 27 3 is_stmt 1 view .LVU2
  28:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  46              		.loc 1 28 3 view .LVU3
  29:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   aci_l2cap_connection_parameter_update_req_cp0 *cp0 = (aci_l2cap_connection_parameter_update_req_c
  47              		.loc 1 29 3 view .LVU4
  48              	.LVL1:
  30:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   tBleStatus status = 0;
  49              		.loc 1 30 3 view .LVU5
  50              		.loc 1 30 14 is_stmt 0 view .LVU6
  51 0004 0DF10706 		add	r6, sp, #7
  52 0008 0025     		movs	r5, #0
  53 000a 8DF80750 		strb	r5, [sp, #7]
  31:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   int index_input = 0;
  54              		.loc 1 31 3 is_stmt 1 view .LVU7
  55              	.LVL2:
  32:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Connection_Handle = Connection_Handle;
  56              		.loc 1 32 3 view .LVU8
  57              		.loc 1 32 26 is_stmt 0 view .LVU9
  58 000e 02AC     		add	r4, sp, #8
  59              	.LVL3:
  60              		.loc 1 32 26 view .LVU10
  61 0010 ADF80800 		strh	r0, [sp, #8]	@ movhi
  33:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
  62              		.loc 1 33 3 is_stmt 1 view .LVU11
  63              	.LVL4:
  34:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Conn_Interval_Min = Conn_Interval_Min;
  64              		.loc 1 34 3 view .LVU12
  65              		.loc 1 34 26 is_stmt 0 view .LVU13
  66 0014 ADF80A10 		strh	r1, [sp, #10]	@ movhi
  35:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
  67              		.loc 1 35 3 is_stmt 1 view .LVU14
  68              	.LVL5:
  36:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Conn_Interval_Max = Conn_Interval_Max;
  69              		.loc 1 36 3 view .LVU15
  70              		.loc 1 36 26 is_stmt 0 view .LVU16
  71 0018 ADF80C20 		strh	r2, [sp, #12]	@ movhi
  37:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
  72              		.loc 1 37 3 is_stmt 1 view .LVU17
  73              	.LVL6:
  38:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Slave_latency = Slave_latency;
  74              		.loc 1 38 3 view .LVU18
  75              		.loc 1 38 22 is_stmt 0 view .LVU19
  76 001c ADF80E30 		strh	r3, [sp, #14]	@ movhi
  39:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 3


  77              		.loc 1 39 3 is_stmt 1 view .LVU20
  78              	.LVL7:
  40:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Timeout_Multiplier = Timeout_Multiplier;
  79              		.loc 1 40 3 view .LVU21
  80              		.loc 1 40 27 is_stmt 0 view .LVU22
  81 0020 BDF83031 		ldrh	r3, [sp, #304]
  82              	.LVL8:
  83              		.loc 1 40 27 view .LVU23
  84 0024 ADF81030 		strh	r3, [sp, #16]	@ movhi
  41:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
  85              		.loc 1 41 3 is_stmt 1 view .LVU24
  86              	.LVL9:
  42:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   Osal_MemSet( &rq, 0, sizeof(rq) );
  87              		.loc 1 42 3 view .LVU25
  88 0028 1822     		movs	r2, #24
  89              	.LVL10:
  90              		.loc 1 42 3 is_stmt 0 view .LVU26
  91 002a 2946     		mov	r1, r5
  92              	.LVL11:
  93              		.loc 1 42 3 view .LVU27
  94 002c 42A8     		add	r0, sp, #264
  95              	.LVL12:
  96              		.loc 1 42 3 view .LVU28
  97 002e FFF7FEFF 		bl	Osal_MemSet
  98              	.LVL13:
  43:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.ogf = 0x3f;
  99              		.loc 1 43 3 is_stmt 1 view .LVU29
 100              		.loc 1 43 10 is_stmt 0 view .LVU30
 101 0032 3F23     		movs	r3, #63
 102 0034 ADF80831 		strh	r3, [sp, #264]	@ movhi
  44:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.ocf = 0x181;
 103              		.loc 1 44 3 is_stmt 1 view .LVU31
 104              		.loc 1 44 10 is_stmt 0 view .LVU32
 105 0038 40F28113 		movw	r3, #385
 106 003c ADF80A31 		strh	r3, [sp, #266]	@ movhi
  45:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.event = 0x0F;
 107              		.loc 1 45 3 is_stmt 1 view .LVU33
 108              		.loc 1 45 12 is_stmt 0 view .LVU34
 109 0040 0F23     		movs	r3, #15
 110 0042 4393     		str	r3, [sp, #268]
  46:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.cparam = cmd_buffer;
 111              		.loc 1 46 3 is_stmt 1 view .LVU35
 112              		.loc 1 46 13 is_stmt 0 view .LVU36
 113 0044 4494     		str	r4, [sp, #272]
  47:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.clen = index_input;
 114              		.loc 1 47 3 is_stmt 1 view .LVU37
 115              		.loc 1 47 11 is_stmt 0 view .LVU38
 116 0046 0A23     		movs	r3, #10
 117 0048 4593     		str	r3, [sp, #276]
  48:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.rparam = &status;
 118              		.loc 1 48 3 is_stmt 1 view .LVU39
 119              		.loc 1 48 13 is_stmt 0 view .LVU40
 120 004a 4696     		str	r6, [sp, #280]
  49:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.rlen = 1;
 121              		.loc 1 49 3 is_stmt 1 view .LVU41
 122              		.loc 1 49 11 is_stmt 0 view .LVU42
 123 004c 0123     		movs	r3, #1
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 4


 124 004e 4793     		str	r3, [sp, #284]
  50:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   if ( hci_send_req(&rq, FALSE) < 0 )
 125              		.loc 1 50 3 is_stmt 1 view .LVU43
 126              		.loc 1 50 8 is_stmt 0 view .LVU44
 127 0050 2946     		mov	r1, r5
 128 0052 42A8     		add	r0, sp, #264
 129 0054 FFF7FEFF 		bl	hci_send_req
 130              	.LVL14:
 131              		.loc 1 50 6 view .LVU45
 132 0058 A842     		cmp	r0, r5
 133 005a 03DB     		blt	.L3
  51:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
  52:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   return status;
 134              		.loc 1 52 3 is_stmt 1 view .LVU46
 135              		.loc 1 52 10 is_stmt 0 view .LVU47
 136 005c 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 137              	.L2:
  53:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** }
 138              		.loc 1 53 1 view .LVU48
 139 0060 48B0     		add	sp, sp, #288
 140              	.LCFI2:
 141              		.cfi_remember_state
 142              		.cfi_def_cfa_offset 16
 143              		@ sp needed
 144 0062 70BD     		pop	{r4, r5, r6, pc}
 145              	.LVL15:
 146              	.L3:
 147              	.LCFI3:
 148              		.cfi_restore_state
  51:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 149              		.loc 1 51 12 view .LVU49
 150 0064 FF20     		movs	r0, #255
 151 0066 FBE7     		b	.L2
 152              		.cfi_endproc
 153              	.LFE0:
 155              		.section	.text.aci_l2cap_connection_parameter_update_resp,"ax",%progbits
 156              		.align	1
 157              		.global	aci_l2cap_connection_parameter_update_resp
 158              		.syntax unified
 159              		.thumb
 160              		.thumb_func
 161              		.fpu fpv4-sp-d16
 163              	aci_l2cap_connection_parameter_update_resp:
 164              	.LVL16:
 165              	.LFB1:
  54:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** 
  55:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** tBleStatus aci_l2cap_connection_parameter_update_resp( uint16_t Connection_Handle,
  56:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                                        uint16_t Conn_Interval_Min,
  57:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                                        uint16_t Conn_Interval_Max,
  58:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                                        uint16_t Slave_latency,
  59:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                                        uint16_t Timeout_Multiplier,
  60:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                                        uint16_t Minimum_CE_Length,
  61:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                                        uint16_t Maximum_CE_Length,
  62:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                                        uint8_t Identifier,
  63:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                                        uint8_t Accept )
  64:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** {
 166              		.loc 1 64 1 is_stmt 1 view -0
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 5


 167              		.cfi_startproc
 168              		@ args = 20, pretend = 0, frame = 288
 169              		@ frame_needed = 0, uses_anonymous_args = 0
 170              		.loc 1 64 1 is_stmt 0 view .LVU51
 171 0000 70B5     		push	{r4, r5, r6, lr}
 172              	.LCFI4:
 173              		.cfi_def_cfa_offset 16
 174              		.cfi_offset 4, -16
 175              		.cfi_offset 5, -12
 176              		.cfi_offset 6, -8
 177              		.cfi_offset 14, -4
 178 0002 C8B0     		sub	sp, sp, #288
 179              	.LCFI5:
 180              		.cfi_def_cfa_offset 304
  65:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   struct hci_request rq;
 181              		.loc 1 65 3 is_stmt 1 view .LVU52
  66:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
 182              		.loc 1 66 3 view .LVU53
  67:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   aci_l2cap_connection_parameter_update_resp_cp0 *cp0 = (aci_l2cap_connection_parameter_update_resp
 183              		.loc 1 67 3 view .LVU54
 184              	.LVL17:
  68:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   tBleStatus status = 0;
 185              		.loc 1 68 3 view .LVU55
 186              		.loc 1 68 14 is_stmt 0 view .LVU56
 187 0004 0DF10706 		add	r6, sp, #7
 188 0008 0025     		movs	r5, #0
 189 000a 8DF80750 		strb	r5, [sp, #7]
  69:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   int index_input = 0;
 190              		.loc 1 69 3 is_stmt 1 view .LVU57
 191              	.LVL18:
  70:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Connection_Handle = Connection_Handle;
 192              		.loc 1 70 3 view .LVU58
 193              		.loc 1 70 26 is_stmt 0 view .LVU59
 194 000e 02AC     		add	r4, sp, #8
 195              	.LVL19:
 196              		.loc 1 70 26 view .LVU60
 197 0010 ADF80800 		strh	r0, [sp, #8]	@ movhi
  71:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 198              		.loc 1 71 3 is_stmt 1 view .LVU61
 199              	.LVL20:
  72:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Conn_Interval_Min = Conn_Interval_Min;
 200              		.loc 1 72 3 view .LVU62
 201              		.loc 1 72 26 is_stmt 0 view .LVU63
 202 0014 ADF80A10 		strh	r1, [sp, #10]	@ movhi
  73:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 203              		.loc 1 73 3 is_stmt 1 view .LVU64
 204              	.LVL21:
  74:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Conn_Interval_Max = Conn_Interval_Max;
 205              		.loc 1 74 3 view .LVU65
 206              		.loc 1 74 26 is_stmt 0 view .LVU66
 207 0018 ADF80C20 		strh	r2, [sp, #12]	@ movhi
  75:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 208              		.loc 1 75 3 is_stmt 1 view .LVU67
 209              	.LVL22:
  76:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Slave_latency = Slave_latency;
 210              		.loc 1 76 3 view .LVU68
 211              		.loc 1 76 22 is_stmt 0 view .LVU69
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 6


 212 001c ADF80E30 		strh	r3, [sp, #14]	@ movhi
  77:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 213              		.loc 1 77 3 is_stmt 1 view .LVU70
 214              	.LVL23:
  78:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Timeout_Multiplier = Timeout_Multiplier;
 215              		.loc 1 78 3 view .LVU71
 216              		.loc 1 78 27 is_stmt 0 view .LVU72
 217 0020 BDF83031 		ldrh	r3, [sp, #304]
 218              	.LVL24:
 219              		.loc 1 78 27 view .LVU73
 220 0024 ADF81030 		strh	r3, [sp, #16]	@ movhi
  79:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 221              		.loc 1 79 3 is_stmt 1 view .LVU74
 222              	.LVL25:
  80:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Minimum_CE_Length = Minimum_CE_Length;
 223              		.loc 1 80 3 view .LVU75
 224              		.loc 1 80 26 is_stmt 0 view .LVU76
 225 0028 BDF83431 		ldrh	r3, [sp, #308]
 226 002c ADF81230 		strh	r3, [sp, #18]	@ movhi
  81:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 227              		.loc 1 81 3 is_stmt 1 view .LVU77
 228              	.LVL26:
  82:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Maximum_CE_Length = Maximum_CE_Length;
 229              		.loc 1 82 3 view .LVU78
 230              		.loc 1 82 26 is_stmt 0 view .LVU79
 231 0030 BDF83831 		ldrh	r3, [sp, #312]
 232 0034 ADF81430 		strh	r3, [sp, #20]	@ movhi
  83:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 233              		.loc 1 83 3 is_stmt 1 view .LVU80
 234              	.LVL27:
  84:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Identifier = Identifier;
 235              		.loc 1 84 3 view .LVU81
 236              		.loc 1 84 19 is_stmt 0 view .LVU82
 237 0038 9DF83C31 		ldrb	r3, [sp, #316]	@ zero_extendqisi2
 238 003c 8DF81630 		strb	r3, [sp, #22]
  85:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 1;
 239              		.loc 1 85 3 is_stmt 1 view .LVU83
 240              	.LVL28:
  86:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Accept = Accept;
 241              		.loc 1 86 3 view .LVU84
 242              		.loc 1 86 15 is_stmt 0 view .LVU85
 243 0040 9DF84031 		ldrb	r3, [sp, #320]	@ zero_extendqisi2
 244 0044 8DF81730 		strb	r3, [sp, #23]
  87:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 1;
 245              		.loc 1 87 3 is_stmt 1 view .LVU86
 246              	.LVL29:
  88:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   Osal_MemSet( &rq, 0, sizeof(rq) );
 247              		.loc 1 88 3 view .LVU87
 248 0048 1822     		movs	r2, #24
 249              	.LVL30:
 250              		.loc 1 88 3 is_stmt 0 view .LVU88
 251 004a 2946     		mov	r1, r5
 252              	.LVL31:
 253              		.loc 1 88 3 view .LVU89
 254 004c 42A8     		add	r0, sp, #264
 255              	.LVL32:
 256              		.loc 1 88 3 view .LVU90
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 7


 257 004e FFF7FEFF 		bl	Osal_MemSet
 258              	.LVL33:
  89:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.ogf = 0x3f;
 259              		.loc 1 89 3 is_stmt 1 view .LVU91
 260              		.loc 1 89 10 is_stmt 0 view .LVU92
 261 0052 3F23     		movs	r3, #63
 262 0054 ADF80831 		strh	r3, [sp, #264]	@ movhi
  90:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.ocf = 0x182;
 263              		.loc 1 90 3 is_stmt 1 view .LVU93
 264              		.loc 1 90 10 is_stmt 0 view .LVU94
 265 0058 4FF4C173 		mov	r3, #386
 266 005c ADF80A31 		strh	r3, [sp, #266]	@ movhi
  91:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.cparam = cmd_buffer;
 267              		.loc 1 91 3 is_stmt 1 view .LVU95
 268              		.loc 1 91 13 is_stmt 0 view .LVU96
 269 0060 4494     		str	r4, [sp, #272]
  92:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.clen = index_input;
 270              		.loc 1 92 3 is_stmt 1 view .LVU97
 271              		.loc 1 92 11 is_stmt 0 view .LVU98
 272 0062 1023     		movs	r3, #16
 273 0064 4593     		str	r3, [sp, #276]
  93:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.rparam = &status;
 274              		.loc 1 93 3 is_stmt 1 view .LVU99
 275              		.loc 1 93 13 is_stmt 0 view .LVU100
 276 0066 4696     		str	r6, [sp, #280]
  94:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.rlen = 1;
 277              		.loc 1 94 3 is_stmt 1 view .LVU101
 278              		.loc 1 94 11 is_stmt 0 view .LVU102
 279 0068 0123     		movs	r3, #1
 280 006a 4793     		str	r3, [sp, #284]
  95:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   if ( hci_send_req(&rq, FALSE) < 0 )
 281              		.loc 1 95 3 is_stmt 1 view .LVU103
 282              		.loc 1 95 8 is_stmt 0 view .LVU104
 283 006c 2946     		mov	r1, r5
 284 006e 42A8     		add	r0, sp, #264
 285 0070 FFF7FEFF 		bl	hci_send_req
 286              	.LVL34:
 287              		.loc 1 95 6 view .LVU105
 288 0074 A842     		cmp	r0, r5
 289 0076 03DB     		blt	.L7
  96:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
  97:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   return status;
 290              		.loc 1 97 3 is_stmt 1 view .LVU106
 291              		.loc 1 97 10 is_stmt 0 view .LVU107
 292 0078 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 293              	.L6:
  98:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** }
 294              		.loc 1 98 1 view .LVU108
 295 007c 48B0     		add	sp, sp, #288
 296              	.LCFI6:
 297              		.cfi_remember_state
 298              		.cfi_def_cfa_offset 16
 299              		@ sp needed
 300 007e 70BD     		pop	{r4, r5, r6, pc}
 301              	.LVL35:
 302              	.L7:
 303              	.LCFI7:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 8


 304              		.cfi_restore_state
  96:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 305              		.loc 1 96 12 view .LVU109
 306 0080 FF20     		movs	r0, #255
 307 0082 FBE7     		b	.L6
 308              		.cfi_endproc
 309              	.LFE1:
 311              		.section	.text.aci_l2cap_coc_connect,"ax",%progbits
 312              		.align	1
 313              		.global	aci_l2cap_coc_connect
 314              		.syntax unified
 315              		.thumb
 316              		.thumb_func
 317              		.fpu fpv4-sp-d16
 319              	aci_l2cap_coc_connect:
 320              	.LVL36:
 321              	.LFB2:
  99:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** 
 100:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** tBleStatus aci_l2cap_coc_connect( uint16_t Connection_Handle,
 101:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                   uint16_t SPSM,
 102:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                   uint16_t MTU,
 103:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                   uint16_t MPS,
 104:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                   uint16_t Initial_Credits,
 105:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                   uint8_t Channel_Number )
 106:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** {
 322              		.loc 1 106 1 is_stmt 1 view -0
 323              		.cfi_startproc
 324              		@ args = 8, pretend = 0, frame = 288
 325              		@ frame_needed = 0, uses_anonymous_args = 0
 326              		.loc 1 106 1 is_stmt 0 view .LVU111
 327 0000 70B5     		push	{r4, r5, r6, lr}
 328              	.LCFI8:
 329              		.cfi_def_cfa_offset 16
 330              		.cfi_offset 4, -16
 331              		.cfi_offset 5, -12
 332              		.cfi_offset 6, -8
 333              		.cfi_offset 14, -4
 334 0002 C8B0     		sub	sp, sp, #288
 335              	.LCFI9:
 336              		.cfi_def_cfa_offset 304
 107:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   struct hci_request rq;
 337              		.loc 1 107 3 is_stmt 1 view .LVU112
 108:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
 338              		.loc 1 108 3 view .LVU113
 109:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   aci_l2cap_coc_connect_cp0 *cp0 = (aci_l2cap_coc_connect_cp0*)(cmd_buffer);
 339              		.loc 1 109 3 view .LVU114
 340              	.LVL37:
 110:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   tBleStatus status = 0;
 341              		.loc 1 110 3 view .LVU115
 342              		.loc 1 110 14 is_stmt 0 view .LVU116
 343 0004 0DF10706 		add	r6, sp, #7
 344 0008 0025     		movs	r5, #0
 345 000a 8DF80750 		strb	r5, [sp, #7]
 111:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   int index_input = 0;
 346              		.loc 1 111 3 is_stmt 1 view .LVU117
 347              	.LVL38:
 112:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Connection_Handle = Connection_Handle;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 9


 348              		.loc 1 112 3 view .LVU118
 349              		.loc 1 112 26 is_stmt 0 view .LVU119
 350 000e 02AC     		add	r4, sp, #8
 351              	.LVL39:
 352              		.loc 1 112 26 view .LVU120
 353 0010 ADF80800 		strh	r0, [sp, #8]	@ movhi
 113:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 354              		.loc 1 113 3 is_stmt 1 view .LVU121
 355              	.LVL40:
 114:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->SPSM = SPSM;
 356              		.loc 1 114 3 view .LVU122
 357              		.loc 1 114 13 is_stmt 0 view .LVU123
 358 0014 ADF80A10 		strh	r1, [sp, #10]	@ movhi
 115:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 359              		.loc 1 115 3 is_stmt 1 view .LVU124
 360              	.LVL41:
 116:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->MTU = MTU;
 361              		.loc 1 116 3 view .LVU125
 362              		.loc 1 116 12 is_stmt 0 view .LVU126
 363 0018 ADF80C20 		strh	r2, [sp, #12]	@ movhi
 117:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 364              		.loc 1 117 3 is_stmt 1 view .LVU127
 365              	.LVL42:
 118:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->MPS = MPS;
 366              		.loc 1 118 3 view .LVU128
 367              		.loc 1 118 12 is_stmt 0 view .LVU129
 368 001c ADF80E30 		strh	r3, [sp, #14]	@ movhi
 119:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 369              		.loc 1 119 3 is_stmt 1 view .LVU130
 370              	.LVL43:
 120:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Initial_Credits = Initial_Credits;
 371              		.loc 1 120 3 view .LVU131
 372              		.loc 1 120 24 is_stmt 0 view .LVU132
 373 0020 BDF83031 		ldrh	r3, [sp, #304]
 374              	.LVL44:
 375              		.loc 1 120 24 view .LVU133
 376 0024 ADF81030 		strh	r3, [sp, #16]	@ movhi
 121:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 377              		.loc 1 121 3 is_stmt 1 view .LVU134
 378              	.LVL45:
 122:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Channel_Number = Channel_Number;
 379              		.loc 1 122 3 view .LVU135
 380              		.loc 1 122 23 is_stmt 0 view .LVU136
 381 0028 9DF83431 		ldrb	r3, [sp, #308]	@ zero_extendqisi2
 382 002c 8DF81230 		strb	r3, [sp, #18]
 123:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 1;
 383              		.loc 1 123 3 is_stmt 1 view .LVU137
 384              	.LVL46:
 124:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   Osal_MemSet( &rq, 0, sizeof(rq) );
 385              		.loc 1 124 3 view .LVU138
 386 0030 1822     		movs	r2, #24
 387              	.LVL47:
 388              		.loc 1 124 3 is_stmt 0 view .LVU139
 389 0032 2946     		mov	r1, r5
 390              	.LVL48:
 391              		.loc 1 124 3 view .LVU140
 392 0034 42A8     		add	r0, sp, #264
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 10


 393              	.LVL49:
 394              		.loc 1 124 3 view .LVU141
 395 0036 FFF7FEFF 		bl	Osal_MemSet
 396              	.LVL50:
 125:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.ogf = 0x3f;
 397              		.loc 1 125 3 is_stmt 1 view .LVU142
 398              		.loc 1 125 10 is_stmt 0 view .LVU143
 399 003a 3F23     		movs	r3, #63
 400 003c ADF80831 		strh	r3, [sp, #264]	@ movhi
 126:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.ocf = 0x188;
 401              		.loc 1 126 3 is_stmt 1 view .LVU144
 402              		.loc 1 126 10 is_stmt 0 view .LVU145
 403 0040 4FF4C473 		mov	r3, #392
 404 0044 ADF80A31 		strh	r3, [sp, #266]	@ movhi
 127:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.cparam = cmd_buffer;
 405              		.loc 1 127 3 is_stmt 1 view .LVU146
 406              		.loc 1 127 13 is_stmt 0 view .LVU147
 407 0048 4494     		str	r4, [sp, #272]
 128:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.clen = index_input;
 408              		.loc 1 128 3 is_stmt 1 view .LVU148
 409              		.loc 1 128 11 is_stmt 0 view .LVU149
 410 004a 0B23     		movs	r3, #11
 411 004c 4593     		str	r3, [sp, #276]
 129:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.rparam = &status;
 412              		.loc 1 129 3 is_stmt 1 view .LVU150
 413              		.loc 1 129 13 is_stmt 0 view .LVU151
 414 004e 4696     		str	r6, [sp, #280]
 130:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.rlen = 1;
 415              		.loc 1 130 3 is_stmt 1 view .LVU152
 416              		.loc 1 130 11 is_stmt 0 view .LVU153
 417 0050 0123     		movs	r3, #1
 418 0052 4793     		str	r3, [sp, #284]
 131:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   if ( hci_send_req(&rq, FALSE) < 0 )
 419              		.loc 1 131 3 is_stmt 1 view .LVU154
 420              		.loc 1 131 8 is_stmt 0 view .LVU155
 421 0054 2946     		mov	r1, r5
 422 0056 42A8     		add	r0, sp, #264
 423 0058 FFF7FEFF 		bl	hci_send_req
 424              	.LVL51:
 425              		.loc 1 131 6 view .LVU156
 426 005c A842     		cmp	r0, r5
 427 005e 03DB     		blt	.L11
 132:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 133:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   return status;
 428              		.loc 1 133 3 is_stmt 1 view .LVU157
 429              		.loc 1 133 10 is_stmt 0 view .LVU158
 430 0060 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 431              	.L10:
 134:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** }
 432              		.loc 1 134 1 view .LVU159
 433 0064 48B0     		add	sp, sp, #288
 434              	.LCFI10:
 435              		.cfi_remember_state
 436              		.cfi_def_cfa_offset 16
 437              		@ sp needed
 438 0066 70BD     		pop	{r4, r5, r6, pc}
 439              	.LVL52:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 11


 440              	.L11:
 441              	.LCFI11:
 442              		.cfi_restore_state
 132:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 443              		.loc 1 132 12 view .LVU160
 444 0068 FF20     		movs	r0, #255
 445 006a FBE7     		b	.L10
 446              		.cfi_endproc
 447              	.LFE2:
 449              		.section	.text.aci_l2cap_coc_connect_confirm,"ax",%progbits
 450              		.align	1
 451              		.global	aci_l2cap_coc_connect_confirm
 452              		.syntax unified
 453              		.thumb
 454              		.thumb_func
 455              		.fpu fpv4-sp-d16
 457              	aci_l2cap_coc_connect_confirm:
 458              	.LVL53:
 459              	.LFB3:
 135:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** 
 136:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** tBleStatus aci_l2cap_coc_connect_confirm( uint16_t Connection_Handle,
 137:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                           uint16_t MTU,
 138:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                           uint16_t MPS,
 139:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                           uint16_t Initial_Credits,
 140:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                           uint16_t Result,
 141:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                           uint8_t* Channel_Number,
 142:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                           uint8_t* Channel_Index_List )
 143:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** {
 460              		.loc 1 143 1 is_stmt 1 view -0
 461              		.cfi_startproc
 462              		@ args = 12, pretend = 0, frame = 536
 463              		@ frame_needed = 0, uses_anonymous_args = 0
 464              		.loc 1 143 1 is_stmt 0 view .LVU162
 465 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 466              	.LCFI12:
 467              		.cfi_def_cfa_offset 28
 468              		.cfi_offset 4, -28
 469              		.cfi_offset 5, -24
 470              		.cfi_offset 6, -20
 471              		.cfi_offset 7, -16
 472              		.cfi_offset 8, -12
 473              		.cfi_offset 9, -8
 474              		.cfi_offset 14, -4
 475 0004 ADF5077D 		sub	sp, sp, #540
 476              	.LCFI13:
 477              		.cfi_def_cfa_offset 568
 478 0008 8046     		mov	r8, r0
 479 000a 0F46     		mov	r7, r1
 480 000c 1646     		mov	r6, r2
 481 000e 1D46     		mov	r5, r3
 144:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   struct hci_request rq;
 482              		.loc 1 144 3 is_stmt 1 view .LVU163
 145:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
 483              		.loc 1 145 3 view .LVU164
 146:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   aci_l2cap_coc_connect_confirm_cp0 *cp0 = (aci_l2cap_coc_connect_confirm_cp0*)(cmd_buffer);
 484              		.loc 1 146 3 view .LVU165
 485              	.LVL54:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 12


 147:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   aci_l2cap_coc_connect_confirm_rp0 resp;
 486              		.loc 1 147 3 view .LVU166
 148:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   Osal_MemSet( &resp, 0, sizeof(resp) );
 487              		.loc 1 148 3 view .LVU167
 488 0010 0DF10409 		add	r9, sp, #4
 489 0014 FC22     		movs	r2, #252
 490              	.LVL55:
 491              		.loc 1 148 3 is_stmt 0 view .LVU168
 492 0016 0021     		movs	r1, #0
 493              	.LVL56:
 494              		.loc 1 148 3 view .LVU169
 495 0018 4846     		mov	r0, r9
 496              	.LVL57:
 497              		.loc 1 148 3 view .LVU170
 498 001a FFF7FEFF 		bl	Osal_MemSet
 499              	.LVL58:
 149:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   int index_input = 0;
 500              		.loc 1 149 3 is_stmt 1 view .LVU171
 150:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Connection_Handle = Connection_Handle;
 501              		.loc 1 150 3 view .LVU172
 502              		.loc 1 150 26 is_stmt 0 view .LVU173
 503 001e 40AC     		add	r4, sp, #256
 504              	.LVL59:
 505              		.loc 1 150 26 view .LVU174
 506 0020 ADF80081 		strh	r8, [sp, #256]	@ movhi
 151:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 507              		.loc 1 151 3 is_stmt 1 view .LVU175
 508              	.LVL60:
 152:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->MTU = MTU;
 509              		.loc 1 152 3 view .LVU176
 510              		.loc 1 152 12 is_stmt 0 view .LVU177
 511 0024 ADF80271 		strh	r7, [sp, #258]	@ movhi
 153:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 512              		.loc 1 153 3 is_stmt 1 view .LVU178
 513              	.LVL61:
 154:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->MPS = MPS;
 514              		.loc 1 154 3 view .LVU179
 515              		.loc 1 154 12 is_stmt 0 view .LVU180
 516 0028 ADF80461 		strh	r6, [sp, #260]	@ movhi
 155:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 517              		.loc 1 155 3 is_stmt 1 view .LVU181
 518              	.LVL62:
 156:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Initial_Credits = Initial_Credits;
 519              		.loc 1 156 3 view .LVU182
 520              		.loc 1 156 24 is_stmt 0 view .LVU183
 521 002c ADF80651 		strh	r5, [sp, #262]	@ movhi
 157:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 522              		.loc 1 157 3 is_stmt 1 view .LVU184
 523              	.LVL63:
 158:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Result = Result;
 524              		.loc 1 158 3 view .LVU185
 525              		.loc 1 158 15 is_stmt 0 view .LVU186
 526 0030 BDF83832 		ldrh	r3, [sp, #568]
 527 0034 ADF80831 		strh	r3, [sp, #264]	@ movhi
 159:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 528              		.loc 1 159 3 is_stmt 1 view .LVU187
 529              	.LVL64:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 13


 160:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   Osal_MemSet( &rq, 0, sizeof(rq) );
 530              		.loc 1 160 3 view .LVU188
 531 0038 1822     		movs	r2, #24
 532 003a 0021     		movs	r1, #0
 533 003c 80A8     		add	r0, sp, #512
 534 003e FFF7FEFF 		bl	Osal_MemSet
 535              	.LVL65:
 161:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.ogf = 0x3f;
 536              		.loc 1 161 3 view .LVU189
 537              		.loc 1 161 10 is_stmt 0 view .LVU190
 538 0042 3F23     		movs	r3, #63
 539 0044 ADF80032 		strh	r3, [sp, #512]	@ movhi
 162:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.ocf = 0x189;
 540              		.loc 1 162 3 is_stmt 1 view .LVU191
 541              		.loc 1 162 10 is_stmt 0 view .LVU192
 542 0048 40F28913 		movw	r3, #393
 543 004c ADF80232 		strh	r3, [sp, #514]	@ movhi
 163:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.cparam = cmd_buffer;
 544              		.loc 1 163 3 is_stmt 1 view .LVU193
 545              		.loc 1 163 13 is_stmt 0 view .LVU194
 546 0050 8294     		str	r4, [sp, #520]
 164:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.clen = index_input;
 547              		.loc 1 164 3 is_stmt 1 view .LVU195
 548              		.loc 1 164 11 is_stmt 0 view .LVU196
 549 0052 0A23     		movs	r3, #10
 550 0054 8393     		str	r3, [sp, #524]
 165:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.rparam = &resp;
 551              		.loc 1 165 3 is_stmt 1 view .LVU197
 552              		.loc 1 165 13 is_stmt 0 view .LVU198
 553 0056 CDF81092 		str	r9, [sp, #528]
 166:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.rlen = sizeof(resp);
 554              		.loc 1 166 3 is_stmt 1 view .LVU199
 555              		.loc 1 166 11 is_stmt 0 view .LVU200
 556 005a FC23     		movs	r3, #252
 557 005c 8593     		str	r3, [sp, #532]
 167:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   if ( hci_send_req(&rq, FALSE) < 0 )
 558              		.loc 1 167 3 is_stmt 1 view .LVU201
 559              		.loc 1 167 8 is_stmt 0 view .LVU202
 560 005e 0021     		movs	r1, #0
 561 0060 80A8     		add	r0, sp, #512
 562 0062 FFF7FEFF 		bl	hci_send_req
 563              	.LVL66:
 564              		.loc 1 167 6 view .LVU203
 565 0066 0028     		cmp	r0, #0
 566 0068 11DB     		blt	.L15
 168:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 169:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   if ( resp.Status )
 567              		.loc 1 169 3 is_stmt 1 view .LVU204
 568              		.loc 1 169 12 is_stmt 0 view .LVU205
 569 006a 9DF80440 		ldrb	r4, [sp, #4]	@ zero_extendqisi2
 570              	.LVL67:
 571              		.loc 1 169 6 view .LVU206
 572 006e 24B1     		cbz	r4, .L17
 573              	.L14:
 170:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****     return resp.Status;
 171:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   *Channel_Number = resp.Channel_Number;
 172:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   Osal_MemCpy( (void*)Channel_Index_List, (const void*)resp.Channel_Index_List, *Channel_Number);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 14


 173:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   return BLE_STATUS_SUCCESS;
 174:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** }
 574              		.loc 1 174 1 view .LVU207
 575 0070 2046     		mov	r0, r4
 576 0072 0DF5077D 		add	sp, sp, #540
 577              	.LCFI14:
 578              		.cfi_remember_state
 579              		.cfi_def_cfa_offset 28
 580              		@ sp needed
 581 0076 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 582              	.LVL68:
 583              	.L17:
 584              	.LCFI15:
 585              		.cfi_restore_state
 171:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   Osal_MemCpy( (void*)Channel_Index_List, (const void*)resp.Channel_Index_List, *Channel_Number);
 586              		.loc 1 171 3 is_stmt 1 view .LVU208
 171:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   Osal_MemCpy( (void*)Channel_Index_List, (const void*)resp.Channel_Index_List, *Channel_Number);
 587              		.loc 1 171 25 is_stmt 0 view .LVU209
 588 007a 9DF80520 		ldrb	r2, [sp, #5]	@ zero_extendqisi2
 171:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   Osal_MemCpy( (void*)Channel_Index_List, (const void*)resp.Channel_Index_List, *Channel_Number);
 589              		.loc 1 171 19 view .LVU210
 590 007e 8F9B     		ldr	r3, [sp, #572]
 591 0080 1A70     		strb	r2, [r3]
 172:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   return BLE_STATUS_SUCCESS;
 592              		.loc 1 172 3 is_stmt 1 view .LVU211
 593 0082 0DF10601 		add	r1, sp, #6
 594 0086 9098     		ldr	r0, [sp, #576]
 595 0088 FFF7FEFF 		bl	Osal_MemCpy
 596              	.LVL69:
 173:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** }
 597              		.loc 1 173 3 view .LVU212
 173:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** }
 598              		.loc 1 173 10 is_stmt 0 view .LVU213
 599 008c F0E7     		b	.L14
 600              	.LVL70:
 601              	.L15:
 168:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   if ( resp.Status )
 602              		.loc 1 168 12 view .LVU214
 603 008e FF24     		movs	r4, #255
 604              	.LVL71:
 168:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   if ( resp.Status )
 605              		.loc 1 168 12 view .LVU215
 606 0090 EEE7     		b	.L14
 607              		.cfi_endproc
 608              	.LFE3:
 610              		.section	.text.aci_l2cap_coc_reconf,"ax",%progbits
 611              		.align	1
 612              		.global	aci_l2cap_coc_reconf
 613              		.syntax unified
 614              		.thumb
 615              		.thumb_func
 616              		.fpu fpv4-sp-d16
 618              	aci_l2cap_coc_reconf:
 619              	.LVL72:
 620              	.LFB4:
 175:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** 
 176:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** tBleStatus aci_l2cap_coc_reconf( uint16_t Connection_Handle,
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 15


 177:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                  uint16_t MTU,
 178:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                  uint16_t MPS,
 179:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                  uint8_t Channel_Number,
 180:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                  const uint8_t* Channel_Index_List )
 181:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** {
 621              		.loc 1 181 1 is_stmt 1 view -0
 622              		.cfi_startproc
 623              		@ args = 4, pretend = 0, frame = 288
 624              		@ frame_needed = 0, uses_anonymous_args = 0
 625              		.loc 1 181 1 is_stmt 0 view .LVU217
 626 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 627              	.LCFI16:
 628              		.cfi_def_cfa_offset 20
 629              		.cfi_offset 4, -20
 630              		.cfi_offset 5, -16
 631              		.cfi_offset 6, -12
 632              		.cfi_offset 7, -8
 633              		.cfi_offset 14, -4
 634 0002 C9B0     		sub	sp, sp, #292
 635              	.LCFI17:
 636              		.cfi_def_cfa_offset 312
 637 0004 1C46     		mov	r4, r3
 182:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   struct hci_request rq;
 638              		.loc 1 182 3 is_stmt 1 view .LVU218
 183:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
 639              		.loc 1 183 3 view .LVU219
 184:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   aci_l2cap_coc_reconf_cp0 *cp0 = (aci_l2cap_coc_reconf_cp0*)(cmd_buffer);
 640              		.loc 1 184 3 view .LVU220
 641              	.LVL73:
 185:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   tBleStatus status = 0;
 642              		.loc 1 185 3 view .LVU221
 643              		.loc 1 185 14 is_stmt 0 view .LVU222
 644 0006 0DF10707 		add	r7, sp, #7
 645 000a 0026     		movs	r6, #0
 646 000c 8DF80760 		strb	r6, [sp, #7]
 186:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   int index_input = 0;
 647              		.loc 1 186 3 is_stmt 1 view .LVU223
 648              	.LVL74:
 187:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Connection_Handle = Connection_Handle;
 649              		.loc 1 187 3 view .LVU224
 650              		.loc 1 187 26 is_stmt 0 view .LVU225
 651 0010 02AD     		add	r5, sp, #8
 652              	.LVL75:
 653              		.loc 1 187 26 view .LVU226
 654 0012 ADF80800 		strh	r0, [sp, #8]	@ movhi
 188:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 655              		.loc 1 188 3 is_stmt 1 view .LVU227
 656              	.LVL76:
 189:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->MTU = MTU;
 657              		.loc 1 189 3 view .LVU228
 658              		.loc 1 189 12 is_stmt 0 view .LVU229
 659 0016 ADF80A10 		strh	r1, [sp, #10]	@ movhi
 190:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 660              		.loc 1 190 3 is_stmt 1 view .LVU230
 661              	.LVL77:
 191:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->MPS = MPS;
 662              		.loc 1 191 3 view .LVU231
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 16


 663              		.loc 1 191 12 is_stmt 0 view .LVU232
 664 001a ADF80C20 		strh	r2, [sp, #12]	@ movhi
 192:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 665              		.loc 1 192 3 is_stmt 1 view .LVU233
 666              	.LVL78:
 193:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Channel_Number = Channel_Number;
 667              		.loc 1 193 3 view .LVU234
 668              		.loc 1 193 23 is_stmt 0 view .LVU235
 669 001e 8DF80E30 		strb	r3, [sp, #14]
 194:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 1;
 670              		.loc 1 194 3 is_stmt 1 view .LVU236
 671              	.LVL79:
 195:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   Osal_MemCpy( (void*)&cp0->Channel_Index_List, (const void*)Channel_Index_List, Channel_Number );
 672              		.loc 1 195 3 view .LVU237
 673 0022 1A46     		mov	r2, r3
 674              	.LVL80:
 675              		.loc 1 195 3 is_stmt 0 view .LVU238
 676 0024 4E99     		ldr	r1, [sp, #312]
 677              	.LVL81:
 678              		.loc 1 195 3 view .LVU239
 679 0026 0DF10F00 		add	r0, sp, #15
 680              	.LVL82:
 681              		.loc 1 195 3 view .LVU240
 682 002a FFF7FEFF 		bl	Osal_MemCpy
 683              	.LVL83:
 196:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += Channel_Number;
 684              		.loc 1 196 3 is_stmt 1 view .LVU241
 685              		.loc 1 196 15 is_stmt 0 view .LVU242
 686 002e 0734     		adds	r4, r4, #7
 687              	.LVL84:
 197:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   Osal_MemSet( &rq, 0, sizeof(rq) );
 688              		.loc 1 197 3 is_stmt 1 view .LVU243
 689 0030 1822     		movs	r2, #24
 690 0032 3146     		mov	r1, r6
 691 0034 42A8     		add	r0, sp, #264
 692 0036 FFF7FEFF 		bl	Osal_MemSet
 693              	.LVL85:
 198:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.ogf = 0x3f;
 694              		.loc 1 198 3 view .LVU244
 695              		.loc 1 198 10 is_stmt 0 view .LVU245
 696 003a 3F23     		movs	r3, #63
 697 003c ADF80831 		strh	r3, [sp, #264]	@ movhi
 199:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.ocf = 0x18a;
 698              		.loc 1 199 3 is_stmt 1 view .LVU246
 699              		.loc 1 199 10 is_stmt 0 view .LVU247
 700 0040 4FF4C573 		mov	r3, #394
 701 0044 ADF80A31 		strh	r3, [sp, #266]	@ movhi
 200:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.cparam = cmd_buffer;
 702              		.loc 1 200 3 is_stmt 1 view .LVU248
 703              		.loc 1 200 13 is_stmt 0 view .LVU249
 704 0048 4495     		str	r5, [sp, #272]
 201:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.clen = index_input;
 705              		.loc 1 201 3 is_stmt 1 view .LVU250
 706              		.loc 1 201 11 is_stmt 0 view .LVU251
 707 004a 4594     		str	r4, [sp, #276]
 202:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.rparam = &status;
 708              		.loc 1 202 3 is_stmt 1 view .LVU252
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 17


 709              		.loc 1 202 13 is_stmt 0 view .LVU253
 710 004c 4697     		str	r7, [sp, #280]
 203:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.rlen = 1;
 711              		.loc 1 203 3 is_stmt 1 view .LVU254
 712              		.loc 1 203 11 is_stmt 0 view .LVU255
 713 004e 0123     		movs	r3, #1
 714 0050 4793     		str	r3, [sp, #284]
 204:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   if ( hci_send_req(&rq, FALSE) < 0 )
 715              		.loc 1 204 3 is_stmt 1 view .LVU256
 716              		.loc 1 204 8 is_stmt 0 view .LVU257
 717 0052 3146     		mov	r1, r6
 718 0054 42A8     		add	r0, sp, #264
 719 0056 FFF7FEFF 		bl	hci_send_req
 720              	.LVL86:
 721              		.loc 1 204 6 view .LVU258
 722 005a B042     		cmp	r0, r6
 723 005c 03DB     		blt	.L20
 205:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 206:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   return status;
 724              		.loc 1 206 3 is_stmt 1 view .LVU259
 725              		.loc 1 206 10 is_stmt 0 view .LVU260
 726 005e 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 727              	.L19:
 207:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** }
 728              		.loc 1 207 1 view .LVU261
 729 0062 49B0     		add	sp, sp, #292
 730              	.LCFI18:
 731              		.cfi_remember_state
 732              		.cfi_def_cfa_offset 20
 733              		@ sp needed
 734 0064 F0BD     		pop	{r4, r5, r6, r7, pc}
 735              	.LVL87:
 736              	.L20:
 737              	.LCFI19:
 738              		.cfi_restore_state
 205:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 739              		.loc 1 205 12 view .LVU262
 740 0066 FF20     		movs	r0, #255
 741 0068 FBE7     		b	.L19
 742              		.cfi_endproc
 743              	.LFE4:
 745              		.section	.text.aci_l2cap_coc_reconf_confirm,"ax",%progbits
 746              		.align	1
 747              		.global	aci_l2cap_coc_reconf_confirm
 748              		.syntax unified
 749              		.thumb
 750              		.thumb_func
 751              		.fpu fpv4-sp-d16
 753              	aci_l2cap_coc_reconf_confirm:
 754              	.LVL88:
 755              	.LFB5:
 208:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** 
 209:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** tBleStatus aci_l2cap_coc_reconf_confirm( uint16_t Connection_Handle,
 210:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                          uint16_t Result )
 211:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** {
 756              		.loc 1 211 1 is_stmt 1 view -0
 757              		.cfi_startproc
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 18


 758              		@ args = 0, pretend = 0, frame = 288
 759              		@ frame_needed = 0, uses_anonymous_args = 0
 760              		.loc 1 211 1 is_stmt 0 view .LVU264
 761 0000 70B5     		push	{r4, r5, r6, lr}
 762              	.LCFI20:
 763              		.cfi_def_cfa_offset 16
 764              		.cfi_offset 4, -16
 765              		.cfi_offset 5, -12
 766              		.cfi_offset 6, -8
 767              		.cfi_offset 14, -4
 768 0002 C8B0     		sub	sp, sp, #288
 769              	.LCFI21:
 770              		.cfi_def_cfa_offset 304
 212:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   struct hci_request rq;
 771              		.loc 1 212 3 is_stmt 1 view .LVU265
 213:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
 772              		.loc 1 213 3 view .LVU266
 214:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   aci_l2cap_coc_reconf_confirm_cp0 *cp0 = (aci_l2cap_coc_reconf_confirm_cp0*)(cmd_buffer);
 773              		.loc 1 214 3 view .LVU267
 774              	.LVL89:
 215:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   tBleStatus status = 0;
 775              		.loc 1 215 3 view .LVU268
 776              		.loc 1 215 14 is_stmt 0 view .LVU269
 777 0004 0DF10706 		add	r6, sp, #7
 778 0008 0024     		movs	r4, #0
 779 000a 8DF80740 		strb	r4, [sp, #7]
 216:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   int index_input = 0;
 780              		.loc 1 216 3 is_stmt 1 view .LVU270
 781              	.LVL90:
 217:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Connection_Handle = Connection_Handle;
 782              		.loc 1 217 3 view .LVU271
 783              		.loc 1 217 26 is_stmt 0 view .LVU272
 784 000e 02AD     		add	r5, sp, #8
 785              	.LVL91:
 786              		.loc 1 217 26 view .LVU273
 787 0010 ADF80800 		strh	r0, [sp, #8]	@ movhi
 218:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 788              		.loc 1 218 3 is_stmt 1 view .LVU274
 789              	.LVL92:
 219:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Result = Result;
 790              		.loc 1 219 3 view .LVU275
 791              		.loc 1 219 15 is_stmt 0 view .LVU276
 792 0014 ADF80A10 		strh	r1, [sp, #10]	@ movhi
 220:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 793              		.loc 1 220 3 is_stmt 1 view .LVU277
 794              	.LVL93:
 221:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   Osal_MemSet( &rq, 0, sizeof(rq) );
 795              		.loc 1 221 3 view .LVU278
 796 0018 1822     		movs	r2, #24
 797 001a 2146     		mov	r1, r4
 798              	.LVL94:
 799              		.loc 1 221 3 is_stmt 0 view .LVU279
 800 001c 42A8     		add	r0, sp, #264
 801              	.LVL95:
 802              		.loc 1 221 3 view .LVU280
 803 001e FFF7FEFF 		bl	Osal_MemSet
 804              	.LVL96:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 19


 222:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.ogf = 0x3f;
 805              		.loc 1 222 3 is_stmt 1 view .LVU281
 806              		.loc 1 222 10 is_stmt 0 view .LVU282
 807 0022 3F23     		movs	r3, #63
 808 0024 ADF80831 		strh	r3, [sp, #264]	@ movhi
 223:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.ocf = 0x18b;
 809              		.loc 1 223 3 is_stmt 1 view .LVU283
 810              		.loc 1 223 10 is_stmt 0 view .LVU284
 811 0028 40F28B13 		movw	r3, #395
 812 002c ADF80A31 		strh	r3, [sp, #266]	@ movhi
 224:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.cparam = cmd_buffer;
 813              		.loc 1 224 3 is_stmt 1 view .LVU285
 814              		.loc 1 224 13 is_stmt 0 view .LVU286
 815 0030 4495     		str	r5, [sp, #272]
 225:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.clen = index_input;
 816              		.loc 1 225 3 is_stmt 1 view .LVU287
 817              		.loc 1 225 11 is_stmt 0 view .LVU288
 818 0032 0423     		movs	r3, #4
 819 0034 4593     		str	r3, [sp, #276]
 226:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.rparam = &status;
 820              		.loc 1 226 3 is_stmt 1 view .LVU289
 821              		.loc 1 226 13 is_stmt 0 view .LVU290
 822 0036 4696     		str	r6, [sp, #280]
 227:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.rlen = 1;
 823              		.loc 1 227 3 is_stmt 1 view .LVU291
 824              		.loc 1 227 11 is_stmt 0 view .LVU292
 825 0038 0123     		movs	r3, #1
 826 003a 4793     		str	r3, [sp, #284]
 228:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   if ( hci_send_req(&rq, FALSE) < 0 )
 827              		.loc 1 228 3 is_stmt 1 view .LVU293
 828              		.loc 1 228 8 is_stmt 0 view .LVU294
 829 003c 2146     		mov	r1, r4
 830 003e 42A8     		add	r0, sp, #264
 831 0040 FFF7FEFF 		bl	hci_send_req
 832              	.LVL97:
 833              		.loc 1 228 6 view .LVU295
 834 0044 A042     		cmp	r0, r4
 835 0046 03DB     		blt	.L24
 229:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 230:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   return status;
 836              		.loc 1 230 3 is_stmt 1 view .LVU296
 837              		.loc 1 230 10 is_stmt 0 view .LVU297
 838 0048 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 839              	.L23:
 231:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** }
 840              		.loc 1 231 1 view .LVU298
 841 004c 48B0     		add	sp, sp, #288
 842              	.LCFI22:
 843              		.cfi_remember_state
 844              		.cfi_def_cfa_offset 16
 845              		@ sp needed
 846 004e 70BD     		pop	{r4, r5, r6, pc}
 847              	.LVL98:
 848              	.L24:
 849              	.LCFI23:
 850              		.cfi_restore_state
 229:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 20


 851              		.loc 1 229 12 view .LVU299
 852 0050 FF20     		movs	r0, #255
 853 0052 FBE7     		b	.L23
 854              		.cfi_endproc
 855              	.LFE5:
 857              		.section	.text.aci_l2cap_coc_disconnect,"ax",%progbits
 858              		.align	1
 859              		.global	aci_l2cap_coc_disconnect
 860              		.syntax unified
 861              		.thumb
 862              		.thumb_func
 863              		.fpu fpv4-sp-d16
 865              	aci_l2cap_coc_disconnect:
 866              	.LVL99:
 867              	.LFB6:
 232:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** 
 233:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** tBleStatus aci_l2cap_coc_disconnect( uint8_t Channel_Index )
 234:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** {
 868              		.loc 1 234 1 is_stmt 1 view -0
 869              		.cfi_startproc
 870              		@ args = 0, pretend = 0, frame = 288
 871              		@ frame_needed = 0, uses_anonymous_args = 0
 872              		.loc 1 234 1 is_stmt 0 view .LVU301
 873 0000 70B5     		push	{r4, r5, r6, lr}
 874              	.LCFI24:
 875              		.cfi_def_cfa_offset 16
 876              		.cfi_offset 4, -16
 877              		.cfi_offset 5, -12
 878              		.cfi_offset 6, -8
 879              		.cfi_offset 14, -4
 880 0002 C8B0     		sub	sp, sp, #288
 881              	.LCFI25:
 882              		.cfi_def_cfa_offset 304
 235:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   struct hci_request rq;
 883              		.loc 1 235 3 is_stmt 1 view .LVU302
 236:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
 884              		.loc 1 236 3 view .LVU303
 237:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   aci_l2cap_coc_disconnect_cp0 *cp0 = (aci_l2cap_coc_disconnect_cp0*)(cmd_buffer);
 885              		.loc 1 237 3 view .LVU304
 886              	.LVL100:
 238:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   tBleStatus status = 0;
 887              		.loc 1 238 3 view .LVU305
 888              		.loc 1 238 14 is_stmt 0 view .LVU306
 889 0004 0DF10705 		add	r5, sp, #7
 890 0008 0024     		movs	r4, #0
 891 000a 8DF80740 		strb	r4, [sp, #7]
 239:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   int index_input = 0;
 892              		.loc 1 239 3 is_stmt 1 view .LVU307
 893              	.LVL101:
 240:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Channel_Index = Channel_Index;
 894              		.loc 1 240 3 view .LVU308
 895              		.loc 1 240 22 is_stmt 0 view .LVU309
 896 000e 02AE     		add	r6, sp, #8
 897              	.LVL102:
 898              		.loc 1 240 22 view .LVU310
 899 0010 8DF80800 		strb	r0, [sp, #8]
 241:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 1;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 21


 900              		.loc 1 241 3 is_stmt 1 view .LVU311
 901              	.LVL103:
 242:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   Osal_MemSet( &rq, 0, sizeof(rq) );
 902              		.loc 1 242 3 view .LVU312
 903 0014 1822     		movs	r2, #24
 904 0016 2146     		mov	r1, r4
 905 0018 42A8     		add	r0, sp, #264
 906              	.LVL104:
 907              		.loc 1 242 3 is_stmt 0 view .LVU313
 908 001a FFF7FEFF 		bl	Osal_MemSet
 909              	.LVL105:
 243:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.ogf = 0x3f;
 910              		.loc 1 243 3 is_stmt 1 view .LVU314
 911              		.loc 1 243 10 is_stmt 0 view .LVU315
 912 001e 3F23     		movs	r3, #63
 913 0020 ADF80831 		strh	r3, [sp, #264]	@ movhi
 244:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.ocf = 0x18c;
 914              		.loc 1 244 3 is_stmt 1 view .LVU316
 915              		.loc 1 244 10 is_stmt 0 view .LVU317
 916 0024 4FF4C673 		mov	r3, #396
 917 0028 ADF80A31 		strh	r3, [sp, #266]	@ movhi
 245:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.cparam = cmd_buffer;
 918              		.loc 1 245 3 is_stmt 1 view .LVU318
 919              		.loc 1 245 13 is_stmt 0 view .LVU319
 920 002c 4496     		str	r6, [sp, #272]
 246:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.clen = index_input;
 921              		.loc 1 246 3 is_stmt 1 view .LVU320
 922              		.loc 1 246 11 is_stmt 0 view .LVU321
 923 002e 0123     		movs	r3, #1
 924 0030 4593     		str	r3, [sp, #276]
 247:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.rparam = &status;
 925              		.loc 1 247 3 is_stmt 1 view .LVU322
 926              		.loc 1 247 13 is_stmt 0 view .LVU323
 927 0032 4695     		str	r5, [sp, #280]
 248:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.rlen = 1;
 928              		.loc 1 248 3 is_stmt 1 view .LVU324
 929              		.loc 1 248 11 is_stmt 0 view .LVU325
 930 0034 4793     		str	r3, [sp, #284]
 249:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   if ( hci_send_req(&rq, FALSE) < 0 )
 931              		.loc 1 249 3 is_stmt 1 view .LVU326
 932              		.loc 1 249 8 is_stmt 0 view .LVU327
 933 0036 2146     		mov	r1, r4
 934 0038 42A8     		add	r0, sp, #264
 935 003a FFF7FEFF 		bl	hci_send_req
 936              	.LVL106:
 937              		.loc 1 249 6 view .LVU328
 938 003e A042     		cmp	r0, r4
 939 0040 03DB     		blt	.L28
 250:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 251:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   return status;
 940              		.loc 1 251 3 is_stmt 1 view .LVU329
 941              		.loc 1 251 10 is_stmt 0 view .LVU330
 942 0042 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 943              	.L27:
 252:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** }
 944              		.loc 1 252 1 view .LVU331
 945 0046 48B0     		add	sp, sp, #288
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 22


 946              	.LCFI26:
 947              		.cfi_remember_state
 948              		.cfi_def_cfa_offset 16
 949              		@ sp needed
 950 0048 70BD     		pop	{r4, r5, r6, pc}
 951              	.LVL107:
 952              	.L28:
 953              	.LCFI27:
 954              		.cfi_restore_state
 250:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 955              		.loc 1 250 12 view .LVU332
 956 004a FF20     		movs	r0, #255
 957 004c FBE7     		b	.L27
 958              		.cfi_endproc
 959              	.LFE6:
 961              		.section	.text.aci_l2cap_coc_flow_control,"ax",%progbits
 962              		.align	1
 963              		.global	aci_l2cap_coc_flow_control
 964              		.syntax unified
 965              		.thumb
 966              		.thumb_func
 967              		.fpu fpv4-sp-d16
 969              	aci_l2cap_coc_flow_control:
 970              	.LVL108:
 971              	.LFB7:
 253:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** 
 254:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** tBleStatus aci_l2cap_coc_flow_control( uint8_t Channel_Index,
 255:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                        uint16_t Credits )
 256:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** {
 972              		.loc 1 256 1 is_stmt 1 view -0
 973              		.cfi_startproc
 974              		@ args = 0, pretend = 0, frame = 288
 975              		@ frame_needed = 0, uses_anonymous_args = 0
 976              		.loc 1 256 1 is_stmt 0 view .LVU334
 977 0000 70B5     		push	{r4, r5, r6, lr}
 978              	.LCFI28:
 979              		.cfi_def_cfa_offset 16
 980              		.cfi_offset 4, -16
 981              		.cfi_offset 5, -12
 982              		.cfi_offset 6, -8
 983              		.cfi_offset 14, -4
 984 0002 C8B0     		sub	sp, sp, #288
 985              	.LCFI29:
 986              		.cfi_def_cfa_offset 304
 257:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   struct hci_request rq;
 987              		.loc 1 257 3 is_stmt 1 view .LVU335
 258:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
 988              		.loc 1 258 3 view .LVU336
 259:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   aci_l2cap_coc_flow_control_cp0 *cp0 = (aci_l2cap_coc_flow_control_cp0*)(cmd_buffer);
 989              		.loc 1 259 3 view .LVU337
 990              	.LVL109:
 260:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   tBleStatus status = 0;
 991              		.loc 1 260 3 view .LVU338
 992              		.loc 1 260 14 is_stmt 0 view .LVU339
 993 0004 0DF10706 		add	r6, sp, #7
 994 0008 0024     		movs	r4, #0
 995 000a 8DF80740 		strb	r4, [sp, #7]
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 23


 261:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   int index_input = 0;
 996              		.loc 1 261 3 is_stmt 1 view .LVU340
 997              	.LVL110:
 262:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Channel_Index = Channel_Index;
 998              		.loc 1 262 3 view .LVU341
 999              		.loc 1 262 22 is_stmt 0 view .LVU342
 1000 000e 02AD     		add	r5, sp, #8
 1001              	.LVL111:
 1002              		.loc 1 262 22 view .LVU343
 1003 0010 8DF80800 		strb	r0, [sp, #8]
 263:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 1;
 1004              		.loc 1 263 3 is_stmt 1 view .LVU344
 1005              	.LVL112:
 264:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Credits = Credits;
 1006              		.loc 1 264 3 view .LVU345
 1007              		.loc 1 264 16 is_stmt 0 view .LVU346
 1008 0014 ADF80910 		strh	r1, [sp, #9]	@ unaligned
 265:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 1009              		.loc 1 265 3 is_stmt 1 view .LVU347
 1010              	.LVL113:
 266:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   Osal_MemSet( &rq, 0, sizeof(rq) );
 1011              		.loc 1 266 3 view .LVU348
 1012 0018 1822     		movs	r2, #24
 1013 001a 2146     		mov	r1, r4
 1014              	.LVL114:
 1015              		.loc 1 266 3 is_stmt 0 view .LVU349
 1016 001c 42A8     		add	r0, sp, #264
 1017              	.LVL115:
 1018              		.loc 1 266 3 view .LVU350
 1019 001e FFF7FEFF 		bl	Osal_MemSet
 1020              	.LVL116:
 267:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.ogf = 0x3f;
 1021              		.loc 1 267 3 is_stmt 1 view .LVU351
 1022              		.loc 1 267 10 is_stmt 0 view .LVU352
 1023 0022 3F23     		movs	r3, #63
 1024 0024 ADF80831 		strh	r3, [sp, #264]	@ movhi
 268:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.ocf = 0x18d;
 1025              		.loc 1 268 3 is_stmt 1 view .LVU353
 1026              		.loc 1 268 10 is_stmt 0 view .LVU354
 1027 0028 40F28D13 		movw	r3, #397
 1028 002c ADF80A31 		strh	r3, [sp, #266]	@ movhi
 269:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.cparam = cmd_buffer;
 1029              		.loc 1 269 3 is_stmt 1 view .LVU355
 1030              		.loc 1 269 13 is_stmt 0 view .LVU356
 1031 0030 4495     		str	r5, [sp, #272]
 270:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.clen = index_input;
 1032              		.loc 1 270 3 is_stmt 1 view .LVU357
 1033              		.loc 1 270 11 is_stmt 0 view .LVU358
 1034 0032 0323     		movs	r3, #3
 1035 0034 4593     		str	r3, [sp, #276]
 271:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.rparam = &status;
 1036              		.loc 1 271 3 is_stmt 1 view .LVU359
 1037              		.loc 1 271 13 is_stmt 0 view .LVU360
 1038 0036 4696     		str	r6, [sp, #280]
 272:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.rlen = 1;
 1039              		.loc 1 272 3 is_stmt 1 view .LVU361
 1040              		.loc 1 272 11 is_stmt 0 view .LVU362
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 24


 1041 0038 0123     		movs	r3, #1
 1042 003a 4793     		str	r3, [sp, #284]
 273:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   if ( hci_send_req(&rq, FALSE) < 0 )
 1043              		.loc 1 273 3 is_stmt 1 view .LVU363
 1044              		.loc 1 273 8 is_stmt 0 view .LVU364
 1045 003c 2146     		mov	r1, r4
 1046 003e 42A8     		add	r0, sp, #264
 1047 0040 FFF7FEFF 		bl	hci_send_req
 1048              	.LVL117:
 1049              		.loc 1 273 6 view .LVU365
 1050 0044 A042     		cmp	r0, r4
 1051 0046 03DB     		blt	.L32
 274:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 275:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   return status;
 1052              		.loc 1 275 3 is_stmt 1 view .LVU366
 1053              		.loc 1 275 10 is_stmt 0 view .LVU367
 1054 0048 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 1055              	.L31:
 276:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** }
 1056              		.loc 1 276 1 view .LVU368
 1057 004c 48B0     		add	sp, sp, #288
 1058              	.LCFI30:
 1059              		.cfi_remember_state
 1060              		.cfi_def_cfa_offset 16
 1061              		@ sp needed
 1062 004e 70BD     		pop	{r4, r5, r6, pc}
 1063              	.LVL118:
 1064              	.L32:
 1065              	.LCFI31:
 1066              		.cfi_restore_state
 274:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 1067              		.loc 1 274 12 view .LVU369
 1068 0050 FF20     		movs	r0, #255
 1069 0052 FBE7     		b	.L31
 1070              		.cfi_endproc
 1071              	.LFE7:
 1073              		.section	.text.aci_l2cap_coc_tx_data,"ax",%progbits
 1074              		.align	1
 1075              		.global	aci_l2cap_coc_tx_data
 1076              		.syntax unified
 1077              		.thumb
 1078              		.thumb_func
 1079              		.fpu fpv4-sp-d16
 1081              	aci_l2cap_coc_tx_data:
 1082              	.LVL119:
 1083              	.LFB8:
 277:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** 
 278:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** tBleStatus aci_l2cap_coc_tx_data( uint8_t Channel_Index,
 279:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                   uint16_t Length,
 280:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****                                   const uint8_t* Data )
 281:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** {
 1084              		.loc 1 281 1 is_stmt 1 view -0
 1085              		.cfi_startproc
 1086              		@ args = 0, pretend = 0, frame = 288
 1087              		@ frame_needed = 0, uses_anonymous_args = 0
 1088              		.loc 1 281 1 is_stmt 0 view .LVU371
 1089 0000 F0B5     		push	{r4, r5, r6, r7, lr}
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 25


 1090              	.LCFI32:
 1091              		.cfi_def_cfa_offset 20
 1092              		.cfi_offset 4, -20
 1093              		.cfi_offset 5, -16
 1094              		.cfi_offset 6, -12
 1095              		.cfi_offset 7, -8
 1096              		.cfi_offset 14, -4
 1097 0002 C9B0     		sub	sp, sp, #292
 1098              	.LCFI33:
 1099              		.cfi_def_cfa_offset 312
 1100 0004 0C46     		mov	r4, r1
 1101 0006 1146     		mov	r1, r2
 1102              	.LVL120:
 282:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   struct hci_request rq;
 1103              		.loc 1 282 3 is_stmt 1 view .LVU372
 283:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
 1104              		.loc 1 283 3 view .LVU373
 284:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   aci_l2cap_coc_tx_data_cp0 *cp0 = (aci_l2cap_coc_tx_data_cp0*)(cmd_buffer);
 1105              		.loc 1 284 3 view .LVU374
 285:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   tBleStatus status = 0;
 1106              		.loc 1 285 3 view .LVU375
 1107              		.loc 1 285 14 is_stmt 0 view .LVU376
 1108 0008 0DF10707 		add	r7, sp, #7
 1109 000c 0025     		movs	r5, #0
 1110 000e 8DF80750 		strb	r5, [sp, #7]
 286:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   int index_input = 0;
 1111              		.loc 1 286 3 is_stmt 1 view .LVU377
 1112              	.LVL121:
 287:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Channel_Index = Channel_Index;
 1113              		.loc 1 287 3 view .LVU378
 1114              		.loc 1 287 22 is_stmt 0 view .LVU379
 1115 0012 02AE     		add	r6, sp, #8
 1116              	.LVL122:
 1117              		.loc 1 287 22 view .LVU380
 1118 0014 8DF80800 		strb	r0, [sp, #8]
 288:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 1;
 1119              		.loc 1 288 3 is_stmt 1 view .LVU381
 1120              	.LVL123:
 289:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   cp0->Length = Length;
 1121              		.loc 1 289 3 view .LVU382
 1122              		.loc 1 289 15 is_stmt 0 view .LVU383
 1123 0018 ADF80940 		strh	r4, [sp, #9]	@ unaligned
 290:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += 2;
 1124              		.loc 1 290 3 is_stmt 1 view .LVU384
 1125              	.LVL124:
 291:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   Osal_MemCpy( (void*)&cp0->Data, (const void*)Data, Length );
 1126              		.loc 1 291 3 view .LVU385
 1127 001c 2246     		mov	r2, r4
 1128              	.LVL125:
 1129              		.loc 1 291 3 is_stmt 0 view .LVU386
 1130 001e 0DF10B00 		add	r0, sp, #11
 1131              	.LVL126:
 1132              		.loc 1 291 3 view .LVU387
 1133 0022 FFF7FEFF 		bl	Osal_MemCpy
 1134              	.LVL127:
 292:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   index_input += Length;
 1135              		.loc 1 292 3 is_stmt 1 view .LVU388
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 26


 1136              		.loc 1 292 15 is_stmt 0 view .LVU389
 1137 0026 0334     		adds	r4, r4, #3
 1138              	.LVL128:
 293:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   Osal_MemSet( &rq, 0, sizeof(rq) );
 1139              		.loc 1 293 3 is_stmt 1 view .LVU390
 1140 0028 1822     		movs	r2, #24
 1141 002a 2946     		mov	r1, r5
 1142 002c 42A8     		add	r0, sp, #264
 1143 002e FFF7FEFF 		bl	Osal_MemSet
 1144              	.LVL129:
 294:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.ogf = 0x3f;
 1145              		.loc 1 294 3 view .LVU391
 1146              		.loc 1 294 10 is_stmt 0 view .LVU392
 1147 0032 3F23     		movs	r3, #63
 1148 0034 ADF80831 		strh	r3, [sp, #264]	@ movhi
 295:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.ocf = 0x18e;
 1149              		.loc 1 295 3 is_stmt 1 view .LVU393
 1150              		.loc 1 295 10 is_stmt 0 view .LVU394
 1151 0038 4FF4C773 		mov	r3, #398
 1152 003c ADF80A31 		strh	r3, [sp, #266]	@ movhi
 296:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.cparam = cmd_buffer;
 1153              		.loc 1 296 3 is_stmt 1 view .LVU395
 1154              		.loc 1 296 13 is_stmt 0 view .LVU396
 1155 0040 4496     		str	r6, [sp, #272]
 297:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.clen = index_input;
 1156              		.loc 1 297 3 is_stmt 1 view .LVU397
 1157              		.loc 1 297 11 is_stmt 0 view .LVU398
 1158 0042 4594     		str	r4, [sp, #276]
 298:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.rparam = &status;
 1159              		.loc 1 298 3 is_stmt 1 view .LVU399
 1160              		.loc 1 298 13 is_stmt 0 view .LVU400
 1161 0044 4697     		str	r7, [sp, #280]
 299:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   rq.rlen = 1;
 1162              		.loc 1 299 3 is_stmt 1 view .LVU401
 1163              		.loc 1 299 11 is_stmt 0 view .LVU402
 1164 0046 0123     		movs	r3, #1
 1165 0048 4793     		str	r3, [sp, #284]
 300:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   if ( hci_send_req(&rq, FALSE) < 0 )
 1166              		.loc 1 300 3 is_stmt 1 view .LVU403
 1167              		.loc 1 300 8 is_stmt 0 view .LVU404
 1168 004a 2946     		mov	r1, r5
 1169 004c 42A8     		add	r0, sp, #264
 1170 004e FFF7FEFF 		bl	hci_send_req
 1171              	.LVL130:
 1172              		.loc 1 300 6 view .LVU405
 1173 0052 A842     		cmp	r0, r5
 1174 0054 03DB     		blt	.L36
 301:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 302:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****   return status;
 1175              		.loc 1 302 3 is_stmt 1 view .LVU406
 1176              		.loc 1 302 10 is_stmt 0 view .LVU407
 1177 0056 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 1178              	.L35:
 303:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c **** }
 1179              		.loc 1 303 1 view .LVU408
 1180 005a 49B0     		add	sp, sp, #292
 1181              	.LCFI34:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 27


 1182              		.cfi_remember_state
 1183              		.cfi_def_cfa_offset 20
 1184              		@ sp needed
 1185 005c F0BD     		pop	{r4, r5, r6, r7, pc}
 1186              	.LVL131:
 1187              	.L36:
 1188              	.LCFI35:
 1189              		.cfi_restore_state
 301:Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c ****     return BLE_STATUS_TIMEOUT;
 1190              		.loc 1 301 12 view .LVU409
 1191 005e FF20     		movs	r0, #255
 1192 0060 FBE7     		b	.L35
 1193              		.cfi_endproc
 1194              	.LFE8:
 1196              		.text
 1197              	.Letext0:
 1198              		.file 2 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/_de
 1199              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_stdint
 1200              		.file 4 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/lock.h"
 1201              		.file 5 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_types.
 1202              		.file 6 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/lib/gcc/arm-none-eabi/9.2.1/inclu
 1203              		.file 7 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/reent.h
 1204              		.file 8 "Middlewares/ST/STM32_WPAN/ble/core/template/ble_const.h"
 1205              		.file 9 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_types.h"
 1206              		.file 10 "Middlewares/ST/STM32_WPAN/ble/core/template/osal.h"
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s 			page 28


DEFINED SYMBOLS
                            *ABS*:0000000000000000 ble_l2cap_aci.c
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s:18     .text.aci_l2cap_connection_parameter_update_req:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s:26     .text.aci_l2cap_connection_parameter_update_req:0000000000000000 aci_l2cap_connection_parameter_update_req
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s:156    .text.aci_l2cap_connection_parameter_update_resp:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s:163    .text.aci_l2cap_connection_parameter_update_resp:0000000000000000 aci_l2cap_connection_parameter_update_resp
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s:312    .text.aci_l2cap_coc_connect:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s:319    .text.aci_l2cap_coc_connect:0000000000000000 aci_l2cap_coc_connect
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s:450    .text.aci_l2cap_coc_connect_confirm:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s:457    .text.aci_l2cap_coc_connect_confirm:0000000000000000 aci_l2cap_coc_connect_confirm
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s:611    .text.aci_l2cap_coc_reconf:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s:618    .text.aci_l2cap_coc_reconf:0000000000000000 aci_l2cap_coc_reconf
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s:746    .text.aci_l2cap_coc_reconf_confirm:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s:753    .text.aci_l2cap_coc_reconf_confirm:0000000000000000 aci_l2cap_coc_reconf_confirm
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s:858    .text.aci_l2cap_coc_disconnect:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s:865    .text.aci_l2cap_coc_disconnect:0000000000000000 aci_l2cap_coc_disconnect
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s:962    .text.aci_l2cap_coc_flow_control:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s:969    .text.aci_l2cap_coc_flow_control:0000000000000000 aci_l2cap_coc_flow_control
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s:1074   .text.aci_l2cap_coc_tx_data:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccLREUwn.s:1081   .text.aci_l2cap_coc_tx_data:0000000000000000 aci_l2cap_coc_tx_data

UNDEFINED SYMBOLS
Osal_MemSet
hci_send_req
Osal_MemCpy
