<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 34129, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  5338, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  2216, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  2103, user inline pragmas are applied</column>
            <column name="">(4) simplification,  2067, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,  2685, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  2323, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  2323, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  2323, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  2443, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  2355, loop and instruction simplification</column>
            <column name="">(2) parallelization,  2234, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  2159, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  1884, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  1852, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  1871, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="main_process" col1="main.cpp:3" col2="34129" col3="2067" col4="2443" col5="1884" col6="1871">
                    <row id="4" col0="zbuffer" col1="zbuffer.cpp:3" col2="1822" col2_disp="1,822 (2 calls)" col3="681" col3_disp=" 681 (2 calls)" col4="302" col4_disp=" 302 (2 calls)" col5="56" col6="57"/>
                    <row id="2" col0="rotate_move" col1="rotate_move.cpp:4" col2="3337" col3="165" col3_disp=" 165 (3 calls)" col4="165" col4_disp=" 165 (3 calls)" col5="" col6=""/>
                    <row id="3" col0="rotate_norm" col1="rotate_norm.cpp:4" col2="2421" col3="36" col4="37" col5="31" col6="32"/>
                    <row id="1" col0="triangle" col1="triangle.cpp:4" col2="14915" col3="250" col4="250" col5="" col6=""/>
                    <row id="5" col0="compute_indices" col1="get_index.cpp:3" col2="1953" col3="176" col4="681" col5="" col6=""/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

