\hypertarget{group___u_a_r_t___flags}{}\doxysection{U\+A\+RT F\+Lags}
\label{group___u_a_r_t___flags}\index{UART FLags@{UART FLags}}


Elements values convention\+: 0x\+X\+X\+XX.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___u_a_r_t___flags_ga5435edd22ff23de7187654362c48e0b1}\label{group___u_a_r_t___flags_ga5435edd22ff23de7187654362c48e0b1}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+C\+TS}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9250ae2793db0541e6c4bb8837424541}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+C\+TS}})
\item 
\mbox{\Hypertarget{group___u_a_r_t___flags_ga8e3215245044c34b2d9a2698d93dfcd7}\label{group___u_a_r_t___flags_ga8e3215245044c34b2d9a2698d93dfcd7}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+L\+BD}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b868b59576f42421226d35628c6b628}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+L\+BD}})
\item 
\mbox{\Hypertarget{group___u_a_r_t___flags_gad39c017d415a7774c82eb07413a9dbe4}\label{group___u_a_r_t___flags_gad39c017d415a7774c82eb07413a9dbe4}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+T\+XE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65e9cddf0890113d405342f1d8b5b980}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+T\+XE}})
\item 
\mbox{\Hypertarget{group___u_a_r_t___flags_ga82e68a0ee4a8b987a47c66fc6f744894}\label{group___u_a_r_t___flags_ga82e68a0ee4a8b987a47c66fc6f744894}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+TC}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76229b05ac37a5a688e6ba45851a29f1}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+TC}})
\item 
\mbox{\Hypertarget{group___u_a_r_t___flags_ga9d1b2860d84a87abb05c3b2fed3c108c}\label{group___u_a_r_t___flags_ga9d1b2860d84a87abb05c3b2fed3c108c}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+R\+X\+NE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c99e2bb265b3d58a91aca7a93f7836}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+R\+X\+NE}})
\item 
\mbox{\Hypertarget{group___u_a_r_t___flags_ga5d7a320c505672f7508e3bd99f532a69}\label{group___u_a_r_t___flags_ga5d7a320c505672f7508e3bd99f532a69}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+I\+D\+LE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga336fa8c9965ce18c10972ac80ded611f}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+I\+D\+LE}})
\item 
\mbox{\Hypertarget{group___u_a_r_t___flags_ga335a5b0f61512223bbc406b38c95b2d6}\label{group___u_a_r_t___flags_ga335a5b0f61512223bbc406b38c95b2d6}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+O\+RE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4560fc7a60df4bdf402fc7219ae7b558}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+O\+RE}})
\item 
\mbox{\Hypertarget{group___u_a_r_t___flags_ga665981434d02ff5296361782c1a7d4b5}\label{group___u_a_r_t___flags_ga665981434d02ff5296361782c1a7d4b5}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+NE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8938468c5666a8305ade6d80d467c572}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+NE}})
\item 
\mbox{\Hypertarget{group___u_a_r_t___flags_gafba4891ce21cf5223ca5fede0eac388d}\label{group___u_a_r_t___flags_gafba4891ce21cf5223ca5fede0eac388d}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+FE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb6fd3f820bd12e0b5a981de1894804}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+FE}})
\item 
\mbox{\Hypertarget{group___u_a_r_t___flags_gad5b96f73f6d3a0b58f07e2e9d7bf14d9}\label{group___u_a_r_t___flags_gad5b96f73f6d3a0b58f07e2e9d7bf14d9}} 
\#define {\bfseries U\+A\+R\+T\+\_\+\+F\+L\+A\+G\+\_\+\+PE}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88be3484245af8c1b271ae5c1b97a14}{U\+S\+A\+R\+T\+\_\+\+S\+R\+\_\+\+PE}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Elements values convention\+: 0x\+X\+X\+XX. 


\begin{DoxyItemize}
\item 0x\+X\+X\+XX \+: Flag mask in the SR register 
\end{DoxyItemize}