{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576431481971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576431481976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 20:38:01 2019 " "Processing started: Sun Dec 15 20:38:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576431481976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576431481976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw1 -c hw1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw1 -c hw1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576431481976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576431482498 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576431482498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-FULL " "Found design unit 1: UART_TX-FULL" {  } { { "comp/uart_tx.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/hw/comp/uart_tx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576431494173 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "comp/uart_tx.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/hw/comp/uart_tx.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576431494173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576431494173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-FULL " "Found design unit 1: UART_RX-FULL" {  } { { "comp/uart_rx.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/hw/comp/uart_rx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576431494177 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "comp/uart_rx.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/hw/comp/uart_rx.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576431494177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576431494177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp/uart_parity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp/uart_parity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_PARITY-FULL " "Found design unit 1: UART_PARITY-FULL" {  } { { "comp/uart_parity.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/hw/comp/uart_parity.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576431494181 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_PARITY " "Found entity 1: UART_PARITY" {  } { { "comp/uart_parity.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/hw/comp/uart_parity.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576431494181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576431494181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp/uart_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp/uart_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_DEBOUNCER-RTL " "Found design unit 1: UART_DEBOUNCER-RTL" {  } { { "comp/uart_debouncer.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/hw/comp/uart_debouncer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576431494185 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_DEBOUNCER " "Found entity 1: UART_DEBOUNCER" {  } { { "comp/uart_debouncer.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/hw/comp/uart_debouncer.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576431494185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576431494185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-FULL " "Found design unit 1: UART-FULL" {  } { { "uart.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/hw/uart.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576431494189 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "uart.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/hw/uart.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576431494189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576431494189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-FULL " "Found design unit 1: top-FULL" {  } { { "top.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/hw/top.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576431494192 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/ADMIN/Desktop/fpga_project/hw/top.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576431494192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576431494192 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576431494232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:uart_i " "Elaborating entity \"UART\" for hierarchy \"UART:uart_i\"" {  } { { "top.vhd" "uart_i" { Text "C:/Users/ADMIN/Desktop/fpga_project/hw/top.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576431494234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_DEBOUNCER UART:uart_i\|UART_DEBOUNCER:\\use_debouncer_g:debouncer_i " "Elaborating entity \"UART_DEBOUNCER\" for hierarchy \"UART:uart_i\|UART_DEBOUNCER:\\use_debouncer_g:debouncer_i\"" {  } { { "uart.vhd" "\\use_debouncer_g:debouncer_i" { Text "C:/Users/ADMIN/Desktop/fpga_project/hw/uart.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576431494236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART:uart_i\|UART_TX:uart_tx_i " "Elaborating entity \"UART_TX\" for hierarchy \"UART:uart_i\|UART_TX:uart_tx_i\"" {  } { { "uart.vhd" "uart_tx_i" { Text "C:/Users/ADMIN/Desktop/fpga_project/hw/uart.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576431494238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART:uart_i\|UART_RX:uart_rx_i " "Elaborating entity \"UART_RX\" for hierarchy \"UART:uart_i\|UART_RX:uart_rx_i\"" {  } { { "uart.vhd" "uart_rx_i" { Text "C:/Users/ADMIN/Desktop/fpga_project/hw/uart.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576431494241 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576431494723 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576431495135 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576431495135 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576431495208 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576431495208 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576431495208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576431495208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576431495239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 20:38:15 2019 " "Processing ended: Sun Dec 15 20:38:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576431495239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576431495239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576431495239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576431495239 ""}
