1) Open sf2plus/sf2plus.prjx.
2) In the Design Hierarchy tab, generate the my_mss, my_mss_top, and Top_Fabric_Master SmartDesign files.
3) In the Design Flow tab, under Create Constraints->I/O Constraints, right-click the constraint/io/Top_Fabric_Master.io.pdc file and select "Use for compile".
3) Build then entire design flow, using the Update eNVM Memory Content option if neccessary.
