<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='994' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildConcatVectors(const llvm::DstOp &amp; Res, ArrayRef&lt;llvm::Register&gt; Ops)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='983'>/// Build and insert \p Res = G_CONCAT_VECTORS \p Op0, ...
  ///
  /// G_CONCAT_VECTORS creates a vector from the concatenation of 2 or more
  /// vectors.
  ///
  /// \pre setBasicBlock or setMI must have been called.
  /// \pre The entire register \p Res (and no more) must be covered by the input
  ///      registers.
  /// \pre The type of all source operands must be identical.
  ///
  /// \return a MachineInstrBuilder for the newly created instruction.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='212' u='c' c='_ZN4llvm15LegalizerHelper11insertPartsENS_8RegisterENS_3LLTES2_NS_8ArrayRefIS1_EES2_S4_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1366' u='c' c='_ZN4llvm15LegalizerHelper21moreElementsVectorSrcERNS_12MachineInstrENS_3LLTEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3372' u='c' c='_ZN4llvm15LegalizerHelper24fewerElementsVectorCastsERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3439' u='c' c='_ZN4llvm15LegalizerHelper22fewerElementsVectorCmpERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3511' u='c' c='_ZN4llvm15LegalizerHelper25fewerElementsVectorSelectERNS_12MachineInstrEjNS_3LLTE'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='667' ll='674' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildConcatVectors(const llvm::DstOp &amp; Res, ArrayRef&lt;llvm::Register&gt; Ops)'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='762' u='c' c='_ZNK4llvm20AArch64LegalizerInfo19legalizeVectorTruncERNS_12MachineInstrERNS_15LegalizerHelperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='749' u='c' c='_ZL27mergeVectorRegsToResultRegsRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='761' u='c' c='_ZL27mergeVectorRegsToResultRegsRN4llvm16MachineIRBuilderENS_8ArrayRefINS_8RegisterEEES4_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4226' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4441' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4447' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1510' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo23applyMappingSBufferLoadERKNS_16RegisterBankInfo14OperandsMapperE'/>
