#*****************************************************************************
#
# This file was automatically generated by coreConsultant (version V-2024.03).
#
# FILENAME : /home/projects_2/workspace/ruytterh/europa/europa_rtl_repo/hw/vendor/synopsys/lpddr_subsys/default/config/Europa_lpddr_ctrl_config_lp5x_1.60a_new.tcl
# DATE :     July 04, 2024
# ABSTRACT : 
#            Script generated by write_batch_script.  This script
#            was used to capture the coreConsultant workspace 'Europa_lpddr_ctrl_config_lp5x_1_60a'.
#            The command line was:
#                 write_batch_script -include -create_workspace -activities -default_params /home/projects_2/workspace/ruytterh/europa/europa_rtl_repo/hw/vendor/synopsys/lpddr_subsys/default/config/Europa_lpddr_ctrl_config_lp5x_1.60a_new.tcl
#
# LICENSES AUTHORIZED: DWC-DDRCTL DWC-LPDDR54-CONTROLLER-AFP
#
#
#*****************************************************************************


create_workspace -name Europa_lpddr_ctrl_config_lp5x_1_60a -installation /opt/synopsys/dware/eu001-1.0/iip/DWC_ddrctl_lpddr54/1.60a-lca00
set_design_attribute PreventFilePrefix 0
set_design_attribute PreventMacroPrefix 0

# Verify loaded plugins. These are found in the following locations:
#  - The RT_PLUGINS environment variable
#  - The RT_CONSULTANT_PLUGINS environment variable
#  - Shipped with the core (for coreConsultant/coreAssembler)
foreach plugin {cC_plugin RCEP_Plugin cbs_plugin RCEV_Plugin RCE_TPUBS_Plugin} {
  if {[catch {find_item $plugin -type knowledgeBase  -filter KbType==plugin}]} {
    return -code error "Plugin $plugin is not currently loaded."
  }
}


set_activity_parameter SetDesignFileMacroPrefixes DesignPrefix {}; # == default value.
set_activity_parameter SetDesignFileMacroPrefixes FilePrefix {}; # == default value.
set_activity_parameter SetDesignFileMacroPrefixes MacroPrefix {}; # == default value.
autocomplete_activity  SetDesignFileMacroPrefixes

set_prime_profile -file /home/projects_2/workspace/ruytterh/europa/europa_rtl_repo/hw/vendor/synopsys/lpddr_subsys/default/config/PrimeProfile_LPDDR54_1.60a-lca00_axeleraai_europa_20jun2024.pp.gz -analysis
autocomplete_activity SelectPrimeProfile

################### Prime Profile info #####################################################################
#
# Design:                 "DWC_ddrctl"
# Applied Prime Profile:  "PrimeProfile_LPDDR54_1.60a-lca00_axeleraai_europa_20jun2024" (external)
# Valid Prime Profiles:   "DWC_LPDDR5X_10 DWC_LPDDR5X_11 DWC_LPDDR54_03 SOLN_DWC_LPDDR54_03"
# Default Prime Profiles: "SOLN_DWC_LPDDR54_03"
# Analysis Mode:          1
# PrimeProfileAllowNone:  0
# External Prime Profile: "/home/projects_2/workspace/ruytterh/europa/europa_rtl_repo/hw/vendor/synopsys/lpddr_subsys/default/config/PrimeProfile_LPDDR54_1.60a-lca00_axeleraai_europa_20jun2024.pp.gz"
#
############################################################################################################

###################
# Added in response to solvenet ticket 01687982 on 290824
set_configuration_parameter UMCTL2_RRB_THRESHOLD_PPL_0 1;
set_configuration_parameter UMCTL2_PA_OPT_TYPE 1;
set_configuration_parameter UMCTL2_XPI_USE_INPUT_RAR 1;
# End of added on 290824
###################

set_configuration_parameter DDRCTL_MCP_INCLUDE 1; # Prime Profile set but not locked.
set_configuration_parameter MEMC_REG_DFI_OUT 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WDQD_11 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_XPI_USE_RAR 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_OCCAP_EN 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_NPORTS 1; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_SYNC_MODE 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_TYPE_0 3; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WRQD_6 10; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_PRODUCT_NAME 15; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_XPI_USE2RAQ_9 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_ADRW 44; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_THRESHOLD_EN_11 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_READ_DATA_INTERLEAVE_EN_4 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_THRESHOLD_EN_5 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_REGPAR_EN 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_RETIME_8 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_THRESHOLD_EN_14 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_PORT_DW_8 256; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_TYPE_5 3; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_LENW 8; # Prime Profile set but not locked.
set_configuration_parameter MEMC_DRAM_DATA_WIDTH 32; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_MPAM_EN 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_TYPE_8 3; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_POIS_EN 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_DDR4_PPR 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_PORT_DW_1 256; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WAQD_14 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_5 0; # Prime Profile set but not locked.
set_configuration_parameter MEMC_USE_RMW 1; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_SYS_INTF 1; # Prime Profile set but not locked.
set_configuration_parameter MEMC_SIDEBAND_ECC 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_TZ_EN 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WDQD_5 10; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_DDR_DCH_HBW 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_CORE2CHI_SYNCD 2; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_PORT_DW_7 256; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_ADDR_BOUNDARY 12; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_SARMINSIZE 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_XPI_USE2RAQ_1 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WAQD_11 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_VPRW_EN 1; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_DDR4_PINS 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_RETRY_FIFO_DEPTH 40; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_WDATARAM_AW 7; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_DDR_PHY_DUAL_DFI_DATA 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_TYPE_4 3; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_WRCH_PASSTHRU_WIDTH 7; # Prime Profile set but not locked.
set_configuration_parameter MEMC_ECC_SUPPORT 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_READ_DATA_INTERLEAVE_EN_0 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_ASYNC_FIFO_N_SYNC_5 2; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RTL_ASSERTIONS_ALL_EN 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_ASYNC_REG_N_SYNC 2; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_ASYNC_FIFO_N_SYNC_0 2; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_DFI_ERROR 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_THRESHOLD_EN_7 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_NIDW 7; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_WDATARAM_RD_LATENCY 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RDWR_ORDERED_1 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WDQD_1 10; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CAPAR_CMDFIFO_DEPTH 128; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_THRESHOLD_EN_10 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_PBW_MODE_SUPPORT 2; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_SBR_EN 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_THRESHOLD_EN_1 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RDQD_7 10; # Prime Profile set but not locked.
set_configuration_parameter MEMC_CMD_RTN2IDLE 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RDWR_ORDERED_4 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RDWR_ORDERED_6 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RDWR_ORDERED_9 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_DDR5_ECS_MRR_EN 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_XPI_USE2RAQ_12 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RDWR_ORDERED_12 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_CHI2CORE_SYNCD 2; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_WRB_RAM_WR_REG_OUT 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RDWR_ORDERED_11 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_WDATA_EXTRAM 1; # Prime Profile set but not locked.
set_configuration_parameter MEMC_HIF_WDATA_PTR_BITS 1; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_RETRY_WDATA_EXTRAM 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_LPDDR_RFMSBC 1; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_DW 256; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_12 0; # Prime Profile set but not locked.
set_configuration_parameter MEMC_NUM_TOTAL_BANKS 0x20; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_STATIC_VIR_CH_15 0; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_MEM_WR_LATENCY 1; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_DDR5_SPPR_EN 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WAQD_7 4; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_DDR54_TEST_SEL 0; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_HW_INIT_EN 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_MPAM_NSMON_NUM 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_RETIME_13 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_ASYNC_FIFO_N_SYNC_1 2; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_SM4_4_ROUNDS_PER_CYCLE_EN 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_SYNC_4 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_TWO_DEV_CFG_EN 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_SBR_RMW_FIFO_DEPTH 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RAQD_3 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WRQD_8 10; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_DBG_INTF_EN 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_MPAM_NONSEC_PARTS 128; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_BANK_HASH 1; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_ENCRYPT_WDATA_EXTRAM 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RDWR_ORDERED_7 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_BCM66_EARLY_DATA_EN 0; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_INPUT_FLOP 1; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_SRAM_ECC_EN 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_MPAM_SEC_PARTS 128; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_VERSION 3; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RDWR_ORDERED_14 0; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_FIPS_TEST_MODE_EN 1; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_RD_UE_RETRY 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_READ_DATA_INTERLEAVE_EN_1 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_RD_PROTQ_SIZE 64; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_XPI_USE2RAQ_13 0; # Prime Profile set but not locked.
set_configuration_parameter MEMC_LINK_ECC 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RDWR_ORDERED_3 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_ENCRYPT_WDATARAM_WR_LATENCY 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_RETIME_7 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_ASYNC_FIFO_N_SYNC_8 2; # Prime Profile set but not locked.
set_configuration_parameter MEMC_REG_DFI_OUT_WR_DATA 1; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_XPI_USE_RMWR 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WRQD_2 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WAQD_3 4; # Prime Profile set but not locked.
# set_configuration_parameter UMCTL2_PA_OPT_TYPE 2; # Prime Profile set but not locked. Commented to allow value change on 290824 given above
set_configuration_parameter UMCTL2_AXI_USER_WIDTH 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_TSZ_REG_NUM 4; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_SW_RDWR_EN 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_TWO_TIMING_SETS_EN 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_TYPE_7 3; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_IDW 8; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WAQD_4 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_TYPE_11 3; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_CHI2CORE_FSYNCD 2; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RDWR_ORDERED_5 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_SBR_HW_STOP_INTF 0; # Prime Profile set but not locked.
set_configuration_parameter LPDDR_2MC1PHY 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RDQD_9 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RDWR_ORDERED_0 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_HIF_INLINE_ECC_INTERNAL_TESTING 1; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_SYNTH_TVAL_MEM 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RDWR_ORDERED_10 0; # Prime Profile set but not locked.
set_configuration_parameter MEMC_DFI_TOTAL_DATA_WIDTH 256; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_REGION_MGR_EN 0; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_NUM_REGIONS 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_3 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_TYPE_15 3; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_NUM_VIR_CH_4 32; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RDATARAM_DW_DCH1 256; # Prime Profile set but not locked.
set_configuration_parameter MEMC_INLINE_ECC 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_P_ASYNC_EN 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_ASYNC_FIFO_N_SYNC_7 2; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RAQD_5 4; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_ENABLE_INTERNAL_TESTING 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_NUM_BSM 32; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WRQD_10 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_ASYNC_FIFO_N_SYNC_3 2; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RAQD_14 4; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_LUT_ADDRMAP 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_NUM_VIR_CH_14 32; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WRQD_3 10; # Prime Profile set but not locked.
set_configuration_parameter MEMC_NO_OF_BLK_CHANNEL 32; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_PORT_DW_2 256; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_XPI_USE2RAQ_0 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RDWR_ORDERED_2 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_XPI_USE2RAQ_8 0; # Prime Profile set but not locked.
set_configuration_parameter MEMC_PERF_LOG_ON 1; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_WR_PROTQ_SIZE 64; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_RETIME_2 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_DCHK_EN 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WAQD_12 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_TYPE_13 3; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_STATIC_VIR_CH_5 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_DATA_CHANNEL_INTERLEAVE_EN 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RAQD_9 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_WDATARAM_PAR_DW_GUI 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_TYPE_10 3; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_EXTRA_CLK_APB_EN 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_DATARAM_PAR_DW_GUI_DCH1 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_TYPE_3 3; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_RME_EN 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_PAGEMATCH_EN 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WRQD_11 10; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_WDATARAM_WR_LATENCY 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_NUM_DFI 2; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_OCSAP_EN 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_NUM_VIR_CH_6 32; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_SYNC_11 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_RETIME_4 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_ASYNC_FIFO_N_SYNC_2 2; # Prime Profile set but not locked.
set_configuration_parameter MEMC_REG_DFI_IN_RD_DATA 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_STATIC_VIR_CH_1 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_NUM_VIR_CH_12 32; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_CID_WIDTH 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_NUM_VIR_CH_13 32; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WDQD_13 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_REGPAR_TYPE 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_THRESHOLD_EN_8 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_DDR5CTL_HIGHSPEED 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_HWFFC_EN 1; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_MPAM_SMON_NUM 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_RETRY_WDATARAM_RD_LATENCY 1; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_SINGLE_INST_DUALCH 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WAQD_8 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_OCECC_EN 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WDQD_3 10; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CLK_GATE_ARB 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_ASYNC_FIFO_N_SYNC_13 2; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RAQD_15 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_DUAL_HIF 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_NUM_VIR_CH_1 32; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_13 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RDQD_6 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_PORT_DW_6 256; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_STATIC_VIR_CH_0 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_PORT_DW_0 256; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_XPI_USE2RAQ_6 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_READ_DATA_INTERLEAVE_EN_14 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_WRB_RAM_RD_ADDR_REG_OUT 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_XPI_USE2RAQ_2 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_PORT_DW_3 256; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_UAES_XTS_CFG_OUTPUT_FLOP 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_XPI_USE2RAQ_11 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_XPI_USE2RAQ_3 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_SYNC_7 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WDQD_0 128; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_STATIC_VIR_CH_4 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_WR_CRC_RETRY 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WDQD_14 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_11 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_PORT_DW_5 256; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_XPI_USE2RAQ_5 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_LPDDR5_PPR 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WRQD_14 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_RETIME_1 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_XPI_USE2RAQ_7 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_PERF_INTF_EN 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_PORT_DW_10 256; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RDQD_0 128; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RDQD_2 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_XPI_USE2RAQ_10 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_DFI_SB_WDT 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_PORT_DW_11 256; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CAPAR_RETRY 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_PORT_DW_12 256; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_XPI_USE_RDR 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RDWR_ORDERED_8 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RDWR_ORDERED_15 0; # Prime Profile set but not locked.
set_configuration_parameter MEMC_DFI_TOTAL_DATAEN_WIDTH 16; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_PORT_DW_14 256; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_TYPE_1 3; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_STATIC_VIR_CH_12 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_XPI_USE2RAQ_14 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_DYN_BSM_ALGORITHM 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WRQD_5 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_EXT_PORTPRIO 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_NSAR 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WRQD_12 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_THRESHOLD_EN_12 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_RETIME_0 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_SYNC_14 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_RETIME_12 0; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_RDCH_NUM_TWEAK_VAL 32; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_TYPE_2 3; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_RETIME_14 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_SYNC_13 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_ASYNC_FIFO_N_SYNC_15 2; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RDWR_ORDERED_13 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_NUM_VIR_CH_9 32; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_TYPE_9 3; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_THRESHOLD_EN_15 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WRQD_13 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_READ_DATA_INTERLEAVE_EN_2 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_PORT_DW_9 256; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_READ_DATA_INTERLEAVE_EN_5 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_READ_DATA_INTERLEAVE_EN_6 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_THRESHOLD_EN_9 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_READ_DATA_INTERLEAVE_EN_11 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_READ_DATA_INTERLEAVE_EN_12 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_READ_DATA_INTERLEAVE_EN_13 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WAQD_2 4; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_RSD_PIPELINE 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_STATIC_VIR_CH_8 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_NUM_VIR_CH_8 32; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_AMBA_APB_VERSION 3; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_WRCH_NUM_TWEAK_VAL 64; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_RD_CRC_RETRY 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_NUM_LRANKS_TOTAL 2; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_SYNC_0 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_9 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_XPI_USE2RAQ_4 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_ASYNC_FIFO_N_SYNC_12 2; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WAQD_0 32; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_TYPE_6 3; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_MPAM_VERSION 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RDQD_3 10; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_RETRY_WDATARAM_WR_LATENCY 0; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_HOST_CLK_EN 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_MPAM_MON_EN 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RDQD_12 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_14 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RAQD_0 32; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WRQD_4 10; # Prime Profile set but not locked.
set_configuration_parameter MEMC_HIF_TAGBITS 6; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_READ_DATA_INTERLEAVE_EN_10 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_TYPE_14 3; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_OCPAR_EN 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_LOWPWR_NOPX_CNT 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_SYNC_6 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_SYNC_1 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_SYNC_3 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WDQD_10 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_SYNC_5 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WDQD_9 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_READ_DATA_INTERLEAVE_EN_8 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_SYNC_8 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_SYNC_12 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_SYNC_15 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_DUAL_CHANNEL 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_READ_DATA_INTERLEAVE_EN_3 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_RDB_RAM_RD_DATA_REG_IN 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_PORT_DW_15 256; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_XPI_USE_RPR 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_ASYNC_DDRC_N_SYNC 3; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_ENH_ECC_REPORT_EN 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_ASYNC_LP4DCI_N_SYNC 2; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WAQD_1 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_WDATARAM_DW 256; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_STATIC_VIR_CH_3 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_STATIC_VIR_CH_6 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CLK_GATE_TE_EN 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_STATIC_VIR_CH_7 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_STATIC_VIR_CH_9 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_STATIC_VIR_CH_10 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_STATIC_VIR_CH_11 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_STATIC_VIR_CH_13 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_STATIC_VIR_CH_14 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_HW_RFM_CTRL 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_PORT_DW_4 256; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_NUM_VIR_CH_0 64; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_NUM_VIR_CH_2 32; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_NUM_VIR_CH_3 32; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WAQD_9 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_NUM_VIR_CH_5 32; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_NUM_VIR_CH_15 32; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WRQD_7 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_ASYNC_FIFO_N_SYNC_6 2; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_0 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_ASYNC_FIFO_N_SYNC_11 2; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_ASYNC_FIFO_N_SYNC_14 2; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_OCCAP_PIPELINE 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_THRESHOLD_EN_0 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_15 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_THRESHOLD_EN_2 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_THRESHOLD_EN_3 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RAQD_6 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_READ_DATA_INTERLEAVE_EN_7 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_THRESHOLD_EN_4 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_THRESHOLD_EN_6 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_PORT_DW_13 256; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_THRESHOLD_EN_13 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_STATIC_VIR_CH_2 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_EXCL_ACCESS 0; # Prime Profile set but not locked.
set_configuration_parameter MEMC_NUM_RANKS 2; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_1 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_2 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_4 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_6 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_7 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_DDR_BWL_EN 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_DYN_BSM 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_8 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_ENCRYPT_WDATARAM_RD_LATENCY 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_10 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_SYNC_10 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_READ_DATA_INTERLEAVE_EN_9 0; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_OUTPUT_FLOP 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_SYNC_9 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_RETIME_3 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_RETIME_5 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_RETIME_6 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_RETIME_9 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_RETIME_10 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_RETIME_11 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RRB_EXTRAM_RETIME_15 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WDQD_15 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_XPI_USE_WAR 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_WDATARAM_DEPTH 128; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RDATARAM_DEPTH 128; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RDATARAM_AW 7; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_ASYNC_FIFO_N_SYNC_9 2; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_ADDRW 33; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_OCPAR_ADDR_PARITY_WIDTH 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_FREQUENCY_NUM 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WRQD_0 64; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WRQD_1 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_XPI_USE2RAQ_15 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WDQD_2 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RAQD_4 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WDQD_4 10; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_DCH_SYNC_DELAY_PIPES 2; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_NUM_VIR_CH_11 32; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WAQD_5 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RDQD_14 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RDQD_5 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WAQD_6 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WDQD_6 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WAQD_15 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RAQD_7 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WDQD_7 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RAQD_8 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RDQD_8 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WDQD_8 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WRQD_9 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WAQD_10 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RDQD_10 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RAQD_11 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RDQD_11 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RAQD_12 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WDQD_12 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RAQD_13 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_WAQD_13 4; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_SYNTH_TKEY_MEM 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RDQD_13 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RDQD_15 10; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RDQD_1 10; # Prime Profile set but not locked.
# set_configuration_parameter UMCTL2_XPI_USE_INPUT_RAR 0; # Prime Profile set but not locked. Commented to allow value change on 290824 given above
set_configuration_parameter UMCTL2_AXI_WRQD_15 10; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_MAX_LCRD 15; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_MPAM_MAX_NONSECURE_PMG 0x0; # Prime Profile set but not locked.
set_configuration_parameter MEMC_DFI_TOTAL_MASK_WIDTH 32; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_RDATARAM_DW 256; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_WRB_RAM_RD_DATA_REG_IN 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_MPAM_MAX_SECURE_PMG 0x0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_RDB_RAM_WR_REG_OUT 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_RDB_RAM_RD_ADDR_REG_OUT 0; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_SM4_2_ROUNDS_PER_CYCLE_EN 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_SYNC_2 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_READ_DATA_INTERLEAVE_EN_15 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RDQD_4 10; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_RETRY_MAX_ADD_RD_LAT 0; # Prime Profile set but not locked.
set_configuration_parameter MEMC_NO_OF_ENTRY 64; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_DP_WIDTH 256; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_CFG_CIPHER 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_ASYNC_FIFO_N_SYNC_10 2; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_AES_KEY_SIZE 1; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_SYNC_DEPTH 2; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_UAES_XTS_CFG_INPUT_FLOP 0; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_NO_KEY_SEC_TRAFFIC_BEH 0; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_AES_4_ROUNDS_PER_CYCLE_EN 0; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_TWKGEN_INPUT_FLOP 1; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_AES_2_ROUNDS_PER_CYCLE_EN 1; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RAQD_10 4; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_RST_ASYNC 0; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_MEM_RD_LATENCY 1; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_BREAK_REGION_SEL_PATH 0; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_MAX_DATA_UNIT_LEN 6; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_A_TYPE_12 3; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_SYNTH_CKEY_MEM 1; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_BUS_ADDR_WIDTH 29; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_NUM_VIR_CH_7 32; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_NUM_VIR_CH_10 32; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_KEY_SWAP 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RAQD_1 4; # Prime Profile set but not locked.
set_configuration_parameter DWC_IME_RDCH_PASSTHRU_WIDTH 0; # Prime Profile set but not locked.
set_configuration_parameter DDRCTL_CHB_CORE2CHI_FSYNCD 2; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_AXI_RAQD_2 4; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_DATARAM_PAR_DW_GUI 0; # Prime Profile set but not locked.
set_configuration_parameter UMCTL2_ASYNC_FIFO_N_SYNC_4 2; # Prime Profile set but not locked.
set_tool_root fm_shell -root /opt/synopsys/fm/Q-2019.12-SP2 -64bit
set_tool_root pt_shell -root /opt/synopsys/prime/S-2021.06-SP1 -64bit
set_tool_root vcs -root /opt/synopsys/vcs/S-2021.09-SP1-1
set_tool_root dc_shell -root /opt/synopsys/syn2/S-2021.06-SP1 -64bit
set_tool_root vcstatic -root /opt/synopsys/vc_static/U-2023.03 -64bit
set_tool_root vcsi -root /opt/synopsys/vcs/S-2021.09-SP1-1
set_tool_root spyglass -root /opt/synopsys/vc_static/U-2023.03/SG_COMPAT/SPYGLASS_HOME -64bit

set_upf_voltage -state DDRCTL_DOMAIN_ON -supply DDRCTL_DOMAIN.primary {0.81}
set_upf_voltage -state DDRCTL_DOMAIN_GND -supply DDRCTL_DOMAIN.primary {0}
set_upf_supply_voltage -supply DDRCTL_DOMAIN.primary.power -mode max 0.81
set_upf_supply_voltage -supply DDRCTL_DOMAIN.primary.ground -mode max 0

set_strategy_parameter Design_Compiler_Reference_Methodology QorEffort medium; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology OptimizationFlow {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology ReducedEffortOptimizationFlow 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology EnableOptimizeNetlist 1; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology OptimizeNetlistArgs { -area}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology AdaptiveRetiming 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology CompileUltraInitOptions {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology CompileUltraIncrOptions {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology WriteSDCArgs {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology EnableStaticAwareFlow 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology StaticAwareDBPath ../vcspyglass/cdc/vcst_rtdb/static_aware_synthesis_db/cdc; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology TechnologyNode {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology WriteSDF 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology WriteICC2Files 1; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology NetlistFormat .v; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology ChangeNamesRuleName verilog; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology RemoveUnconnectedPorts 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology FixMultiplePortNetsDefault 1; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology FixMultiplePortNetsFeedthroughs 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology FixMultiplePortNetsOutputs 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology FixMultiplePortNetsConstants 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology FixMultiplePortNetsBufferConstants 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology PowerOptimization 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology PowerConstraint set_max_leakage_power; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology EnableSaifAnnotation 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology SaifFile {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology SaifInstanceName {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology ReportPowerOptions {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology TestReadyCompile 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology InsertDft 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology NumberOfScanChains 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology ClockMixing no_mix; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology EnableScanCompression 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology ScanCompressionIOCount 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology NumberOfScanCompressionChains 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology ScanCompressionUsage scan_compression; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology ScanCompressionTestClock {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology ScanCompressionConfiguration { -xtolerance default -min_power true}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology DFTSynthesisOptimization all; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology CTLModels {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology PhysicalSynthesis 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology EnableSPG 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology FloorplanFileDataFormat floorplan; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology PhysicalConstraintFile {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology EnablePortSideConstraint 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology UtilizationRatio 0.7; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology MinRoutingLayer {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology MaxRoutingLayer {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology CongestionOptimizationFactor 0.9; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology UseNDM 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology NDMLibraryName DWC_ddrctl_dc.ndm; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology NDMReferenceLibrary {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology CreateLibDesignOptions {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology UseMilkyway 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology MilkywayDesignLibrary {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology CreateMilkywayDesign 1; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology TechFileFormat tf; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology TechFile {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology MilkywayReferenceLibrary {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology MaxTluPlusFile {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology MinTluPlusFile {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology Tech2ItfMap {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology ExtendMWLayers 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology MaxEmulationTluPlus {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology MinEmulationTluPlus {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology CreateMwDesignOptions {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology MilkywayLogic0Net {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology MilkywayLogic1Net {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology WriteMilkywayCell 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology CreateCongestionMap 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology LowThresholdVoltageGroups {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology LowThresholdVoltagePercentage 100; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology LowThresholdVoltageConstraintType soft; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology ClockGating 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology SelfGating 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology GatingMinimumBitWidth 3; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology GatingLatchCellName {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology GatingAndFunction and; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology IntegratedAndCell {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology GatingOrFunction or; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology IntegratedOrCell {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology GatingSetupTime 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology GatingHoldTime 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology GatingControlPoint none; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology GatingControlSignal {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology GatingObservationLogicDepth 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology GatingCellMaxFanout {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology EnableUPFFlow 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology UPFFlowType UPFPrime; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology IncompleteUPFAllowed 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology UPFFile {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology PowerConstraintsFile {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology EnableHierarchicalSynthesis 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology IncrementalCompileForHierarchicalSynthesis 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology AutomotiveSynthesisFlowType disabled; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology TMRSeparationDistance {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology DCLSDistance {}; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology GenerateRMReports 0; # == default value.
set_strategy_parameter Design_Compiler_Reference_Methodology DisableCongestionReport 1; # == default value.

set_activity_parameter Synthesize ScriptsOnly 0; # == default value.
set_activity_parameter Synthesize StrategyName Design_Compiler_Reference_Methodology; # == default value.
set_activity_parameter Synthesize RunStyle local; # == default value.
set_activity_parameter Synthesize RunOptions {}; # == default value.
set_activity_parameter Synthesize WaitForLicenses 0; # == default value.
set_activity_parameter Synthesize DC_Ultra_Opt 0; # == default value.
set_activity_parameter Synthesize DC_Ultra_Features 0; # == default value.
set_activity_parameter Synthesize DesignWare 0; # == default value.
set_activity_parameter Synthesize BOA_BRT 0; # == default value.
set_activity_parameter Synthesize Test_Compiler 0; # == default value.
set_activity_parameter Synthesize ParallelJobCpuLimit 1; # == default value.
set_activity_parameter Synthesize Test_Compiler_Plus 0; # == default value.
set_activity_parameter Synthesize Test_DFTC_TMAX 0; # == default value.
set_activity_parameter Synthesize DC_Expert 0; # == default value.
set_activity_parameter Synthesize PrimeTime 0; # == default value.
set_activity_parameter Synthesize EmailAddress uytterhoeven; # == default value.
set_activity_parameter Synthesize DcThroughPathReport 1; # == default value.
set_activity_parameter Synthesize DcRegisteredIOReport 1; # == default value.
set_activity_parameter Synthesize DcSetupReport 1; # == default value.
set_activity_parameter Synthesize DcCheckDesignReport 1; # == default value.
set_activity_parameter Synthesize DcLatchReport 1; # == default value.
set_activity_parameter Synthesize DcLoopsReport 1; # == default value.
set_activity_parameter Synthesize DcCheckTestReport 1; # == default value.
set_activity_parameter Synthesize DcConstraintReport 1; # == default value.
set_activity_parameter Synthesize DcInternalTimingReport 1; # == default value.
set_activity_parameter Synthesize DcQtoDTimingReport 0; # == default value.
set_activity_parameter Synthesize DcShortIoTimingReport 1; # == default value.
set_activity_parameter Synthesize DcLongIoTimingReport 1; # == default value.
set_activity_parameter Synthesize DcQorReport 1; # == default value.
set_activity_parameter Synthesize DcClockReport 1; # == default value.
set_activity_parameter Synthesize DcTimingExceptionsReport 0; # == default value.
set_activity_parameter Synthesize DcPathGroups 1; # == default value.
set_activity_parameter Synthesize DcHierarchyReport 1; # == default value.
set_activity_parameter Synthesize DcClockGatingReport 1; # == default value.
set_activity_parameter Synthesize DcSelfGatingReport 0; # == default value.
set_activity_parameter Synthesize DcReferenceReport 1; # == default value.
set_activity_parameter Synthesize DcPowerDomainsReport 1; # == default value.
set_activity_parameter Synthesize DcResourcesReport 1; # == default value.
set_activity_parameter Synthesize DcRegisterCountReport 1; # == default value.
set_activity_parameter Synthesize DcFaninFanoutReport 0; # == default value.
set_activity_parameter Synthesize GenerateAreaReport 1; # == default value.
set_activity_parameter Synthesize GenerateIgnoredLayersReport 1; # == default value.
set_activity_parameter Synthesize DFTCoverageEstimateReport 1; # == default value.
set_activity_parameter Synthesize ReportSafetyRegisterRules 0; # == default value.
set_activity_parameter Synthesize ReportSafetyRegisterGroups 0; # == default value.
set_activity_parameter Synthesize ReportSafetyStatus 0; # == default value.
set_activity_parameter Synthesize PlacementFileFormat PDEF; # == default value.
set_activity_parameter Synthesize ReadDefOptions {}; # == default value.
set_activity_parameter Synthesize RouterFileFormat PDEF; # == default value.
set_activity_parameter Synthesize WriteDefOptions {}; # == default value.
set_activity_parameter Synthesize NoHomeInit 0; # == default value.
set_activity_parameter Synthesize UseDCNXT 0; # == default value.
set_activity_parameter Synthesize EnableAutoReadDC 0; # == default value.



set_activity_parameter GenerateTestVectors StrategyName ATPG_basic_scan_strategy; # == default value.
set_activity_parameter GenerateTestVectors OutputStageName {}; # == default value.
set_activity_parameter GenerateTestVectors InputStageName {}; # == default value.
set_activity_parameter GenerateTestVectors InputNetlistFormat .v; # == default value.
set_activity_parameter GenerateTestVectors TestLibraries {}; # == default value.
set_activity_parameter GenerateTestVectors LibsMissingCellDefine 0; # == default value.
set_activity_parameter GenerateTestVectors WriteTestPatterns 1; # == default value.
set_activity_parameter GenerateTestVectors TestPatternFormat {}; # == default value.
set_activity_parameter GenerateTestVectors UserStrategyFile {}; # == default value.
set_activity_parameter GenerateTestVectors ScriptsOnly 0; # == default value.
set_activity_parameter GenerateTestVectors ParallelJobCpuLimit 1; # == default value.
set_activity_parameter GenerateTestVectors RunStyle local; # == default value.
set_activity_parameter GenerateTestVectors RunOptions {}; # == default value.
set_activity_parameter GenerateTestVectors EmailAddress uytterhoeven; # == default value.
set_activity_parameter GenerateTestVectors UseTestMAX_ATPG 0; # == default value.

set_activity_parameter FormalVerification ReferenceStageName RTL; # == default value.
set_activity_parameter FormalVerification UseReferenceStageNetlist 0; # == default value.
set_activity_parameter FormalVerification ReferenceStageNetlist {}; # == default value.
set_activity_parameter FormalVerification TargetStageName {}; # == default value.
set_activity_parameter FormalVerification UseTargetStageNetlist 0; # == default value.
set_activity_parameter FormalVerification UseUPFPGNetlist 0; # == default value.
set_activity_parameter FormalVerification TargetStageNetlist {}; # == default value.
set_activity_parameter FormalVerification UPFAuxiliaryScriptName {}; # == default value.
set_activity_parameter FormalVerification AuxiliaryScriptName /home/projects_2/workspace/ruytterh/europa/europa_rtl_repo/hw/vendor/synopsys/lpddr_subsys/default/Europa_lpddr_ctrl_config_lp5x_1_60a/syn/auxScripts/merged_tech_cell_mappings_formality_compare_script.tcl; # == default value.
set_activity_parameter FormalVerification UseGeneratedSvf 1; # == default value.
set_activity_parameter FormalVerification AlternateStrategies {}; # == default value.
set_activity_parameter FormalVerification RunAllValidAlternateStrategies 0; # == default value.
set_activity_parameter FormalVerification ParallelAlternateStrategies 4; # == default value.
set_activity_parameter FormalVerification AlternateStrategiesExtraArgs {}; # == default value.
set_activity_parameter FormalVerification AlternateStrategiesRunStyle lsf; # == default value.
set_activity_parameter FormalVerification AlternateStrategiesRunOptions {}; # == default value.
set_activity_parameter FormalVerification EnableDPXFlow 0; # == default value.
set_activity_parameter FormalVerification DPXRunStyle lsf; # == default value.
set_activity_parameter FormalVerification DPXRunOptions {}; # == default value.
set_activity_parameter FormalVerification MaxWorkers 4; # == default value.
set_activity_parameter FormalVerification MaxCores 4; # == default value.
set_activity_parameter FormalVerification ScriptsOnly 0; # == default value.
set_activity_parameter FormalVerification RunStyle local; # == default value.
set_activity_parameter FormalVerification RunOptions {}; # == default value.
set_activity_parameter FormalVerification ParallelJobCpuLimit 1; # == default value.
set_activity_parameter FormalVerification EmailAddress uytterhoeven; # == default value.
set_activity_parameter FormalVerification ForceUPFSuppliesOn 1; # == default value.

set_activity_parameter StaticTimingAnalysis UseExternalNetlist 0; # == default value.
set_activity_parameter StaticTimingAnalysis UseUPFPGNetlist 0; # == default value.
set_activity_parameter StaticTimingAnalysis InputStageName {}; # == default value.
set_activity_parameter StaticTimingAnalysis NetlistFile {}; # == default value.
set_activity_parameter StaticTimingAnalysis ConstraintsFile {}; # == default value.
set_activity_parameter StaticTimingAnalysis BackAnnotatedData None; # == default value.
set_activity_parameter StaticTimingAnalysis BackAnnotatedDataFile {}; # == default value.
set_activity_parameter StaticTimingAnalysis BackAnnotationOptions {}; # == default value.
set_activity_parameter StaticTimingAnalysis AnalysisType on_chip_variation; # == default value.
set_activity_parameter StaticTimingAnalysis TimingDerateDelayType none; # == default value.
set_activity_parameter StaticTimingAnalysis TimingDerateValue 1; # == default value.
set_activity_parameter StaticTimingAnalysis TimingDerateOptions {}; # == default value.
set_activity_parameter StaticTimingAnalysis UsePropagatedClocks 0; # == default value.
set_activity_parameter StaticTimingAnalysis AnalyzeInMissionMode 1; # == default value.
set_activity_parameter StaticTimingAnalysis EnableECOFlow 0; # == default value.
set_activity_parameter StaticTimingAnalysis FixECOTimingArgs { -type setup}; # == default value.
set_activity_parameter StaticTimingAnalysis AuxiliaryScriptName {}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportDesign 1; # == default value.
set_activity_parameter StaticTimingAnalysis ReportClocks 1; # == default value.
set_activity_parameter StaticTimingAnalysis ReportRegisterInfo 0; # == default value.
set_activity_parameter StaticTimingAnalysis ReportSyncPaths 0; # == default value.
set_activity_parameter StaticTimingAnalysis ReportCaseAnalysis 0; # == default value.
set_activity_parameter StaticTimingAnalysis ReportExceptions 1; # == default value.
set_activity_parameter StaticTimingAnalysis ReportExceptionsOptions {}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportAnalysisCoverageCheckType {setup recovery removal min_pulse_width clock_gating_setup}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportMaxTiming 1; # == default value.
set_activity_parameter StaticTimingAnalysis ReportMaxTimingOptions { -delay_type max -nworst 10 -max_paths 100 -input -net -trans -cap -nosplit -cross -path full -sig 5}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportMinTiming 0; # == default value.
set_activity_parameter StaticTimingAnalysis ReportMinTimingOptions { -delay_type min -nworst 10 -max_paths 100 -input -net -trans -cap -nosplit -cross -path full -sig 5}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportConstraints 1; # == default value.
set_activity_parameter StaticTimingAnalysis ReportConstraintsOptions { -all_violators -max_delay -sig 5}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportCrossDomainPaths 0; # == default value.
set_activity_parameter StaticTimingAnalysis NumCrossDomainPaths 100; # == default value.
set_activity_parameter StaticTimingAnalysis CrossDomainReportFormat full; # == default value.
set_activity_parameter StaticTimingAnalysis SuppressDuplicateBusPaths 1; # == default value.
set_activity_parameter StaticTimingAnalysis ReportBottleneck 0; # == default value.
set_activity_parameter StaticTimingAnalysis ReportBottleneckOptions {}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportClockTiming 0; # == default value.
set_activity_parameter StaticTimingAnalysis ReportMinPulseWidth 0; # == default value.
set_activity_parameter StaticTimingAnalysis ReportMinPulseWidthOptions {}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportClockGatingCheck 0; # == default value.
set_activity_parameter StaticTimingAnalysis ReportClockGatingCheckOptions { -sig 5}; # == default value.
set_activity_parameter StaticTimingAnalysis PTScriptFile {}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportPower 0; # == default value.
set_activity_parameter StaticTimingAnalysis PowerAnalysisOptions {}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportPowerOptions { -hierarchy}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportSwitchingActivity 1; # == default value.
set_activity_parameter StaticTimingAnalysis ReportSwitchingActivityOptions {}; # == default value.
set_activity_parameter StaticTimingAnalysis ReportClockGateSavings 0; # == default value.
set_activity_parameter StaticTimingAnalysis PowerAnalysisFlow vector-free; # == default value.
set_activity_parameter StaticTimingAnalysis PowerAnalysisMode averaged; # == default value.
set_activity_parameter StaticTimingAnalysis SwitchingActivityFile {}; # == default value.
set_activity_parameter StaticTimingAnalysis SimulationType rtl; # == default value.
set_activity_parameter StaticTimingAnalysis SaifNameMapFile {}; # == default value.
set_activity_parameter StaticTimingAnalysis StripPath {}; # == default value.
set_activity_parameter StaticTimingAnalysis StartTime 0; # == default value.
set_activity_parameter StaticTimingAnalysis OverrideSearchPath {}; # == default value.
set_activity_parameter StaticTimingAnalysis EndTime { -1}; # == default value.
set_activity_parameter StaticTimingAnalysis OverrideLinkLibraryMapping {}; # == default value.
set_activity_parameter StaticTimingAnalysis LinkToATPG 0; # == default value.
set_activity_parameter StaticTimingAnalysis OverrideDefaultOperatingCondition {}; # == default value.
set_activity_parameter StaticTimingAnalysis ScriptsOnly 0; # == default value.
set_activity_parameter StaticTimingAnalysis RunStyle local; # == default value.
set_activity_parameter StaticTimingAnalysis RunOptions {}; # == default value.
set_activity_parameter StaticTimingAnalysis ParallelJobCpuLimit 1; # == default value.
set_activity_parameter StaticTimingAnalysis EmailAddress uytterhoeven; # == default value.

set_activity_parameter DWC_ddrctl_Simulate DumpEnabled 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate DumpDepth 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate DumpFileFormat FSDB; # == default value.
set_activity_parameter DWC_ddrctl_Simulate DryRun 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate DesignView RTL; # == default value.
set_activity_parameter DWC_ddrctl_Simulate EnableTCM 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate UseBlockingHoldJob 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate vip:amba_svt latest; # == default value.
set_activity_parameter DWC_ddrctl_Simulate vip:dfi_svt latest; # == default value.
set_activity_parameter DWC_ddrctl_Simulate vip:lpddr_svt latest; # == default value.
set_activity_parameter DWC_ddrctl_Simulate vip:svt latest; # == default value.
set_activity_parameter DWC_ddrctl_Simulate EnTraceTestsBase 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate EnTraceTests 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate TRACEDIR {}; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_num_ranks 2; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_lpddr4_data_rate 2; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_lpddr4_device 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_lpddr4_device_2 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_lpddr4_channel_mode 2; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_lpddr4_frequency_ratio 2; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_lpddr4_wls 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_lpddr4_sdram_bus_width 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_lpddr4x_enable 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_lpddr5_data_rate 12; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_lpddr5_wckck_ratio 2; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_lpddr5_wls 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_lpddr5_device 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_lpddr5_device_2 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_lpddr5_channel_mode 2; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_lpddr5_sdram_bus_width 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_ddr4_mem_die 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_ddr4_device 5; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_ddr4_speed_grade 22; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_ddr4_sdram_bus_width 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_ddr5_mem_die 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_ddr5_device 5; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_ddr5_device_2 11; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_ddr5_speed_grade 25; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_ddr5_speed_grade_2 25; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_ddr5_sdram_bus_width 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_ddr5_rdimm_ch_arch 3; # == default value.
set_activity_parameter DWC_ddrctl_Simulate tb_num_ddrctl 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate num_phy_per_ddrctl 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate PhyType 2; # == default value.
set_activity_parameter DWC_ddrctl_Simulate PhyModels 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate ImportedPhyLocation {}; # == default value.
set_activity_parameter DWC_ddrctl_Simulate DWC_DDR5PHY_NUM_ACX2 19; # == default value.
set_activity_parameter DWC_ddrctl_Simulate DWC_DDR5PHY_NOTCOIL 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate PhyPgPins 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate ANIBS 14; # == default value.
set_activity_parameter DWC_ddrctl_Simulate DFI1_EXISTS 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate pipe_dfi_rd 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate pipe_dfi_wr 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate pipe_dfi_misc 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate ImportedCCode 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate ImportedCCodeLocation {}; # == default value.
set_activity_parameter DWC_ddrctl_Simulate ImportedFirmware 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate ImportedFirmwareLocation {}; # == default value.
set_activity_parameter DWC_ddrctl_Simulate ImportedMMFW 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate ImportedMMFWLocation {}; # == default value.
set_activity_parameter DWC_ddrctl_Simulate LPDDR5_EN 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate run_test_lpddr4 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate run_test_lpddr5 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate run_test_ddr4 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate run_test_ddr4_rdimm 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate run_test_ddr4_lrdimm 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate run_test_ddr4_udimm 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate run_test_ddr5 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate run_test_ddr5_rdimm 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate run_test_ddr5_lrdimm 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate run_test_ddr5_udimm 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate cinit_mode 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate ddr5_nodimm_defconfig_dir ./testbench/defconfig/demo/ddr5/nodimm; # == default value.
set_activity_parameter DWC_ddrctl_Simulate ddr5_udimm_defconfig_dir ./testbench/defconfig/demo/ddr5/udimm; # == default value.
set_activity_parameter DWC_ddrctl_Simulate ddr5_rdimm_defconfig_dir ./testbench/defconfig/demo/ddr5/rdimm; # == default value.
set_activity_parameter DWC_ddrctl_Simulate ddr5_lrdimm_defconfig_dir ./testbench/defconfig/demo/ddr5/lrdimm; # == default value.
set_activity_parameter DWC_ddrctl_Simulate ddr4_nodimm_defconfig_dir ./testbench/defconfig/demo/ddr4/nodimm; # == default value.
set_activity_parameter DWC_ddrctl_Simulate ddr4_udimm_defconfig_dir ./testbench/defconfig/demo/ddr4/udimm; # == default value.
set_activity_parameter DWC_ddrctl_Simulate ddr4_rdimm_defconfig_dir ./testbench/defconfig/demo/ddr4/rdimm; # == default value.
set_activity_parameter DWC_ddrctl_Simulate ddr4_lrdimm_defconfig_dir ./testbench/defconfig/demo/ddr4/lrdimm; # == default value.
set_activity_parameter DWC_ddrctl_Simulate lpddr4_defconfig_dir ./testbench/defconfig/demo/lpddr4; # == default value.
set_activity_parameter DWC_ddrctl_Simulate lpddr5_defconfig_dir ./testbench/defconfig/demo/lpddr5,./testbench/defconfig/demo/lpddr5x; # == default value.
set_activity_parameter DWC_ddrctl_Simulate DumpPhyEn 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate runLimit 36000; # == default value.
set_activity_parameter DWC_ddrctl_Simulate CleanUpWs 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate EnApbLog 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate EnableBackDoorInitRegs 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate EnableBackDoorPhyinitApbWr 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate EnableBackDoorDpiApbWr 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate EnableBackDoorDramInit 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate GenForceBackDoorCmds 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate ddr5_lock_step_connect_mode 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate EnCov 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate EnPhyFCov 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate missamples_enable 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate use_axi_async_clks 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate use_apb_async_clks 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate disable_sva 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate XProp 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate vip_svt V-2023.12; # == default value.
set_activity_parameter DWC_ddrctl_Simulate vip_dfi_svt V-2023.12; # == default value.
set_activity_parameter DWC_ddrctl_Simulate vip_amba_svt V-2023.09; # == default value.
set_activity_parameter DWC_ddrctl_Simulate vip_ddr_svt V-2023.12; # == default value.
set_activity_parameter DWC_ddrctl_Simulate vip_lpddr_svt V-2023.12; # == default value.
set_activity_parameter DWC_ddrctl_Simulate LPDDR_2MC1PHY_EN 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate LPDDR_2MC1PHY_NONSOLN_EN 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate LPDDR_2MC1PHY_SOLN_EN 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate ScriptsOnly 0; # == default value.
set_activity_parameter DWC_ddrctl_Simulate RunStyle local; # == default value.
set_activity_parameter DWC_ddrctl_Simulate RunOptions {}; # == default value.
set_activity_parameter DWC_ddrctl_Simulate ParallelJobCpuLimit 1; # == default value.
set_activity_parameter DWC_ddrctl_Simulate EmailAddress uytterhoeven; # == default value.

set_activity_parameter runVcsXprop RtlListFile {}; # == default value.
set_activity_parameter runVcsXprop ScriptsOnly 0; # == default value.
set_activity_parameter runVcsXprop XpropCfgFile {}; # == default value.
set_activity_parameter runVcsXprop XpropSwitches {}; # == default value.
set_activity_parameter runVcsXprop RunStyle local; # == default value.
set_activity_parameter runVcsXprop RunOptions {}; # == default value.
set_activity_parameter runVcsXprop EmailAddress {}; # == default value.

set_activity_parameter runVCLP VcStaticHome {}; # == default value.
set_activity_parameter runVCLP ScriptsOnly 0; # == default value.
set_activity_parameter runVCLP VCLP_Stage RTL; # == default value.
set_activity_parameter runVCLP RunStyle local; # == default value.
set_activity_parameter runVCLP RunOptions {}; # == default value.
set_activity_parameter runVCLP VCLP_NetlistFile {}; # == default value.
set_activity_parameter runVCLP VCLP_UPFFile {}; # == default value.
set_activity_parameter runVCLP VCLP_WaiverFile /home/projects_2/workspace/ruytterh/europa/europa_rtl_repo/hw/vendor/synopsys/lpddr_subsys/default/Europa_lpddr_ctrl_config_lp5x_1_60a/vclp/rtl/waivers/vclp_design_specific_waivers.rtl.tcl; # == default value.
set_activity_parameter runVCLP VCLP_InheritTechSetup 0; # == default value.
set_activity_parameter runVCLP EmailAddress uytterhoeven; # == default value.

set_activity_parameter runSpyglass ScriptsOnly 0; # == default value.
set_activity_parameter runSpyglass RunStyle local; # == default value.
set_activity_parameter runSpyglass RunOptions {}; # == default value.
set_activity_parameter runSpyglass GuideWareVersion GuideWare/2023.03; # == default value.
set_activity_parameter runSpyglass RtlListFile {}; # == default value.
set_activity_parameter runSpyglass SpyglassAdditionalRtlFiles {}; # == default value.
set_activity_parameter runSpyglass SpyglassLintGoal 1; # == default value.
set_activity_parameter runSpyglass EmailAddress uytterhoeven; # == default value.
set_activity_parameter runSpyglass SpyglassCdcGoal 1; # == default value.
set_activity_parameter runSpyglass SpyglassCdcClockResetIntegrityGoal 1; # == default value.
set_activity_parameter runSpyglass SpyglassCdcAbstractGoal 1; # == default value.
set_activity_parameter runSpyglass SpyglassRdcGoal 1; # == default value.
set_activity_parameter runSpyglass SpyglassDftGoal 1; # == default value.
set_activity_parameter runSpyglass SpyglassDftAbstractGoal 1; # == default value.
set_activity_parameter runSpyglass CustomRuleSelection {}; # == default value.

set_activity_parameter runVcSpyglass VcStaticHome {}; # == default value.
set_activity_parameter runVcSpyglass LintEnable 1; # == default value.
set_activity_parameter runVcSpyglass ScriptsOnly 0; # == default value.
set_activity_parameter runVcSpyglass RunStyle local; # == default value.
set_activity_parameter runVcSpyglass CdcEnable 1; # == default value.
set_activity_parameter runVcSpyglass RunOptions {}; # == default value.
set_activity_parameter runVcSpyglass RdcEnable 1; # == default value.
set_activity_parameter runVcSpyglass RcaEnable 0; # == default value.
set_activity_parameter runVcSpyglass AbstractEnable 0; # == default value.
set_activity_parameter runVcSpyglass StaticAwareFlowEnable 0; # == default value.
set_activity_parameter runVcSpyglass EmailAddress {}; # == default value.
set_activity_parameter runVcSpyglass VerifyReportsSubFolder reports; # == default value.
set_activity_parameter runVcSpyglass DwComponentCompileDir {}; # == default value.
set_activity_parameter runVcSpyglass DwComponentPreCompileEnable 0; # == default value.
set_activity_parameter runVcSpyglass UseBlockingHoldJob 0; # == default value.
set_activity_parameter runVcSpyglass AnalysisMode {}; # == default value.
set_activity_parameter runVcSpyglass AdditionalRtlFiles {}; # == default value.
