# Synchronous-FIFO-RTL-Verification
Parameterized Synchronous FIFO RTL Design with SystemVerilog Self-Checking Testbench and Scoreboard-Based Verification
