--------------------------------------------------------------------------------
Release 13.2 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml dirII_hazi.twx dirII_hazi.ncd -o dirII_hazi.twr
dirII_hazi.pcf -ucf labak.ucf

Design file:              dirII_hazi.ncd
Physical constraint file: dirII_hazi.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk50
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rst         |    4.037(R)|   -1.551(R)|clk50_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clk50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
digit<0>    |    9.013(R)|clk50_BUFGP       |   0.000|
digit<1>    |   10.619(R)|clk50_BUFGP       |   0.000|
digit<2>    |   10.552(R)|clk50_BUFGP       |   0.000|
digit<3>    |    9.467(R)|clk50_BUFGP       |   0.000|
seg<0>      |   13.823(R)|clk50_BUFGP       |   0.000|
seg<1>      |   13.245(R)|clk50_BUFGP       |   0.000|
seg<2>      |   13.072(R)|clk50_BUFGP       |   0.000|
seg<3>      |   12.677(R)|clk50_BUFGP       |   0.000|
seg<4>      |   12.853(R)|clk50_BUFGP       |   0.000|
seg<5>      |   12.107(R)|clk50_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    5.913|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov 17 16:09:03 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 85 MB



