Net  "XCLK"  Loc = "IO_SB_A8" | SCHMITT_TRIGGER=true;
Net  "XRES"  Loc = "IO_SB_B7" | PULLUP=true; # FPGA_BUT
Net  "UART_RXD"  Loc = "IO_SA_A6";
Net  "UART_TXD"  Loc = "IO_SA_B6";
