<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_6CAB02E0-C146-4F8A-9C0B-45845806AA83"><title>Memory Signals Design Guidelines</title><body><section id="SECTION_4958ADE2-E981-4EED-8E16-6FE17E6531A7"><p>It is recommended that DQ/ CLK/ DQS/ WCK/ CA signals are routed in inner layers, or the microstrip breakout trace length is required to be minimized as table below. An isolation ground guard ring is recommended on the surface layer between memory power plane and memory breakout signal routing. 
</p><table id="TABLE_4958ADE2-E981-4EED-8E16-6FE17E6531A7_1"><title>Memory Signals Microstrip Trace BO Length Requirement</title><tgroup cols="2"><thead><row><entry>Signal Types</entry><entry>Total Microstrip Breakout Length (mm)</entry></row></thead><tbody><row><entry><p>DQ</p></entry><entry><p>&lt;= 6.5</p></entry></row><row><entry><p>CLK, WCK, DQS, CA</p></entry><entry><p>&lt;= 9</p></entry></row></tbody></tgroup></table><p>* BI microstrip length should be â‰¤ 1.5 mm based on system dependency.</p></section></body></topic>