#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Apr 25 15:52:37 2024
# Process ID: 214852
# Current directory: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/system_wrapper.vdi
# Journal file: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2192.621 ; gain = 104.051 ; free physical = 8522 ; free virtual = 30226
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_adc_smooth_mossbauer_0_0/system_adc_smooth_mossbauer_0_0.dcp' for cell 'system_i/adc_smooth_mossbauer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp' for cell 'system_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0.dcp' for cell 'system_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0.dcp' for cell 'system_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0.dcp' for cell 'system_i/axis_red_pitaya_adc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_trigger_mossbauer_1_0/system_trigger_mossbauer_1_0.dcp' for cell 'system_i/back_skim'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_util_vector_logic_0_2/system_util_vector_logic_0_2.dcp' for cell 'system_i/backward_skim'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_c_counter_binary_0_0/system_c_counter_binary_0_0.dcp' for cell 'system_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_util_vector_logic_0_1/system_util_vector_logic_0_1.dcp' for cell 'system_i/forward_skim'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_trigger_mossbauer_0_4/system_trigger_mossbauer_0_4.dcp' for cell 'system_i/forward_skim_1'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_high_threshold_0_0/system_high_threshold_0_0.dcp' for cell 'system_i/high_threshold_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_low_threshold_0_0/system_low_threshold_0_0.dcp' for cell 'system_i/low_threshold_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_rising32_0_0/system_rising32_0_0.dcp' for cell 'system_i/rising32_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_rising_0_1/system_rising_0_1.dcp' for cell 'system_i/rising_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.dcp' for cell 'system_i/rst_ps7_0_125M'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_signal_split_0_0/system_signal_split_0_0.dcp' for cell 'system_i/signal_split_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_util_vector_logic_0_0/system_util_vector_logic_0_0.dcp' for cell 'system_i/skim'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_slow_clock_generator_0_0/system_slow_clock_generator_0_0.dcp' for cell 'system_i/slow_clock_generator_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.dcp' for cell 'system_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.dcp' for cell 'system_i/util_ds_buf_2'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2192.621 ; gain = 0.000 ; free physical = 8260 ; free virtual = 29964
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/util_ds_buf_1/U0'
Finished Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/util_ds_buf_1/U0'
Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/util_ds_buf_2/U0'
Finished Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/util_ds_buf_2/U0'
Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_board.xdc] for cell 'system_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_board.xdc] for cell 'system_i/rst_ps7_0_125M/U0'
Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.xdc] for cell 'system_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.xdc] for cell 'system_i/rst_ps7_0_125M/U0'
Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0_board.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_axi_gpio_2_0/system_axi_gpio_2_0.xdc] for cell 'system_i/axi_gpio_2/U0'
Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0_board.xdc] for cell 'system_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0_board.xdc] for cell 'system_i/axi_gpio_3/U0'
Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0.xdc] for cell 'system_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_axi_gpio_3_0/system_axi_gpio_3_0.xdc] for cell 'system_i/axi_gpio_3/U0'
Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[0]'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[1]'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[2]'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[3]'. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/ports.xdc]
Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/clocks.xdc]
Finished Parsing XDC File [/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/cfg/clocks.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2288.668 ; gain = 0.000 ; free physical = 8161 ; free virtual = 29865
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances

34 Infos, 37 Warnings, 31 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2288.668 ; gain = 96.047 ; free physical = 8161 ; free virtual = 29865
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2288.668 ; gain = 0.000 ; free physical = 8151 ; free virtual = 29855

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11c83899f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2474.582 ; gain = 185.914 ; free physical = 7785 ; free virtual = 29490

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 13 inverter(s) to 77 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 241e5876c

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2638.520 ; gain = 0.000 ; free physical = 7625 ; free virtual = 29329
INFO: [Opt 31-389] Phase Retarget created 34 cells and removed 45 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f2c18bfe

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2638.520 ; gain = 0.000 ; free physical = 7625 ; free virtual = 29329
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1165b23c1

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2638.520 ; gain = 0.000 ; free physical = 7624 ; free virtual = 29329
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 531 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_i/slow_clock_generator_0/inst/slow_clk_BUFG_inst to drive 103 load(s) on clock net system_i/slow_clock_generator_0/inst/slow_clk_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 141ccb761

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2638.520 ; gain = 0.000 ; free physical = 7624 ; free virtual = 29329
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b7f68f7b

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2638.520 ; gain = 0.000 ; free physical = 7624 ; free virtual = 29329
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ca547eb6

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2638.520 ; gain = 0.000 ; free physical = 7624 ; free virtual = 29329
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              34  |              45  |                                              0  |
|  Constant propagation         |               4  |               8  |                                              0  |
|  Sweep                        |               6  |             531  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2638.520 ; gain = 0.000 ; free physical = 7624 ; free virtual = 29329
Ending Logic Optimization Task | Checksum: 1c43099c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2638.520 ; gain = 0.000 ; free physical = 7624 ; free virtual = 29329

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c43099c4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2638.520 ; gain = 0.000 ; free physical = 7624 ; free virtual = 29329

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c43099c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.520 ; gain = 0.000 ; free physical = 7624 ; free virtual = 29329

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.520 ; gain = 0.000 ; free physical = 7624 ; free virtual = 29329
Ending Netlist Obfuscation Task | Checksum: 1c43099c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2638.520 ; gain = 0.000 ; free physical = 7624 ; free virtual = 29329
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 37 Warnings, 31 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2638.520 ; gain = 349.852 ; free physical = 7624 ; free virtual = 29329
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2678.539 ; gain = 0.000 ; free physical = 7620 ; free virtual = 29326
INFO: [Common 17-1381] The checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7590 ; free virtual = 29297
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1002902bf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7590 ; free virtual = 29297
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7590 ; free virtual = 29297

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b9985f8e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7579 ; free virtual = 29286

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ffd14511

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7590 ; free virtual = 29297

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ffd14511

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7590 ; free virtual = 29297
Phase 1 Placer Initialization | Checksum: ffd14511

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7590 ; free virtual = 29297

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1086b46f7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7590 ; free virtual = 29297

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 54 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 24 nets or cells. Created 0 new cell, deleted 24 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7578 ; free virtual = 29285

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             24  |                    24  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             24  |                    24  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 236a5e571

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7578 ; free virtual = 29285
Phase 2.2 Global Placement Core | Checksum: 1b9c5371c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7578 ; free virtual = 29285
Phase 2 Global Placement | Checksum: 1b9c5371c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7578 ; free virtual = 29285

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21306aea1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7578 ; free virtual = 29285

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2103b4e60

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7578 ; free virtual = 29284

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21e66d726

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7578 ; free virtual = 29284

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b4b08424

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7578 ; free virtual = 29284

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 184268f7b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7576 ; free virtual = 29283

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bfda6968

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7576 ; free virtual = 29283

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17595167e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7576 ; free virtual = 29283
Phase 3 Detail Placement | Checksum: 17595167e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7576 ; free virtual = 29283

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12fb06c07

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.014 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1765ff0c9

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7574 ; free virtual = 29281
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 18854983a

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7574 ; free virtual = 29281
Phase 4.1.1.1 BUFG Insertion | Checksum: 12fb06c07

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7574 ; free virtual = 29281
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.014. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13630cb22

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7574 ; free virtual = 29281
Phase 4.1 Post Commit Optimization | Checksum: 13630cb22

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7574 ; free virtual = 29281

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13630cb22

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7574 ; free virtual = 29281

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13630cb22

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7574 ; free virtual = 29281

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7574 ; free virtual = 29281
Phase 4.4 Final Placement Cleanup | Checksum: 1b6e039fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7574 ; free virtual = 29281
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b6e039fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7574 ; free virtual = 29281
Ending Placer Task | Checksum: 144fc7010

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7574 ; free virtual = 29281
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 37 Warnings, 31 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7574 ; free virtual = 29281
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7562 ; free virtual = 29275
INFO: [Common 17-1381] The checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7558 ; free virtual = 29267
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7562 ; free virtual = 29271
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7534 ; free virtual = 29243

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.014 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: d534943c

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7534 ; free virtual = 29243

Phase 2 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=2.014 | TNS=0.000 | WHS=-1.277 | THS=-66.160 |
INFO: [Physopt 32-45] Identified 219 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 145 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 145 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.989 | TNS=0.000 | WHS=-0.022 | THS=-0.058 |
Phase 2 Hold Fix Optimization | Checksum: d534943c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7534 ; free virtual = 29243
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7534 ; free virtual = 29243
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.989 | TNS=0.000 | WHS=-0.022 | THS=-0.058 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Single Cell Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          1.255  |         66.102  |         145  |          0  |             145  |           0  |           1  |  00:00:01  |
|  Total                      |          1.255  |         66.102  |         145  |          0  |             145  |           0  |           1  |  00:00:01  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7534 ; free virtual = 29243
Ending Physical Synthesis Task | Checksum: 28b09dcf2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7534 ; free virtual = 29243
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 37 Warnings, 31 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2742.570 ; gain = 0.000 ; free physical = 7527 ; free virtual = 29243
INFO: [Common 17-1381] The checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: d16b8515 ConstDB: 0 ShapeSum: e64ae1cb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d0bc5fcd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2817.633 ; gain = 16.008 ; free physical = 7468 ; free virtual = 29179
Post Restoration Checksum: NetGraph: c9082fd8 NumContArr: 7b42ff5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d0bc5fcd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2817.633 ; gain = 16.008 ; free physical = 7473 ; free virtual = 29185

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d0bc5fcd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2817.633 ; gain = 16.008 ; free physical = 7449 ; free virtual = 29161

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d0bc5fcd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2817.633 ; gain = 16.008 ; free physical = 7450 ; free virtual = 29161
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a85d555f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2817.633 ; gain = 16.008 ; free physical = 7436 ; free virtual = 29147
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.933  | TNS=0.000  | WHS=-0.144 | THS=-62.842|

Phase 2 Router Initialization | Checksum: 148de39a9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2817.633 ; gain = 16.008 ; free physical = 7436 ; free virtual = 29147

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0.000689338 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3354
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3354
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1639a1f22

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2817.633 ; gain = 16.008 ; free physical = 7436 ; free virtual = 29147

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 313
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.832  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a5003e44

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2817.633 ; gain = 16.008 ; free physical = 7435 ; free virtual = 29147
Phase 4 Rip-up And Reroute | Checksum: 1a5003e44

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2817.633 ; gain = 16.008 ; free physical = 7435 ; free virtual = 29147

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 180be97a0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2817.633 ; gain = 16.008 ; free physical = 7435 ; free virtual = 29147
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.832  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 180be97a0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2817.633 ; gain = 16.008 ; free physical = 7435 ; free virtual = 29147

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 180be97a0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2817.633 ; gain = 16.008 ; free physical = 7435 ; free virtual = 29147
Phase 5 Delay and Skew Optimization | Checksum: 180be97a0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2817.633 ; gain = 16.008 ; free physical = 7435 ; free virtual = 29147

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1473d9948

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2817.633 ; gain = 16.008 ; free physical = 7435 ; free virtual = 29147
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.832  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 140958d28

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2817.633 ; gain = 16.008 ; free physical = 7435 ; free virtual = 29147
Phase 6 Post Hold Fix | Checksum: 140958d28

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2817.633 ; gain = 16.008 ; free physical = 7435 ; free virtual = 29147

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.48733 %
  Global Horizontal Routing Utilization  = 1.8773 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17b621631

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2817.633 ; gain = 16.008 ; free physical = 7435 ; free virtual = 29146

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17b621631

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2817.633 ; gain = 16.008 ; free physical = 7435 ; free virtual = 29146

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ba1dc7ed

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2817.633 ; gain = 16.008 ; free physical = 7435 ; free virtual = 29146

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.832  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: dbd17fa9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2817.633 ; gain = 16.008 ; free physical = 7433 ; free virtual = 29145
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2817.633 ; gain = 16.008 ; free physical = 7489 ; free virtual = 29200

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 37 Warnings, 31 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2817.633 ; gain = 75.062 ; free physical = 7489 ; free virtual = 29200
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2817.633 ; gain = 0.000 ; free physical = 7477 ; free virtual = 29196
INFO: [Common 17-1381] The checkpoint '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/DEV/tmp/freq/freq.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
137 Infos, 37 Warnings, 31 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
156 Infos, 37 Warnings, 31 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 3108.641 ; gain = 192.559 ; free physical = 7442 ; free virtual = 29161
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 15:54:17 2024...
