{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610443309874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610443309881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 12 03:21:49 2021 " "Processing started: Tue Jan 12 03:21:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610443309881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443309881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocesador -c microprocesador " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocesador -c microprocesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443309881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1610443310285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1610443310285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gen25MHz-behavior " "Found design unit 1: Gen25MHz-behavior" {  } { { "Gen25MHz.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/Gen25MHz.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318597 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gen25MHz " "Found entity 1: Gen25MHz" {  } { { "Gen25MHz.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/Gen25MHz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/vga_controller.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318599 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/vga_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interpreteroperador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interpreteroperador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interpreterOperador-behavior " "Found design unit 1: interpreterOperador-behavior" {  } { { "interpreterOperador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/interpreterOperador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318601 ""} { "Info" "ISGN_ENTITY_NAME" "1 interpreterOperador " "Found entity 1: interpreterOperador" {  } { { "interpreterOperador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/interpreterOperador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator_OP-behavior " "Found design unit 1: hw_image_generator_OP-behavior" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318603 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator_OP " "Found entity 1: hw_image_generator_OP" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318604 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-behavioral " "Found design unit 1: VGA-behavioral" {  } { { "VGA.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/VGA.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318606 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/VGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1ALU-arq " "Found design unit 1: mux2x1ALU-arq" {  } { { "mux2x1ALU.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/mux2x1ALU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318608 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1ALU " "Found entity 1: mux2x1ALU" {  } { { "mux2x1ALU.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/mux2x1ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2x7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2x7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2x7seg-arq " "Found design unit 1: bcd2x7seg-arq" {  } { { "bcd2x7seg.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/bcd2x7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318609 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2x7seg " "Found entity 1: bcd2x7seg" {  } { { "bcd2x7seg.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/bcd2x7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum3bit-arq " "Found design unit 1: sum3bit-arq" {  } { { "sum3bit.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/sum3bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318611 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum3bit " "Found entity 1: sum3bit" {  } { { "sum3bit.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/sum3bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1au.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1au.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1AU-arq " "Found design unit 1: mux4x1AU-arq" {  } { { "mux4x1AU.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/mux4x1AU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318612 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1AU " "Found entity 1: mux4x1AU" {  } { { "mux4x1AU.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/mux4x1AU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7seg-arq " "Found design unit 1: bcd7seg-arq" {  } { { "bcd7seg.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/bcd7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318614 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "bcd7seg.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/bcd7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-behavior " "Found design unit 1: ram-behavior" {  } { { "ram.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318615 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ul-arq " "Found design unit 1: ul-arq" {  } { { "ul.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ul.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318617 ""} { "Info" "ISGN_ENTITY_NAME" "1 ul " "Found entity 1: ul" {  } { { "ul.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ul.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ua.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ua-arq " "Found design unit 1: ua-arq" {  } { { "ua.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ua.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318620 ""} { "Info" "ISGN_ENTITY_NAME" "1 ua " "Found entity 1: ua" {  } { { "ua.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ua.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arq " "Found design unit 1: alu-arq" {  } { { "alu.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318622 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romdatos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romdatos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romDatos-behavior " "Found design unit 1: romDatos-behavior" {  } { { "romDatos.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/romDatos.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318625 ""} { "Info" "ISGN_ENTITY_NAME" "1 romDatos " "Found entity 1: romDatos" {  } { { "romDatos.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/romDatos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojlento-behavior " "Found design unit 1: relojlento-behavior" {  } { { "relojlento.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/relojlento.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318627 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojlento " "Found entity 1: relojlento" {  } { { "relojlento.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/relojlento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-behavior " "Found design unit 1: contador-behavior" {  } { { "contador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/contador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318628 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/contador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetchrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetchRom-behavior " "Found design unit 1: fetchRom-behavior" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318630 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetchRom " "Found entity 1: fetchRom" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-behavior " "Found design unit 1: fetch-behavior" {  } { { "fetch.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetch.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318632 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behavior " "Found design unit 1: decoder-behavior" {  } { { "decoder.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318633 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocesador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocesador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microprocesador-behavior " "Found design unit 1: microprocesador-behavior" {  } { { "microprocesador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318635 ""} { "Info" "ISGN_ENTITY_NAME" "1 microprocesador " "Found entity 1: microprocesador" {  } { { "microprocesador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-behavior " "Found design unit 1: top-behavior" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318636 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGs-behavior " "Found design unit 1: REGs-behavior" {  } { { "REGs.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/REGs.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318638 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGs " "Found entity 1: REGs" {  } { { "REGs.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/REGs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavior " "Found design unit 1: control-behavior" {  } { { "control.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318639 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610443318639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1610443318682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "microprocesador microprocesador:Mircoprocesador A:behavior " "Elaborating entity \"microprocesador\" using architecture \"A:behavior\" for hierarchy \"microprocesador:Mircoprocesador\"" {  } { { "top.vhd" "Mircoprocesador" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318684 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sbits microprocesador.vhd(11) " "VHDL Signal Declaration warning at microprocesador.vhd(11): used implicit default value for signal \"sbits\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "microprocesador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1610443318684 "|top|microprocesador:Mircoprocesador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout microprocesador.vhd(22) " "Verilog HDL or VHDL warning at microprocesador.vhd(22): object \"cout\" assigned a value but never read" {  } { { "microprocesador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610443318685 "|top|microprocesador:Mircoprocesador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slowClk microprocesador.vhd(32) " "Verilog HDL or VHDL warning at microprocesador.vhd(32): object \"slowClk\" assigned a value but never read" {  } { { "microprocesador.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1610443318685 "|top|microprocesador:Mircoprocesador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fetch microprocesador:Mircoprocesador\|fetch:Fetch A:behavior " "Elaborating entity \"fetch\" using architecture \"A:behavior\" for hierarchy \"microprocesador:Mircoprocesador\|fetch:Fetch\"" {  } { { "microprocesador.vhd" "Fetch" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "relojlento microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1 A:behavior " "Elaborating entity \"relojlento\" using architecture \"A:behavior\" for hierarchy \"microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\"" {  } { { "fetch.vhd" "u1" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetch.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "contador microprocesador:Mircoprocesador\|fetch:Fetch\|contador:u2 A:behavior " "Elaborating entity \"contador\" using architecture \"A:behavior\" for hierarchy \"microprocesador:Mircoprocesador\|fetch:Fetch\|contador:u2\"" {  } { { "fetch.vhd" "u2" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetch.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fetchRom microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3 A:behavior " "Elaborating entity \"fetchRom\" using architecture \"A:behavior\" for hierarchy \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\"" {  } { { "fetch.vhd" "u3" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetch.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318688 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_rom fetchRom.vhd(17) " "VHDL Signal Declaration warning at fetchRom.vhd(17): used implicit default value for signal \"mem_rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1610443318688 "|fetch|fetchRom:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_rom fetchRom.vhd(26) " "VHDL Process Statement warning at fetchRom.vhd(26): signal \"mem_rom\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318689 "|fetch|fetchRom:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "decoder microprocesador:Mircoprocesador\|decoder:Decoder A:behavior " "Elaborating entity \"decoder\" using architecture \"A:behavior\" for hierarchy \"microprocesador:Mircoprocesador\|decoder:Decoder\"" {  } { { "microprocesador.vhd" "Decoder" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "control microprocesador:Mircoprocesador\|control:control A:behavior " "Elaborating entity \"control\" using architecture \"A:behavior\" for hierarchy \"microprocesador:Mircoprocesador\|control:control\"" {  } { { "microprocesador.vhd" "control" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "alu microprocesador:Mircoprocesador\|alu:Alu A:arq " "Elaborating entity \"alu\" using architecture \"A:arq\" for hierarchy \"microprocesador:Mircoprocesador\|alu:Alu\"" {  } { { "microprocesador.vhd" "Alu" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 52 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318709 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_salALU alu.vhd(41) " "VHDL Process Statement warning at alu.vhd(41): signal \"s_salALU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/alu.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318709 "|microprocesador|alu:Alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_salALU alu.vhd(44) " "VHDL Process Statement warning at alu.vhd(44): signal \"s_salALU\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/alu.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318709 "|microprocesador|alu:Alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ua microprocesador:Mircoprocesador\|alu:Alu\|ua:ua1 A:arq " "Elaborating entity \"ua\" using architecture \"A:arq\" for hierarchy \"microprocesador:Mircoprocesador\|alu:Alu\|ua:ua1\"" {  } { { "alu.vhd" "ua1" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/alu.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux4x1AU microprocesador:Mircoprocesador\|alu:Alu\|ua:ua1\|mux4x1AU:u1 A:arq " "Elaborating entity \"mux4x1AU\" using architecture \"A:arq\" for hierarchy \"microprocesador:Mircoprocesador\|alu:Alu\|ua:ua1\|mux4x1AU:u1\"" {  } { { "ua.vhd" "u1" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ua.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sum3bit microprocesador:Mircoprocesador\|alu:Alu\|ua:ua1\|sum3bit:u2 A:arq " "Elaborating entity \"sum3bit\" using architecture \"A:arq\" for hierarchy \"microprocesador:Mircoprocesador\|alu:Alu\|ua:ua1\|sum3bit:u2\"" {  } { { "ua.vhd" "u2" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ua.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ul microprocesador:Mircoprocesador\|alu:Alu\|ul:ul1 A:arq " "Elaborating entity \"ul\" using architecture \"A:arq\" for hierarchy \"microprocesador:Mircoprocesador\|alu:Alu\|ul:ul1\"" {  } { { "alu.vhd" "ul1" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/alu.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux2x1ALU microprocesador:Mircoprocesador\|alu:Alu\|mux2x1ALU:muxalu A:arq " "Elaborating entity \"mux2x1ALU\" using architecture \"A:arq\" for hierarchy \"microprocesador:Mircoprocesador\|alu:Alu\|mux2x1ALU:muxalu\"" {  } { { "alu.vhd" "muxalu" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/alu.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bcd2x7seg microprocesador:Mircoprocesador\|alu:Alu\|bcd2x7seg:alu7seg A:arq " "Elaborating entity \"bcd2x7seg\" using architecture \"A:arq\" for hierarchy \"microprocesador:Mircoprocesador\|alu:Alu\|bcd2x7seg:alu7seg\"" {  } { { "alu.vhd" "alu7seg" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/alu.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "REGs microprocesador:Mircoprocesador\|REGs:registers A:behavior " "Elaborating entity \"REGs\" using architecture \"A:behavior\" for hierarchy \"microprocesador:Mircoprocesador\|REGs:registers\"" {  } { { "microprocesador.vhd" "registers" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 58 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318716 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrEn REGs.vhd(28) " "VHDL Process Statement warning at REGs.vhd(28): signal \"wrEn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REGs.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/REGs.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318716 "|top|microprocesador:Mircoprocesador|REGs:registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ram microprocesador:Mircoprocesador\|ram:memoria A:behavior " "Elaborating entity \"ram\" using architecture \"A:behavior\" for hierarchy \"microprocesador:Mircoprocesador\|ram:memoria\"" {  } { { "microprocesador.vhd" "memoria" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318717 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wrEn ram.vhd(30) " "VHDL Process Statement warning at ram.vhd(30): signal \"wrEn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ram.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318717 "|top|microprocesador:Mircoprocesador|ram:memoriaA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bcd7seg microprocesador:Mircoprocesador\|bcd7seg:numA A:arq " "Elaborating entity \"bcd7seg\" using architecture \"A:arq\" for hierarchy \"microprocesador:Mircoprocesador\|bcd7seg:numA\"" {  } { { "microprocesador.vhd" "numA" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/microprocesador.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "VGA VGA:salVGA A:behavioral " "Elaborating entity \"VGA\" using architecture \"A:behavioral\" for hierarchy \"VGA:salVGA\"" {  } { { "top.vhd" "salVGA" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Gen25MHz VGA:salVGA\|Gen25MHz:VGAclk A:behavior " "Elaborating entity \"Gen25MHz\" using architecture \"A:behavior\" for hierarchy \"VGA:salVGA\|Gen25MHz:VGAclk\"" {  } { { "VGA.vhd" "VGAclk" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/VGA.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_controller VGA:salVGA\|vga_controller:controllerVGA A:behavior " "Elaborating entity \"vga_controller\" using architecture \"A:behavior\" for hierarchy \"VGA:salVGA\|vga_controller:controllerVGA\"" {  } { { "VGA.vhd" "controllerVGA" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/VGA.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "interpreterOperador VGA:salVGA\|interpreterOperador:operador A:behavior " "Elaborating entity \"interpreterOperador\" using architecture \"A:behavior\" for hierarchy \"VGA:salVGA\|interpreterOperador:operador\"" {  } { { "VGA.vhd" "operador" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/VGA.vhd" 53 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "hw_image_generator VGA:salVGA\|hw_image_generator:displayA A:behavior " "Elaborating entity \"hw_image_generator\" using architecture \"A:behavior\" for hierarchy \"VGA:salVGA\|hw_image_generator:displayA\"" {  } { { "VGA.vhd" "displayA" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/VGA.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318725 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "aSeg hw_image_generator.vhd(44) " "VHDL Signal Declaration warning at hw_image_generator.vhd(44): used explicit default value for signal \"aSeg\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1610443318727 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lSeg hw_image_generator.vhd(45) " "VHDL Signal Declaration warning at hw_image_generator.vhd(45): used explicit default value for signal \"lSeg\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1610443318727 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "opcty hw_image_generator.vhd(47) " "VHDL Signal Declaration warning at hw_image_generator.vhd(47): used explicit default value for signal \"opcty\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1610443318727 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(59) " "VHDL Process Statement warning at hw_image_generator.vhd(59): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318727 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(59) " "VHDL Process Statement warning at hw_image_generator.vhd(59): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318727 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(59) " "VHDL Process Statement warning at hw_image_generator.vhd(59): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318727 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(59) " "VHDL Process Statement warning at hw_image_generator.vhd(59): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318727 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(59) " "VHDL Process Statement warning at hw_image_generator.vhd(59): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318727 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(63) " "VHDL Process Statement warning at hw_image_generator.vhd(63): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318727 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(63) " "VHDL Process Statement warning at hw_image_generator.vhd(63): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318727 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(63) " "VHDL Process Statement warning at hw_image_generator.vhd(63): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318727 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(63) " "VHDL Process Statement warning at hw_image_generator.vhd(63): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318727 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(63) " "VHDL Process Statement warning at hw_image_generator.vhd(63): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318727 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator.vhd(64) " "VHDL Process Statement warning at hw_image_generator.vhd(64): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318727 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(67) " "VHDL Process Statement warning at hw_image_generator.vhd(67): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318727 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(67) " "VHDL Process Statement warning at hw_image_generator.vhd(67): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318727 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(67) " "VHDL Process Statement warning at hw_image_generator.vhd(67): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318727 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(67) " "VHDL Process Statement warning at hw_image_generator.vhd(67): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318727 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(67) " "VHDL Process Statement warning at hw_image_generator.vhd(67): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318727 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(71) " "VHDL Process Statement warning at hw_image_generator.vhd(71): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(71) " "VHDL Process Statement warning at hw_image_generator.vhd(71): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(71) " "VHDL Process Statement warning at hw_image_generator.vhd(71): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(71) " "VHDL Process Statement warning at hw_image_generator.vhd(71): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(71) " "VHDL Process Statement warning at hw_image_generator.vhd(71): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator.vhd(72) " "VHDL Process Statement warning at hw_image_generator.vhd(72): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(75) " "VHDL Process Statement warning at hw_image_generator.vhd(75): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(75) " "VHDL Process Statement warning at hw_image_generator.vhd(75): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(75) " "VHDL Process Statement warning at hw_image_generator.vhd(75): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(75) " "VHDL Process Statement warning at hw_image_generator.vhd(75): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(75) " "VHDL Process Statement warning at hw_image_generator.vhd(75): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(79) " "VHDL Process Statement warning at hw_image_generator.vhd(79): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(79) " "VHDL Process Statement warning at hw_image_generator.vhd(79): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(79) " "VHDL Process Statement warning at hw_image_generator.vhd(79): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(79) " "VHDL Process Statement warning at hw_image_generator.vhd(79): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(79) " "VHDL Process Statement warning at hw_image_generator.vhd(79): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator.vhd(80) " "VHDL Process Statement warning at hw_image_generator.vhd(80): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(83) " "VHDL Process Statement warning at hw_image_generator.vhd(83): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(83) " "VHDL Process Statement warning at hw_image_generator.vhd(83): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(83) " "VHDL Process Statement warning at hw_image_generator.vhd(83): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(83) " "VHDL Process Statement warning at hw_image_generator.vhd(83): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(83) " "VHDL Process Statement warning at hw_image_generator.vhd(83): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(87) " "VHDL Process Statement warning at hw_image_generator.vhd(87): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(87) " "VHDL Process Statement warning at hw_image_generator.vhd(87): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(87) " "VHDL Process Statement warning at hw_image_generator.vhd(87): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318728 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(87) " "VHDL Process Statement warning at hw_image_generator.vhd(87): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(87) " "VHDL Process Statement warning at hw_image_generator.vhd(87): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator.vhd(88) " "VHDL Process Statement warning at hw_image_generator.vhd(88): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(91) " "VHDL Process Statement warning at hw_image_generator.vhd(91): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(91) " "VHDL Process Statement warning at hw_image_generator.vhd(91): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(91) " "VHDL Process Statement warning at hw_image_generator.vhd(91): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(91) " "VHDL Process Statement warning at hw_image_generator.vhd(91): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(91) " "VHDL Process Statement warning at hw_image_generator.vhd(91): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(95) " "VHDL Process Statement warning at hw_image_generator.vhd(95): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(95) " "VHDL Process Statement warning at hw_image_generator.vhd(95): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(95) " "VHDL Process Statement warning at hw_image_generator.vhd(95): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(95) " "VHDL Process Statement warning at hw_image_generator.vhd(95): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(95) " "VHDL Process Statement warning at hw_image_generator.vhd(95): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator.vhd(96) " "VHDL Process Statement warning at hw_image_generator.vhd(96): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(99) " "VHDL Process Statement warning at hw_image_generator.vhd(99): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(99) " "VHDL Process Statement warning at hw_image_generator.vhd(99): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(99) " "VHDL Process Statement warning at hw_image_generator.vhd(99): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(99) " "VHDL Process Statement warning at hw_image_generator.vhd(99): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(99) " "VHDL Process Statement warning at hw_image_generator.vhd(99): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(103) " "VHDL Process Statement warning at hw_image_generator.vhd(103): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(103) " "VHDL Process Statement warning at hw_image_generator.vhd(103): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(103) " "VHDL Process Statement warning at hw_image_generator.vhd(103): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(103) " "VHDL Process Statement warning at hw_image_generator.vhd(103): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(103) " "VHDL Process Statement warning at hw_image_generator.vhd(103): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator.vhd(104) " "VHDL Process Statement warning at hw_image_generator.vhd(104): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(107) " "VHDL Process Statement warning at hw_image_generator.vhd(107): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(107) " "VHDL Process Statement warning at hw_image_generator.vhd(107): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318729 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(107) " "VHDL Process Statement warning at hw_image_generator.vhd(107): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(107) " "VHDL Process Statement warning at hw_image_generator.vhd(107): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(107) " "VHDL Process Statement warning at hw_image_generator.vhd(107): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator.vhd(111) " "VHDL Process Statement warning at hw_image_generator.vhd(111): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aSeg hw_image_generator.vhd(111) " "VHDL Process Statement warning at hw_image_generator.vhd(111): signal \"aSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator.vhd(111) " "VHDL Process Statement warning at hw_image_generator.vhd(111): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lSeg hw_image_generator.vhd(111) " "VHDL Process Statement warning at hw_image_generator.vhd(111): signal \"lSeg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d7s hw_image_generator.vhd(111) " "VHDL Process Statement warning at hw_image_generator.vhd(111): signal \"d7s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator.vhd(112) " "VHDL Process Statement warning at hw_image_generator.vhd(112): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red hw_image_generator.vhd(50) " "VHDL Process Statement warning at hw_image_generator.vhd(50): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green hw_image_generator.vhd(50) " "VHDL Process Statement warning at hw_image_generator.vhd(50): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue hw_image_generator.vhd(50) " "VHDL Process Statement warning at hw_image_generator.vhd(50): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] hw_image_generator.vhd(50) " "Inferred latch for \"blue\[0\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] hw_image_generator.vhd(50) " "Inferred latch for \"blue\[1\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] hw_image_generator.vhd(50) " "Inferred latch for \"blue\[2\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] hw_image_generator.vhd(50) " "Inferred latch for \"blue\[3\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] hw_image_generator.vhd(50) " "Inferred latch for \"green\[0\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] hw_image_generator.vhd(50) " "Inferred latch for \"green\[1\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] hw_image_generator.vhd(50) " "Inferred latch for \"green\[2\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] hw_image_generator.vhd(50) " "Inferred latch for \"green\[3\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] hw_image_generator.vhd(50) " "Inferred latch for \"red\[0\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] hw_image_generator.vhd(50) " "Inferred latch for \"red\[1\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] hw_image_generator.vhd(50) " "Inferred latch for \"red\[2\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] hw_image_generator.vhd(50) " "Inferred latch for \"red\[3\]\" at hw_image_generator.vhd(50)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318730 "|top|VGA:salVGA|hw_image_generator:displayA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "hw_image_generator_OP VGA:salVGA\|hw_image_generator_OP:displayOp1 A:behavior " "Elaborating entity \"hw_image_generator_OP\" using architecture \"A:behavior\" for hierarchy \"VGA:salVGA\|hw_image_generator_OP:displayOp1\"" {  } { { "VGA.vhd" "displayOp1" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/VGA.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443318732 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "opcty hw_image_generator_OP.vhd(44) " "VHDL Signal Declaration warning at hw_image_generator_OP.vhd(44): used explicit default value for signal \"opcty\" because signal was never assigned a value" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1610443318734 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opDis hw_image_generator_OP.vhd(56) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(56): signal \"opDis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318734 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(56) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(56): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318734 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(56) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(56): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318734 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opDis hw_image_generator_OP.vhd(62) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(62): signal \"opDis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318734 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(62) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(62): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318734 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(62) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(62): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318734 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opDis hw_image_generator_OP.vhd(68) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(68): signal \"opDis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318734 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(68) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(68): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318734 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(68) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(68): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318734 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(69) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(69): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318734 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(69) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(69): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318734 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opDis hw_image_generator_OP.vhd(75) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(75): signal \"opDis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318734 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(75) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(75): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318734 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(75) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(75): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318734 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(76) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(76): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318734 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(76) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(76): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318734 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opDis hw_image_generator_OP.vhd(81) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(81): signal \"opDis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318734 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(81) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(81): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318734 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(81) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(81): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318734 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(82) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(82): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(82) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(82): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opDis hw_image_generator_OP.vhd(87) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(87): signal \"opDis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(87) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(87): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(87) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(87): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opDis hw_image_generator_OP.vhd(93) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(93): signal \"opDis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(93) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(93): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(93) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(93): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator_OP.vhd(94) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(94): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opDis hw_image_generator_OP.vhd(98) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(98): signal \"opDis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(98) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(98): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(98) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(98): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator_OP.vhd(99) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(99): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opDis hw_image_generator_OP.vhd(103) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(103): signal \"opDis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(103) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(103): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(103) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(103): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(104) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(104): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(104) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(104): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator_OP.vhd(105) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(105): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opDis hw_image_generator_OP.vhd(109) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(109): signal \"opDis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(109) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(109): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(109) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(109): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(110) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(110): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(110) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(110): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator_OP.vhd(111) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(111): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opDis hw_image_generator_OP.vhd(115) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(115): signal \"opDis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivR hw_image_generator_OP.vhd(115) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(115): signal \"pivR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pivC hw_image_generator_OP.vhd(115) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(115): signal \"pivC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318735 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcty hw_image_generator_OP.vhd(116) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(116): signal \"opcty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1610443318736 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red hw_image_generator_OP.vhd(47) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(47): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1610443318736 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green hw_image_generator_OP.vhd(47) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(47): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1610443318736 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue hw_image_generator_OP.vhd(47) " "VHDL Process Statement warning at hw_image_generator_OP.vhd(47): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1610443318736 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"blue\[0\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318736 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"blue\[1\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318736 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"blue\[2\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318736 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"blue\[3\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318736 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"green\[0\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318736 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"green\[1\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318736 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"green\[2\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318736 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"green\[3\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318736 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"red\[0\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318736 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"red\[1\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318736 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"red\[2\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318736 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] hw_image_generator_OP.vhd(47) " "Inferred latch for \"red\[3\]\" at hw_image_generator_OP.vhd(47)" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443318736 "|top|VGA:salVGA|hw_image_generator_OP:displayOp1"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[0\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[0\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610443319104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[1\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[1\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610443319104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[2\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[2\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610443319104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[3\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[3\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610443319104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[4\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[4\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610443319104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[5\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[5\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610443319104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[6\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[6\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610443319104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[7\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[7\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610443319104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[8\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[8\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610443319104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[9\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[9\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610443319104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[10\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[10\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610443319104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[11\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[11\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610443319104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[12\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[12\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610443319104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[13\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[13\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610443319104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[14\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[14\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610443319104 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[15\] " "Converted tri-state buffer \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|bus_datos\[15\]\" feeding internal logic into a wire" {  } { { "fetchRom.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1610443319104 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1610443319104 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|mem_rom " "RAM logic \"microprocesador:Mircoprocesador\|fetch:Fetch\|fetchRom:u3\|mem_rom\" is uninferred because MIF is not supported for the selected family" {  } { { "fetchRom.vhd" "mem_rom" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/fetchRom.vhd" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1610443319253 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "microprocesador:Mircoprocesador\|REGs:registers\|memory " "RAM logic \"microprocesador:Mircoprocesador\|REGs:registers\|memory\" is uninferred due to inappropriate RAM size" {  } { { "REGs.vhd" "memory" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/REGs.vhd" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1610443319253 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "microprocesador:Mircoprocesador\|ram:memoria\|memory " "RAM logic \"microprocesador:Mircoprocesador\|ram:memoria\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "ram.vhd" "memory" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/ram.vhd" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1610443319253 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1610443319253 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayA\|red\[3\] VGA:salVGA\|hw_image_generator:displayA\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayA\|red\[3\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayA\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610443319761 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayA\|red\[2\] VGA:salVGA\|hw_image_generator:displayA\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayA\|red\[2\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayA\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610443319761 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayB\|red\[3\] VGA:salVGA\|hw_image_generator:displayB\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayB\|red\[3\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayB\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610443319761 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayB\|red\[2\] VGA:salVGA\|hw_image_generator:displayB\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayB\|red\[2\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayB\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610443319761 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator_OP:displayOp1\|red\[3\] VGA:salVGA\|hw_image_generator_OP:displayOp1\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayOp1\|red\[3\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayOp1\|red\[1\]\"" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610443319761 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator_OP:displayOp1\|red\[2\] VGA:salVGA\|hw_image_generator_OP:displayOp1\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayOp1\|red\[2\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayOp1\|red\[1\]\"" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610443319761 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator_OP:displayOp2\|red\[3\] VGA:salVGA\|hw_image_generator_OP:displayOp2\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayOp2\|red\[3\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayOp2\|red\[1\]\"" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610443319761 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator_OP:displayOp2\|red\[2\] VGA:salVGA\|hw_image_generator_OP:displayOp2\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayOp2\|red\[2\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayOp2\|red\[1\]\"" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610443319761 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayR1\|red\[3\] VGA:salVGA\|hw_image_generator:displayR1\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayR1\|red\[3\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayR1\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610443319761 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayR1\|red\[2\] VGA:salVGA\|hw_image_generator:displayR1\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayR1\|red\[2\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayR1\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610443319761 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayR0\|red\[3\] VGA:salVGA\|hw_image_generator:displayR0\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayR0\|red\[3\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayR0\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610443319761 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayR0\|red\[2\] VGA:salVGA\|hw_image_generator:displayR0\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayR0\|red\[2\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayR0\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610443319761 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator_OP:displayIgual\|red\[3\] VGA:salVGA\|hw_image_generator_OP:displayIgual\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayIgual\|red\[3\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayIgual\|red\[1\]\"" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610443319761 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator_OP:displayIgual\|red\[2\] VGA:salVGA\|hw_image_generator_OP:displayIgual\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayIgual\|red\[2\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator_OP:displayIgual\|red\[1\]\"" {  } { { "hw_image_generator_OP.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator_OP.vhd" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610443319761 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayInstruccion0\|red\[3\] VGA:salVGA\|hw_image_generator:displayInstruccion0\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayInstruccion0\|red\[3\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayInstruccion0\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610443319761 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayInstruccion0\|red\[2\] VGA:salVGA\|hw_image_generator:displayInstruccion0\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayInstruccion0\|red\[2\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayInstruccion0\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610443319761 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayInstruccion1\|red\[3\] VGA:salVGA\|hw_image_generator:displayInstruccion1\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayInstruccion1\|red\[3\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayInstruccion1\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610443319761 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "VGA:salVGA\|hw_image_generator:displayInstruccion1\|red\[2\] VGA:salVGA\|hw_image_generator:displayInstruccion1\|red\[1\] " "Duplicate LATCH primitive \"VGA:salVGA\|hw_image_generator:displayInstruccion1\|red\[2\]\" merged with LATCH primitive \"VGA:salVGA\|hw_image_generator:displayInstruccion1\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/hw_image_generator.vhd" 50 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1610443319761 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1610443319761 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] GND " "Pin \"G\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610443320178 "|top|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[1\] GND " "Pin \"G\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610443320178 "|top|G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[2\] GND " "Pin \"G\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610443320178 "|top|G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[3\] GND " "Pin \"G\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610443320178 "|top|G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610443320178 "|top|B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610443320178 "|top|B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[2\] GND " "Pin \"B\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610443320178 "|top|B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[3\] GND " "Pin \"B\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610443320178 "|top|B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salbits\[0\] GND " "Pin \"salbits\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610443320178 "|top|salbits[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salbits\[1\] GND " "Pin \"salbits\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610443320178 "|top|salbits[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "salbits\[2\] GND " "Pin \"salbits\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1610443320178 "|top|salbits[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1610443320178 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1610443320248 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1610443321663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1610443321663 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cs " "No output dependent on input pin \"cs\"" {  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1610443321783 "|top|cs"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1610443321783 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "606 " "Implemented 606 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1610443321783 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1610443321783 ""} { "Info" "ICUT_CUT_TM_LCELLS" "586 " "Implemented 586 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1610443321783 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1610443321783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 176 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 176 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610443321836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 12 03:22:01 2021 " "Processing ended: Tue Jan 12 03:22:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610443321836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610443321836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610443321836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1610443321836 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1610443323120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610443323127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 12 03:22:02 2021 " "Processing started: Tue Jan 12 03:22:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610443323127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1610443323127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off microprocesador -c microprocesador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off microprocesador -c microprocesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1610443323127 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1610443323244 ""}
{ "Info" "0" "" "Project  = microprocesador" {  } {  } 0 0 "Project  = microprocesador" 0 0 "Fitter" 0 0 1610443323245 ""}
{ "Info" "0" "" "Revision = microprocesador" {  } {  } 0 0 "Revision = microprocesador" 0 0 "Fitter" 0 0 1610443323245 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1610443323364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1610443323365 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "microprocesador 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"microprocesador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1610443323375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1610443323416 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1610443323416 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1610443323640 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1610443323647 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1610443323782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1610443323782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1610443323782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1610443323782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1610443323782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1610443323782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1610443323782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1610443323782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1610443323782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1610443323782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1610443323782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1610443323782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1610443323782 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1610443323782 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/Desktop/VLSI/Proyecto05/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1610443323786 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/Desktop/VLSI/Proyecto05/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1610443323786 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/Desktop/VLSI/Proyecto05/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1610443323786 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/Desktop/VLSI/Proyecto05/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1610443323786 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/Desktop/VLSI/Proyecto05/" { { 0 { 0 ""} 0 915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1610443323786 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/Desktop/VLSI/Proyecto05/" { { 0 { 0 ""} 0 917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1610443323786 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/Desktop/VLSI/Proyecto05/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1610443323786 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/Desktop/VLSI/Proyecto05/" { { 0 { 0 ""} 0 921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1610443323786 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1610443323786 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1610443323786 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1610443323786 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1610443323786 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1610443323787 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1610443323787 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1610443324486 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "microprocesador.sdc " "Synopsys Design Constraints File file not found: 'microprocesador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1610443324487 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1610443324487 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1610443324493 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1610443324493 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1610443324494 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1610443324532 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microprocesador:Mircoprocesador\|REGs:registers\|memory~62 " "Destination node microprocesador:Mircoprocesador\|REGs:registers\|memory~62" {  } { { "REGs.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/REGs.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/Desktop/VLSI/Proyecto05/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610443324532 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microprocesador:Mircoprocesador\|REGs:registers\|memory~64 " "Destination node microprocesador:Mircoprocesador\|REGs:registers\|memory~64" {  } { { "REGs.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/REGs.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/Desktop/VLSI/Proyecto05/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610443324532 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microprocesador:Mircoprocesador\|comb~0 " "Destination node microprocesador:Mircoprocesador\|comb~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/carlo/Desktop/VLSI/Proyecto05/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610443324532 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microprocesador:Mircoprocesador\|REGs:registers\|memory~70 " "Destination node microprocesador:Mircoprocesador\|REGs:registers\|memory~70" {  } { { "REGs.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/REGs.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/Desktop/VLSI/Proyecto05/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610443324532 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microprocesador:Mircoprocesador\|REGs:registers\|memory~71 " "Destination node microprocesador:Mircoprocesador\|REGs:registers\|memory~71" {  } { { "REGs.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/REGs.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/Desktop/VLSI/Proyecto05/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610443324532 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microprocesador:Mircoprocesador\|comb~1 " "Destination node microprocesador:Mircoprocesador\|comb~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/carlo/Desktop/VLSI/Proyecto05/" { { 0 { 0 ""} 0 818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610443324532 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1610443324532 ""}  } { { "top.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/top.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/Desktop/VLSI/Proyecto05/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610443324532 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0  " "Automatically promoted node VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1610443324533 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~0 " "Destination node VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~0" {  } { { "Gen25MHz.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/Gen25MHz.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/Desktop/VLSI/Proyecto05/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610443324533 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1610443324533 ""}  } { { "Gen25MHz.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/Gen25MHz.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/Desktop/VLSI/Proyecto05/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610443324533 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA:salVGA\|vga_controller:controllerVGA\|disp_ena  " "Automatically promoted node VGA:salVGA\|vga_controller:controllerVGA\|disp_ena " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1610443324533 ""}  } { { "vga_controller.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/vga_controller.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/Desktop/VLSI/Proyecto05/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610443324533 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led  " "Automatically promoted node microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1610443324533 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led~0 " "Destination node microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led~0" {  } { { "relojlento.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/relojlento.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/Desktop/VLSI/Proyecto05/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1610443324533 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1610443324533 ""}  } { { "relojlento.vhd" "" { Text "C:/Users/carlo/Desktop/VLSI/Proyecto05/relojlento.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/carlo/Desktop/VLSI/Proyecto05/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610443324533 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1610443324927 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1610443324928 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1610443324928 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1610443324929 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1610443324930 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1610443324931 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1610443324931 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1610443324931 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1610443324961 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1610443324961 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1610443324961 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610443325026 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1610443325034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1610443326539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610443326693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1610443326720 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1610443328902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610443328902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1610443329392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X22_Y11 X32_Y21 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21" {  } { { "loc" "" { Generic "C:/Users/carlo/Desktop/VLSI/Proyecto05/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21"} { { 12 { 0 ""} 22 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1610443331028 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1610443331028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1610443332882 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1610443332882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610443332887 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.56 " "Total time spent on timing analysis during the Fitter is 0.56 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1610443333150 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1610443333160 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1610443333559 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1610443333559 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1610443334161 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610443335073 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/carlo/Desktop/VLSI/Proyecto05/output_files/microprocesador.fit.smsg " "Generated suppressed messages file C:/Users/carlo/Desktop/VLSI/Proyecto05/output_files/microprocesador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1610443335405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5677 " "Peak virtual memory: 5677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610443336033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 12 03:22:16 2021 " "Processing ended: Tue Jan 12 03:22:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610443336033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610443336033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610443336033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1610443336033 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1610443337074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610443337081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 12 03:22:16 2021 " "Processing started: Tue Jan 12 03:22:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610443337081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1610443337081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off microprocesador -c microprocesador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off microprocesador -c microprocesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1610443337081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1610443337407 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1610443339927 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1610443340090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610443341230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 12 03:22:21 2021 " "Processing ended: Tue Jan 12 03:22:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610443341230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610443341230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610443341230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1610443341230 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1610443341877 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1610443342515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610443342522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 12 03:22:22 2021 " "Processing started: Tue Jan 12 03:22:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610443342522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1610443342522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta microprocesador -c microprocesador " "Command: quartus_sta microprocesador -c microprocesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1610443342522 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1610443342672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1610443342962 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1610443342962 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610443343007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610443343007 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1610443343338 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "microprocesador.sdc " "Synopsys Design Constraints File file not found: 'microprocesador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1610443343382 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1610443343383 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led " "create_clock -period 1.000 -name microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1610443343387 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1610443343387 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0 VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0 " "create_clock -period 1.000 -name VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0 VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1610443343387 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA:salVGA\|vga_controller:controllerVGA\|disp_ena VGA:salVGA\|vga_controller:controllerVGA\|disp_ena " "create_clock -period 1.000 -name VGA:salVGA\|vga_controller:controllerVGA\|disp_ena VGA:salVGA\|vga_controller:controllerVGA\|disp_ena" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1610443343387 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610443343387 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1610443343392 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610443343394 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1610443343395 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1610443343440 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1610443343455 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1610443343459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.436 " "Worst-case setup slack is -6.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443343469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443343469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.436             -85.795 VGA:salVGA\|vga_controller:controllerVGA\|disp_ena  " "   -6.436             -85.795 VGA:salVGA\|vga_controller:controllerVGA\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443343469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.468            -342.810 clk  " "   -4.468            -342.810 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443343469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.381            -148.304 VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0  " "   -4.381            -148.304 VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443343469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.592              -1.328 microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led  " "   -0.592              -1.328 microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443343469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610443343469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443343484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443343484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led  " "    0.343               0.000 microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443343484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0  " "    0.344               0.000 VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443343484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 clk  " "    0.569               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443343484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.901               0.000 VGA:salVGA\|vga_controller:controllerVGA\|disp_ena  " "    0.901               0.000 VGA:salVGA\|vga_controller:controllerVGA\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443343484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610443343484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610443343510 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610443343524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443343535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443343535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -153.121 clk  " "   -3.000            -153.121 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443343535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -61.732 VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0  " "   -1.403             -61.732 VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443343535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led  " "   -1.403              -5.612 microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443343535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 VGA:salVGA\|vga_controller:controllerVGA\|disp_ena  " "    0.384               0.000 VGA:salVGA\|vga_controller:controllerVGA\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443343535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610443343535 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1610443343557 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1610443343588 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1610443344560 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610443344720 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1610443344737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.918 " "Worst-case setup slack is -5.918" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443344745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443344745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.918             -79.683 VGA:salVGA\|vga_controller:controllerVGA\|disp_ena  " "   -5.918             -79.683 VGA:salVGA\|vga_controller:controllerVGA\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443344745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.149            -309.468 clk  " "   -4.149            -309.468 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443344745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.972            -133.508 VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0  " "   -3.972            -133.508 VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443344745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.455              -0.936 microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led  " "   -0.455              -0.936 microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443344745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610443344745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.309 " "Worst-case hold slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443344757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443344757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0  " "    0.309               0.000 VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443344757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led  " "    0.309               0.000 microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443344757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.522               0.000 clk  " "    0.522               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443344757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.943               0.000 VGA:salVGA\|vga_controller:controllerVGA\|disp_ena  " "    0.943               0.000 VGA:salVGA\|vga_controller:controllerVGA\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443344757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610443344757 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610443344766 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610443344775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443344783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443344783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -153.121 clk  " "   -3.000            -153.121 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443344783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -61.732 VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0  " "   -1.403             -61.732 VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443344783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led  " "   -1.403              -5.612 microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443344783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 VGA:salVGA\|vga_controller:controllerVGA\|disp_ena  " "    0.466               0.000 VGA:salVGA\|vga_controller:controllerVGA\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443344783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610443344783 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1610443344835 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1610443345071 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1610443345076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.190 " "Worst-case setup slack is -2.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443345085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443345085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.190             -28.510 VGA:salVGA\|vga_controller:controllerVGA\|disp_ena  " "   -2.190             -28.510 VGA:salVGA\|vga_controller:controllerVGA\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443345085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.360             -89.353 clk  " "   -1.360             -89.353 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443345085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.241             -36.697 VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0  " "   -1.241             -36.697 VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443345085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led  " "    0.335               0.000 microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443345085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610443345085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443345129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443345129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led  " "    0.150               0.000 microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443345129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0  " "    0.151               0.000 VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443345129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 clk  " "    0.220               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443345129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 VGA:salVGA\|vga_controller:controllerVGA\|disp_ena  " "    0.480               0.000 VGA:salVGA\|vga_controller:controllerVGA\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443345129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610443345129 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610443345138 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1610443345146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443345155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443345155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -114.666 clk  " "   -3.000            -114.666 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443345155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -44.000 VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0  " "   -1.000             -44.000 VGA:salVGA\|Gen25MHz:VGAclk\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443345155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led  " "   -1.000              -4.000 microprocesador:Mircoprocesador\|fetch:Fetch\|relojlento:u1\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443345155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 VGA:salVGA\|vga_controller:controllerVGA\|disp_ena  " "    0.333               0.000 VGA:salVGA\|vga_controller:controllerVGA\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1610443345155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1610443345155 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1610443346245 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1610443346246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610443346480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 12 03:22:26 2021 " "Processing ended: Tue Jan 12 03:22:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610443346480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610443346480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610443346480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1610443346480 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 188 s " "Quartus Prime Full Compilation was successful. 0 errors, 188 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1610443347181 ""}
