Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Feb  6 17:50:38 2026
| Host         : audrey-Precision-5520 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -file timing_summary.rpt
| Design       : top
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.720      -27.768                     64                 2062        0.036        0.000                      0                 2062        0.870        0.000                       0                  1016  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.720      -27.768                     64                 2062        0.036        0.000                      0                 2062        0.870        0.000                       0                  1016  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           64  Failing Endpoints,  Worst Slack       -0.720ns,  Total Violation      -27.768ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.720ns  (required time - arrival time)
  Source:                 pe_engine/genblk1[1].genblk1[1].pe_inst/pe_input_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pe_engine/genblk1[1].genblk1[1].pe_inst/pe_output_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 2.142ns (45.169%)  route 2.600ns (54.831%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 7.668 - 4.000 ) 
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.869     0.869 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     2.562    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.643 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.357     4.000    pe_engine/genblk1[1].genblk1[1].pe_inst/clk_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  pe_engine/genblk1[1].genblk1[1].pe_inst/pe_input_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.348     4.348 r  pe_engine/genblk1[1].genblk1[1].pe_inst/pe_input_reg_reg[5]/Q
                         net (fo=21, routed)          0.620     4.967    pe_engine/genblk1[1].genblk1[1].pe_inst/pe_input_reg_reg_n_0_[5]
    SLICE_X11Y22         LUT6 (Prop_lut6_I5_O)        0.240     5.207 r  pe_engine/genblk1[1].genblk1[1].pe_inst/pe_output[6]_i_9__2/O
                         net (fo=2, routed)           0.595     5.803    pe_engine/genblk1[1].genblk1[1].pe_inst/pe_output[6]_i_9__2_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.105     5.908 r  pe_engine/genblk1[1].genblk1[1].pe_inst/pe_output[6]_i_13__2/O
                         net (fo=1, routed)           0.000     5.908    pe_engine/genblk1[1].genblk1[1].pe_inst/pe_output[6]_i_13__2_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.224 r  pe_engine/genblk1[1].genblk1[1].pe_inst/pe_output_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.224    pe_engine/genblk1[1].genblk1[1].pe_inst/pe_output_reg[6]_i_3_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.402 r  pe_engine/genblk1[1].genblk1[1].pe_inst/pe_output_reg[14]_i_21/O[0]
                         net (fo=2, routed)           0.611     7.013    pe_engine/genblk1[1].genblk1[1].pe_inst/pe_output_reg[14]_i_21_n_7
    SLICE_X9Y20          LUT4 (Prop_lut4_I3_O)        0.238     7.251 f  pe_engine/genblk1[1].genblk1[1].pe_inst/pe_output[10]_i_12__2/O
                         net (fo=4, routed)           0.251     7.502    pe_engine/genblk1[1].genblk1[1].pe_inst/pe_output[10]_i_12__2_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I2_O)        0.105     7.607 r  pe_engine/genblk1[1].genblk1[1].pe_inst/pe_output[10]_i_3__2/O
                         net (fo=1, routed)           0.523     8.130    pe_engine/genblk1[1].genblk1[1].pe_inst/pe_output[10]_i_3__2_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.334     8.464 r  pe_engine/genblk1[1].genblk1[1].pe_inst/pe_output_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.464    pe_engine/genblk1[1].genblk1[1].pe_inst/pe_output_reg[10]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.564 r  pe_engine/genblk1[1].genblk1[1].pe_inst/pe_output_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.564    pe_engine/genblk1[1].genblk1[1].pe_inst/pe_output_reg[14]_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.742 r  pe_engine/genblk1[1].genblk1[1].pe_inst/pe_output_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.742    pe_engine/genblk1[1].genblk1[1].pe_inst/pe_output_reg[15]_i_1_n_7
    SLICE_X8Y23          FDRE                                         r  pe_engine/genblk1[1].genblk1[1].pe_inst/pe_output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    P14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.739     4.739 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.604     6.343    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.420 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        1.248     7.668    pe_engine/genblk1[1].genblk1[1].pe_inst/clk_IBUF_BUFG
    SLICE_X8Y23          FDRE                                         r  pe_engine/genblk1[1].genblk1[1].pe_inst/pe_output_reg[15]/C
                         clock pessimism              0.289     7.957    
                         clock uncertainty           -0.035     7.922    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.101     8.023    pe_engine/genblk1[1].genblk1[1].pe_inst/pe_output_reg[15]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                 -0.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pe_engine/genblk1[0].row_sum_adder/fifo_axis_tdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pe_engine/genblk1[0].row_sum_adder/fifo_axis_inst/fifo_inst/MEM_reg_0_7_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.590     1.416    pe_engine/genblk1[0].row_sum_adder/clk_IBUF_BUFG
    SLICE_X7Y12          FDRE                                         r  pe_engine/genblk1[0].row_sum_adder/fifo_axis_tdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  pe_engine/genblk1[0].row_sum_adder/fifo_axis_tdata_reg[12]/Q
                         net (fo=1, routed)           0.055     1.612    pe_engine/genblk1[0].row_sum_adder/fifo_axis_inst/fifo_inst/MEM_reg_0_7_12_17/DIA0
    SLICE_X6Y12          RAMD32                                       r  pe_engine/genblk1[0].row_sum_adder/fifo_axis_inst/fifo_inst/MEM_reg_0_7_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1015, routed)        0.860     1.932    pe_engine/genblk1[0].row_sum_adder/fifo_axis_inst/fifo_inst/MEM_reg_0_7_12_17/WCLK
    SLICE_X6Y12          RAMD32                                       r  pe_engine/genblk1[0].row_sum_adder/fifo_axis_inst/fifo_inst/MEM_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.503     1.429    
    SLICE_X6Y12          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.576    pe_engine/genblk1[0].row_sum_adder/fifo_axis_inst/fifo_inst/MEM_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         4.000       2.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         2.000       0.870      SLICE_X6Y10    pe_engine/genblk1[0].row_sum_adder/fifo_axis_inst/fifo_inst/MEM_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         2.000       0.870      SLICE_X6Y10    pe_engine/genblk1[0].row_sum_adder/fifo_axis_inst/fifo_inst/MEM_reg_0_7_0_5/RAMA/CLK



