
TIMER.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000115a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000006  00800060  0000115a  000011ee  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000002  00800066  00800066  000011f4  2**0
                  ALLOC
  3 .stab         00001de8  00000000  00000000  000011f4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000016ff  00000000  00000000  00002fdc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e5       	ldi	r30, 0x5A	; 90
      68:	f1 e1       	ldi	r31, 0x11	; 17
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 36       	cpi	r26, 0x66	; 102
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a6 e6       	ldi	r26, 0x66	; 102
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 a2 08 	call	0x1144	; 0x1144 <main>
      8a:	0c 94 ab 08 	jmp	0x1156	; 0x1156 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <DIO_setPortDirection>:
 * [in/out]	  None
 *  
 * [Returns]:     Error state
 ******************************************************************************/
enuDIO_E_STATE_t DIO_setPortDirection(enuDIO_PortId_t enu_portID, enuDIO_DirectionType_t enu_portDirection)
{
      92:	df 93       	push	r29
      94:	cf 93       	push	r28
      96:	cd b7       	in	r28, 0x3d	; 61
      98:	de b7       	in	r29, 0x3e	; 62
      9a:	27 97       	sbiw	r28, 0x07	; 7
      9c:	0f b6       	in	r0, 0x3f	; 63
      9e:	f8 94       	cli
      a0:	de bf       	out	0x3e, r29	; 62
      a2:	0f be       	out	0x3f, r0	; 63
      a4:	cd bf       	out	0x3d, r28	; 61
      a6:	8a 83       	std	Y+2, r24	; 0x02
      a8:	6b 83       	std	Y+3, r22	; 0x03
	enuDIO_E_STATE_t enu_ErrorState = E_NOT_OK;
      aa:	81 e0       	ldi	r24, 0x01	; 1
      ac:	89 83       	std	Y+1, r24	; 0x01

	/* Check if the PORT is input or output */
    if(enu_portDirection == HIGH)
      ae:	8b 81       	ldd	r24, Y+3	; 0x03
      b0:	81 30       	cpi	r24, 0x01	; 1
      b2:	d1 f5       	brne	.+116    	; 0x128 <DIO_setPortDirection+0x96>
    {
    	switch (enu_portID)
      b4:	8a 81       	ldd	r24, Y+2	; 0x02
      b6:	28 2f       	mov	r18, r24
      b8:	30 e0       	ldi	r19, 0x00	; 0
      ba:	3f 83       	std	Y+7, r19	; 0x07
      bc:	2e 83       	std	Y+6, r18	; 0x06
      be:	8e 81       	ldd	r24, Y+6	; 0x06
      c0:	9f 81       	ldd	r25, Y+7	; 0x07
      c2:	81 30       	cpi	r24, 0x01	; 1
      c4:	91 05       	cpc	r25, r1
      c6:	d9 f0       	breq	.+54     	; 0xfe <DIO_setPortDirection+0x6c>
      c8:	2e 81       	ldd	r18, Y+6	; 0x06
      ca:	3f 81       	ldd	r19, Y+7	; 0x07
      cc:	22 30       	cpi	r18, 0x02	; 2
      ce:	31 05       	cpc	r19, r1
      d0:	2c f4       	brge	.+10     	; 0xdc <DIO_setPortDirection+0x4a>
      d2:	8e 81       	ldd	r24, Y+6	; 0x06
      d4:	9f 81       	ldd	r25, Y+7	; 0x07
      d6:	00 97       	sbiw	r24, 0x00	; 0
      d8:	61 f0       	breq	.+24     	; 0xf2 <DIO_setPortDirection+0x60>
      da:	23 c0       	rjmp	.+70     	; 0x122 <DIO_setPortDirection+0x90>
      dc:	2e 81       	ldd	r18, Y+6	; 0x06
      de:	3f 81       	ldd	r19, Y+7	; 0x07
      e0:	22 30       	cpi	r18, 0x02	; 2
      e2:	31 05       	cpc	r19, r1
      e4:	91 f0       	breq	.+36     	; 0x10a <DIO_setPortDirection+0x78>
      e6:	8e 81       	ldd	r24, Y+6	; 0x06
      e8:	9f 81       	ldd	r25, Y+7	; 0x07
      ea:	83 30       	cpi	r24, 0x03	; 3
      ec:	91 05       	cpc	r25, r1
      ee:	99 f0       	breq	.+38     	; 0x116 <DIO_setPortDirection+0x84>
      f0:	18 c0       	rjmp	.+48     	; 0x122 <DIO_setPortDirection+0x90>
		{
		case DIO_PORTA:
			DDRA_DIR_R = OUTPUT_PORT;
      f2:	ea e3       	ldi	r30, 0x3A	; 58
      f4:	f0 e0       	ldi	r31, 0x00	; 0
      f6:	8f ef       	ldi	r24, 0xFF	; 255
      f8:	80 83       	st	Z, r24
			enu_ErrorState = DIO_E_PARAM_VALID;
      fa:	19 82       	std	Y+1, r1	; 0x01
      fc:	50 c0       	rjmp	.+160    	; 0x19e <DIO_setPortDirection+0x10c>
			break;
		case DIO_PORTB:
			DDRB_DIR_R = OUTPUT_PORT;
      fe:	e7 e3       	ldi	r30, 0x37	; 55
     100:	f0 e0       	ldi	r31, 0x00	; 0
     102:	8f ef       	ldi	r24, 0xFF	; 255
     104:	80 83       	st	Z, r24
			enu_ErrorState = DIO_E_PARAM_VALID;
     106:	19 82       	std	Y+1, r1	; 0x01
     108:	4a c0       	rjmp	.+148    	; 0x19e <DIO_setPortDirection+0x10c>
			break;
		case DIO_PORTC:
			DDRC_DIR_R = OUTPUT_PORT;
     10a:	e4 e3       	ldi	r30, 0x34	; 52
     10c:	f0 e0       	ldi	r31, 0x00	; 0
     10e:	8f ef       	ldi	r24, 0xFF	; 255
     110:	80 83       	st	Z, r24
			enu_ErrorState = DIO_E_PARAM_VALID;
     112:	19 82       	std	Y+1, r1	; 0x01
     114:	44 c0       	rjmp	.+136    	; 0x19e <DIO_setPortDirection+0x10c>
			break;
		case DIO_PORTD:
			DDRD_DIR_R = OUTPUT_PORT;
     116:	e1 e3       	ldi	r30, 0x31	; 49
     118:	f0 e0       	ldi	r31, 0x00	; 0
     11a:	8f ef       	ldi	r24, 0xFF	; 255
     11c:	80 83       	st	Z, r24
			enu_ErrorState = DIO_E_PARAM_VALID;
     11e:	19 82       	std	Y+1, r1	; 0x01
     120:	3e c0       	rjmp	.+124    	; 0x19e <DIO_setPortDirection+0x10c>
			break;
		default:
			enu_ErrorState = DIO_E_PARAM_INVALID_PORT_ID;
     122:	81 e0       	ldi	r24, 0x01	; 1
     124:	89 83       	std	Y+1, r24	; 0x01
     126:	3b c0       	rjmp	.+118    	; 0x19e <DIO_setPortDirection+0x10c>
			break;
		}
    }
    else if(enu_portDirection == LOW)
     128:	8b 81       	ldd	r24, Y+3	; 0x03
     12a:	88 23       	and	r24, r24
     12c:	b1 f5       	brne	.+108    	; 0x19a <DIO_setPortDirection+0x108>
    {
		switch (enu_portID)
     12e:	8a 81       	ldd	r24, Y+2	; 0x02
     130:	28 2f       	mov	r18, r24
     132:	30 e0       	ldi	r19, 0x00	; 0
     134:	3d 83       	std	Y+5, r19	; 0x05
     136:	2c 83       	std	Y+4, r18	; 0x04
     138:	8c 81       	ldd	r24, Y+4	; 0x04
     13a:	9d 81       	ldd	r25, Y+5	; 0x05
     13c:	81 30       	cpi	r24, 0x01	; 1
     13e:	91 05       	cpc	r25, r1
     140:	d1 f0       	breq	.+52     	; 0x176 <DIO_setPortDirection+0xe4>
     142:	2c 81       	ldd	r18, Y+4	; 0x04
     144:	3d 81       	ldd	r19, Y+5	; 0x05
     146:	22 30       	cpi	r18, 0x02	; 2
     148:	31 05       	cpc	r19, r1
     14a:	2c f4       	brge	.+10     	; 0x156 <DIO_setPortDirection+0xc4>
     14c:	8c 81       	ldd	r24, Y+4	; 0x04
     14e:	9d 81       	ldd	r25, Y+5	; 0x05
     150:	00 97       	sbiw	r24, 0x00	; 0
     152:	61 f0       	breq	.+24     	; 0x16c <DIO_setPortDirection+0xda>
     154:	1f c0       	rjmp	.+62     	; 0x194 <DIO_setPortDirection+0x102>
     156:	2c 81       	ldd	r18, Y+4	; 0x04
     158:	3d 81       	ldd	r19, Y+5	; 0x05
     15a:	22 30       	cpi	r18, 0x02	; 2
     15c:	31 05       	cpc	r19, r1
     15e:	81 f0       	breq	.+32     	; 0x180 <DIO_setPortDirection+0xee>
     160:	8c 81       	ldd	r24, Y+4	; 0x04
     162:	9d 81       	ldd	r25, Y+5	; 0x05
     164:	83 30       	cpi	r24, 0x03	; 3
     166:	91 05       	cpc	r25, r1
     168:	81 f0       	breq	.+32     	; 0x18a <DIO_setPortDirection+0xf8>
     16a:	14 c0       	rjmp	.+40     	; 0x194 <DIO_setPortDirection+0x102>
		{
		case DIO_PORTA:
			DDRA_DIR_R = INPUT_PORT;
     16c:	ea e3       	ldi	r30, 0x3A	; 58
     16e:	f0 e0       	ldi	r31, 0x00	; 0
     170:	10 82       	st	Z, r1
			enu_ErrorState = DIO_E_PARAM_VALID;
     172:	19 82       	std	Y+1, r1	; 0x01
     174:	14 c0       	rjmp	.+40     	; 0x19e <DIO_setPortDirection+0x10c>
			break;
		case DIO_PORTB:
			DDRB_DIR_R = INPUT_PORT;
     176:	e7 e3       	ldi	r30, 0x37	; 55
     178:	f0 e0       	ldi	r31, 0x00	; 0
     17a:	10 82       	st	Z, r1
			enu_ErrorState = DIO_E_PARAM_VALID;
     17c:	19 82       	std	Y+1, r1	; 0x01
     17e:	0f c0       	rjmp	.+30     	; 0x19e <DIO_setPortDirection+0x10c>
			break;
		case DIO_PORTC:
			DDRC_DIR_R = INPUT_PORT;
     180:	e4 e3       	ldi	r30, 0x34	; 52
     182:	f0 e0       	ldi	r31, 0x00	; 0
     184:	10 82       	st	Z, r1
			enu_ErrorState = DIO_E_PARAM_VALID;
     186:	19 82       	std	Y+1, r1	; 0x01
     188:	0a c0       	rjmp	.+20     	; 0x19e <DIO_setPortDirection+0x10c>
			break;
		case DIO_PORTD:
			DDRD_DIR_R = INPUT_PORT;
     18a:	e1 e3       	ldi	r30, 0x31	; 49
     18c:	f0 e0       	ldi	r31, 0x00	; 0
     18e:	10 82       	st	Z, r1
			enu_ErrorState = DIO_E_PARAM_VALID;
     190:	19 82       	std	Y+1, r1	; 0x01
     192:	05 c0       	rjmp	.+10     	; 0x19e <DIO_setPortDirection+0x10c>
			break;
		default:
			enu_ErrorState = DIO_E_PARAM_INVALID_PORT_ID;
     194:	81 e0       	ldi	r24, 0x01	; 1
     196:	89 83       	std	Y+1, r24	; 0x01
     198:	02 c0       	rjmp	.+4      	; 0x19e <DIO_setPortDirection+0x10c>
			break;
		}
    }
    else
    {
    	enu_ErrorState = DIO_E_PARAM_INVALID_PORT_DIR;	/* Invalid port direction */
     19a:	84 e0       	ldi	r24, 0x04	; 4
     19c:	89 83       	std	Y+1, r24	; 0x01
    }
    return enu_ErrorState;
     19e:	89 81       	ldd	r24, Y+1	; 0x01
}
     1a0:	27 96       	adiw	r28, 0x07	; 7
     1a2:	0f b6       	in	r0, 0x3f	; 63
     1a4:	f8 94       	cli
     1a6:	de bf       	out	0x3e, r29	; 62
     1a8:	0f be       	out	0x3f, r0	; 63
     1aa:	cd bf       	out	0x3d, r28	; 61
     1ac:	cf 91       	pop	r28
     1ae:	df 91       	pop	r29
     1b0:	08 95       	ret

000001b2 <DIO_setPinDirection>:
 *
 * [Returns]:     Error State
 *******************************************************************************/
enuDIO_E_STATE_t DIO_setPinDirection(enuDIO_PortId_t enu_portID , enuDIO_PinId_t enu_pinID,
				     enuDIO_DirectionType_t enu_pinDirection)
{
     1b2:	df 93       	push	r29
     1b4:	cf 93       	push	r28
     1b6:	cd b7       	in	r28, 0x3d	; 61
     1b8:	de b7       	in	r29, 0x3e	; 62
     1ba:	28 97       	sbiw	r28, 0x08	; 8
     1bc:	0f b6       	in	r0, 0x3f	; 63
     1be:	f8 94       	cli
     1c0:	de bf       	out	0x3e, r29	; 62
     1c2:	0f be       	out	0x3f, r0	; 63
     1c4:	cd bf       	out	0x3d, r28	; 61
     1c6:	8a 83       	std	Y+2, r24	; 0x02
     1c8:	6b 83       	std	Y+3, r22	; 0x03
     1ca:	4c 83       	std	Y+4, r20	; 0x04
	enuDIO_E_STATE_t enu_ErrorState = E_NOT_OK;
     1cc:	81 e0       	ldi	r24, 0x01	; 1
     1ce:	89 83       	std	Y+1, r24	; 0x01

	/* Check if the pin id is one of the existed pin or not */
	if ((enu_pinID >= PIN_0) && (enu_pinID <= PIN_7))
     1d0:	8b 81       	ldd	r24, Y+3	; 0x03
     1d2:	88 30       	cpi	r24, 0x08	; 8
     1d4:	08 f0       	brcs	.+2      	; 0x1d8 <DIO_setPinDirection+0x26>
     1d6:	fd c0       	rjmp	.+506    	; 0x3d2 <DIO_setPinDirection+0x220>
	{
		if (enu_pinDirection == OUTPUT)
     1d8:	8c 81       	ldd	r24, Y+4	; 0x04
     1da:	81 30       	cpi	r24, 0x01	; 1
     1dc:	09 f0       	breq	.+2      	; 0x1e0 <DIO_setPinDirection+0x2e>
     1de:	77 c0       	rjmp	.+238    	; 0x2ce <DIO_setPinDirection+0x11c>
		{
			switch (enu_portID)
     1e0:	8a 81       	ldd	r24, Y+2	; 0x02
     1e2:	28 2f       	mov	r18, r24
     1e4:	30 e0       	ldi	r19, 0x00	; 0
     1e6:	38 87       	std	Y+8, r19	; 0x08
     1e8:	2f 83       	std	Y+7, r18	; 0x07
     1ea:	8f 81       	ldd	r24, Y+7	; 0x07
     1ec:	98 85       	ldd	r25, Y+8	; 0x08
     1ee:	81 30       	cpi	r24, 0x01	; 1
     1f0:	91 05       	cpc	r25, r1
     1f2:	59 f1       	breq	.+86     	; 0x24a <DIO_setPinDirection+0x98>
     1f4:	2f 81       	ldd	r18, Y+7	; 0x07
     1f6:	38 85       	ldd	r19, Y+8	; 0x08
     1f8:	22 30       	cpi	r18, 0x02	; 2
     1fa:	31 05       	cpc	r19, r1
     1fc:	2c f4       	brge	.+10     	; 0x208 <DIO_setPinDirection+0x56>
     1fe:	8f 81       	ldd	r24, Y+7	; 0x07
     200:	98 85       	ldd	r25, Y+8	; 0x08
     202:	00 97       	sbiw	r24, 0x00	; 0
     204:	69 f0       	breq	.+26     	; 0x220 <DIO_setPinDirection+0x6e>
     206:	60 c0       	rjmp	.+192    	; 0x2c8 <DIO_setPinDirection+0x116>
     208:	2f 81       	ldd	r18, Y+7	; 0x07
     20a:	38 85       	ldd	r19, Y+8	; 0x08
     20c:	22 30       	cpi	r18, 0x02	; 2
     20e:	31 05       	cpc	r19, r1
     210:	89 f1       	breq	.+98     	; 0x274 <DIO_setPinDirection+0xc2>
     212:	8f 81       	ldd	r24, Y+7	; 0x07
     214:	98 85       	ldd	r25, Y+8	; 0x08
     216:	83 30       	cpi	r24, 0x03	; 3
     218:	91 05       	cpc	r25, r1
     21a:	09 f4       	brne	.+2      	; 0x21e <DIO_setPinDirection+0x6c>
     21c:	40 c0       	rjmp	.+128    	; 0x29e <DIO_setPinDirection+0xec>
     21e:	54 c0       	rjmp	.+168    	; 0x2c8 <DIO_setPinDirection+0x116>
			{
			case DIO_PORTA:
				SET_BIT(DDRA_DIR_R, enu_pinID);
     220:	aa e3       	ldi	r26, 0x3A	; 58
     222:	b0 e0       	ldi	r27, 0x00	; 0
     224:	ea e3       	ldi	r30, 0x3A	; 58
     226:	f0 e0       	ldi	r31, 0x00	; 0
     228:	80 81       	ld	r24, Z
     22a:	48 2f       	mov	r20, r24
     22c:	8b 81       	ldd	r24, Y+3	; 0x03
     22e:	28 2f       	mov	r18, r24
     230:	30 e0       	ldi	r19, 0x00	; 0
     232:	81 e0       	ldi	r24, 0x01	; 1
     234:	90 e0       	ldi	r25, 0x00	; 0
     236:	02 2e       	mov	r0, r18
     238:	02 c0       	rjmp	.+4      	; 0x23e <DIO_setPinDirection+0x8c>
     23a:	88 0f       	add	r24, r24
     23c:	99 1f       	adc	r25, r25
     23e:	0a 94       	dec	r0
     240:	e2 f7       	brpl	.-8      	; 0x23a <DIO_setPinDirection+0x88>
     242:	84 2b       	or	r24, r20
     244:	8c 93       	st	X, r24
				enu_ErrorState = DIO_E_PARAM_VALID;
     246:	19 82       	std	Y+1, r1	; 0x01
     248:	c6 c0       	rjmp	.+396    	; 0x3d6 <DIO_setPinDirection+0x224>
				break;
			case DIO_PORTB:
				SET_BIT(DDRB_DIR_R, enu_pinID);
     24a:	a7 e3       	ldi	r26, 0x37	; 55
     24c:	b0 e0       	ldi	r27, 0x00	; 0
     24e:	e7 e3       	ldi	r30, 0x37	; 55
     250:	f0 e0       	ldi	r31, 0x00	; 0
     252:	80 81       	ld	r24, Z
     254:	48 2f       	mov	r20, r24
     256:	8b 81       	ldd	r24, Y+3	; 0x03
     258:	28 2f       	mov	r18, r24
     25a:	30 e0       	ldi	r19, 0x00	; 0
     25c:	81 e0       	ldi	r24, 0x01	; 1
     25e:	90 e0       	ldi	r25, 0x00	; 0
     260:	02 2e       	mov	r0, r18
     262:	02 c0       	rjmp	.+4      	; 0x268 <DIO_setPinDirection+0xb6>
     264:	88 0f       	add	r24, r24
     266:	99 1f       	adc	r25, r25
     268:	0a 94       	dec	r0
     26a:	e2 f7       	brpl	.-8      	; 0x264 <DIO_setPinDirection+0xb2>
     26c:	84 2b       	or	r24, r20
     26e:	8c 93       	st	X, r24
				enu_ErrorState = DIO_E_PARAM_VALID;
     270:	19 82       	std	Y+1, r1	; 0x01
     272:	b1 c0       	rjmp	.+354    	; 0x3d6 <DIO_setPinDirection+0x224>
				break;
			case DIO_PORTC:
				SET_BIT(DDRC_DIR_R, enu_pinID);
     274:	a4 e3       	ldi	r26, 0x34	; 52
     276:	b0 e0       	ldi	r27, 0x00	; 0
     278:	e4 e3       	ldi	r30, 0x34	; 52
     27a:	f0 e0       	ldi	r31, 0x00	; 0
     27c:	80 81       	ld	r24, Z
     27e:	48 2f       	mov	r20, r24
     280:	8b 81       	ldd	r24, Y+3	; 0x03
     282:	28 2f       	mov	r18, r24
     284:	30 e0       	ldi	r19, 0x00	; 0
     286:	81 e0       	ldi	r24, 0x01	; 1
     288:	90 e0       	ldi	r25, 0x00	; 0
     28a:	02 2e       	mov	r0, r18
     28c:	02 c0       	rjmp	.+4      	; 0x292 <DIO_setPinDirection+0xe0>
     28e:	88 0f       	add	r24, r24
     290:	99 1f       	adc	r25, r25
     292:	0a 94       	dec	r0
     294:	e2 f7       	brpl	.-8      	; 0x28e <DIO_setPinDirection+0xdc>
     296:	84 2b       	or	r24, r20
     298:	8c 93       	st	X, r24
				enu_ErrorState = DIO_E_PARAM_VALID;
     29a:	19 82       	std	Y+1, r1	; 0x01
     29c:	9c c0       	rjmp	.+312    	; 0x3d6 <DIO_setPinDirection+0x224>
				break;
			case DIO_PORTD:
				SET_BIT(DDRD_DIR_R, enu_pinID);
     29e:	a1 e3       	ldi	r26, 0x31	; 49
     2a0:	b0 e0       	ldi	r27, 0x00	; 0
     2a2:	e1 e3       	ldi	r30, 0x31	; 49
     2a4:	f0 e0       	ldi	r31, 0x00	; 0
     2a6:	80 81       	ld	r24, Z
     2a8:	48 2f       	mov	r20, r24
     2aa:	8b 81       	ldd	r24, Y+3	; 0x03
     2ac:	28 2f       	mov	r18, r24
     2ae:	30 e0       	ldi	r19, 0x00	; 0
     2b0:	81 e0       	ldi	r24, 0x01	; 1
     2b2:	90 e0       	ldi	r25, 0x00	; 0
     2b4:	02 2e       	mov	r0, r18
     2b6:	02 c0       	rjmp	.+4      	; 0x2bc <DIO_setPinDirection+0x10a>
     2b8:	88 0f       	add	r24, r24
     2ba:	99 1f       	adc	r25, r25
     2bc:	0a 94       	dec	r0
     2be:	e2 f7       	brpl	.-8      	; 0x2b8 <DIO_setPinDirection+0x106>
     2c0:	84 2b       	or	r24, r20
     2c2:	8c 93       	st	X, r24
				enu_ErrorState = DIO_E_PARAM_VALID;
     2c4:	19 82       	std	Y+1, r1	; 0x01
     2c6:	87 c0       	rjmp	.+270    	; 0x3d6 <DIO_setPinDirection+0x224>
				break;
		    	default:
				enu_ErrorState = DIO_E_PARAM_INVALID_PORT_ID;	/* Invalid port id */
     2c8:	81 e0       	ldi	r24, 0x01	; 1
     2ca:	89 83       	std	Y+1, r24	; 0x01
     2cc:	84 c0       	rjmp	.+264    	; 0x3d6 <DIO_setPinDirection+0x224>
				break;
			}
		}
		else if (enu_pinDirection == INPUT)
     2ce:	8c 81       	ldd	r24, Y+4	; 0x04
     2d0:	88 23       	and	r24, r24
     2d2:	09 f0       	breq	.+2      	; 0x2d6 <DIO_setPinDirection+0x124>
     2d4:	7b c0       	rjmp	.+246    	; 0x3cc <DIO_setPinDirection+0x21a>
		{
			switch (enu_portID)
     2d6:	8a 81       	ldd	r24, Y+2	; 0x02
     2d8:	28 2f       	mov	r18, r24
     2da:	30 e0       	ldi	r19, 0x00	; 0
     2dc:	3e 83       	std	Y+6, r19	; 0x06
     2de:	2d 83       	std	Y+5, r18	; 0x05
     2e0:	8d 81       	ldd	r24, Y+5	; 0x05
     2e2:	9e 81       	ldd	r25, Y+6	; 0x06
     2e4:	81 30       	cpi	r24, 0x01	; 1
     2e6:	91 05       	cpc	r25, r1
     2e8:	61 f1       	breq	.+88     	; 0x342 <DIO_setPinDirection+0x190>
     2ea:	2d 81       	ldd	r18, Y+5	; 0x05
     2ec:	3e 81       	ldd	r19, Y+6	; 0x06
     2ee:	22 30       	cpi	r18, 0x02	; 2
     2f0:	31 05       	cpc	r19, r1
     2f2:	2c f4       	brge	.+10     	; 0x2fe <DIO_setPinDirection+0x14c>
     2f4:	8d 81       	ldd	r24, Y+5	; 0x05
     2f6:	9e 81       	ldd	r25, Y+6	; 0x06
     2f8:	00 97       	sbiw	r24, 0x00	; 0
     2fa:	69 f0       	breq	.+26     	; 0x316 <DIO_setPinDirection+0x164>
     2fc:	64 c0       	rjmp	.+200    	; 0x3c6 <DIO_setPinDirection+0x214>
     2fe:	2d 81       	ldd	r18, Y+5	; 0x05
     300:	3e 81       	ldd	r19, Y+6	; 0x06
     302:	22 30       	cpi	r18, 0x02	; 2
     304:	31 05       	cpc	r19, r1
     306:	99 f1       	breq	.+102    	; 0x36e <DIO_setPinDirection+0x1bc>
     308:	8d 81       	ldd	r24, Y+5	; 0x05
     30a:	9e 81       	ldd	r25, Y+6	; 0x06
     30c:	83 30       	cpi	r24, 0x03	; 3
     30e:	91 05       	cpc	r25, r1
     310:	09 f4       	brne	.+2      	; 0x314 <DIO_setPinDirection+0x162>
     312:	43 c0       	rjmp	.+134    	; 0x39a <DIO_setPinDirection+0x1e8>
     314:	58 c0       	rjmp	.+176    	; 0x3c6 <DIO_setPinDirection+0x214>
			{
			case DIO_PORTA:
				CLEAR_BIT(DDRA_DIR_R, enu_pinID);
     316:	aa e3       	ldi	r26, 0x3A	; 58
     318:	b0 e0       	ldi	r27, 0x00	; 0
     31a:	ea e3       	ldi	r30, 0x3A	; 58
     31c:	f0 e0       	ldi	r31, 0x00	; 0
     31e:	80 81       	ld	r24, Z
     320:	48 2f       	mov	r20, r24
     322:	8b 81       	ldd	r24, Y+3	; 0x03
     324:	28 2f       	mov	r18, r24
     326:	30 e0       	ldi	r19, 0x00	; 0
     328:	81 e0       	ldi	r24, 0x01	; 1
     32a:	90 e0       	ldi	r25, 0x00	; 0
     32c:	02 2e       	mov	r0, r18
     32e:	02 c0       	rjmp	.+4      	; 0x334 <DIO_setPinDirection+0x182>
     330:	88 0f       	add	r24, r24
     332:	99 1f       	adc	r25, r25
     334:	0a 94       	dec	r0
     336:	e2 f7       	brpl	.-8      	; 0x330 <DIO_setPinDirection+0x17e>
     338:	80 95       	com	r24
     33a:	84 23       	and	r24, r20
     33c:	8c 93       	st	X, r24
				enu_ErrorState = DIO_E_PARAM_VALID;
     33e:	19 82       	std	Y+1, r1	; 0x01
     340:	4a c0       	rjmp	.+148    	; 0x3d6 <DIO_setPinDirection+0x224>
				break;
			case DIO_PORTB:
				CLEAR_BIT(DDRB_DIR_R, enu_pinID);
     342:	a7 e3       	ldi	r26, 0x37	; 55
     344:	b0 e0       	ldi	r27, 0x00	; 0
     346:	e7 e3       	ldi	r30, 0x37	; 55
     348:	f0 e0       	ldi	r31, 0x00	; 0
     34a:	80 81       	ld	r24, Z
     34c:	48 2f       	mov	r20, r24
     34e:	8b 81       	ldd	r24, Y+3	; 0x03
     350:	28 2f       	mov	r18, r24
     352:	30 e0       	ldi	r19, 0x00	; 0
     354:	81 e0       	ldi	r24, 0x01	; 1
     356:	90 e0       	ldi	r25, 0x00	; 0
     358:	02 2e       	mov	r0, r18
     35a:	02 c0       	rjmp	.+4      	; 0x360 <DIO_setPinDirection+0x1ae>
     35c:	88 0f       	add	r24, r24
     35e:	99 1f       	adc	r25, r25
     360:	0a 94       	dec	r0
     362:	e2 f7       	brpl	.-8      	; 0x35c <DIO_setPinDirection+0x1aa>
     364:	80 95       	com	r24
     366:	84 23       	and	r24, r20
     368:	8c 93       	st	X, r24
				enu_ErrorState = DIO_E_PARAM_VALID;
     36a:	19 82       	std	Y+1, r1	; 0x01
     36c:	34 c0       	rjmp	.+104    	; 0x3d6 <DIO_setPinDirection+0x224>
				break;
			case DIO_PORTC:
				CLEAR_BIT(DDRC_DIR_R, enu_pinID);
     36e:	a4 e3       	ldi	r26, 0x34	; 52
     370:	b0 e0       	ldi	r27, 0x00	; 0
     372:	e4 e3       	ldi	r30, 0x34	; 52
     374:	f0 e0       	ldi	r31, 0x00	; 0
     376:	80 81       	ld	r24, Z
     378:	48 2f       	mov	r20, r24
     37a:	8b 81       	ldd	r24, Y+3	; 0x03
     37c:	28 2f       	mov	r18, r24
     37e:	30 e0       	ldi	r19, 0x00	; 0
     380:	81 e0       	ldi	r24, 0x01	; 1
     382:	90 e0       	ldi	r25, 0x00	; 0
     384:	02 2e       	mov	r0, r18
     386:	02 c0       	rjmp	.+4      	; 0x38c <DIO_setPinDirection+0x1da>
     388:	88 0f       	add	r24, r24
     38a:	99 1f       	adc	r25, r25
     38c:	0a 94       	dec	r0
     38e:	e2 f7       	brpl	.-8      	; 0x388 <DIO_setPinDirection+0x1d6>
     390:	80 95       	com	r24
     392:	84 23       	and	r24, r20
     394:	8c 93       	st	X, r24
				enu_ErrorState = DIO_E_PARAM_VALID;
     396:	19 82       	std	Y+1, r1	; 0x01
     398:	1e c0       	rjmp	.+60     	; 0x3d6 <DIO_setPinDirection+0x224>
				break;
			case DIO_PORTD:
				CLEAR_BIT(DDRD_DIR_R, enu_pinID);
     39a:	a1 e3       	ldi	r26, 0x31	; 49
     39c:	b0 e0       	ldi	r27, 0x00	; 0
     39e:	e1 e3       	ldi	r30, 0x31	; 49
     3a0:	f0 e0       	ldi	r31, 0x00	; 0
     3a2:	80 81       	ld	r24, Z
     3a4:	48 2f       	mov	r20, r24
     3a6:	8b 81       	ldd	r24, Y+3	; 0x03
     3a8:	28 2f       	mov	r18, r24
     3aa:	30 e0       	ldi	r19, 0x00	; 0
     3ac:	81 e0       	ldi	r24, 0x01	; 1
     3ae:	90 e0       	ldi	r25, 0x00	; 0
     3b0:	02 2e       	mov	r0, r18
     3b2:	02 c0       	rjmp	.+4      	; 0x3b8 <DIO_setPinDirection+0x206>
     3b4:	88 0f       	add	r24, r24
     3b6:	99 1f       	adc	r25, r25
     3b8:	0a 94       	dec	r0
     3ba:	e2 f7       	brpl	.-8      	; 0x3b4 <DIO_setPinDirection+0x202>
     3bc:	80 95       	com	r24
     3be:	84 23       	and	r24, r20
     3c0:	8c 93       	st	X, r24
				enu_ErrorState = DIO_E_PARAM_VALID;
     3c2:	19 82       	std	Y+1, r1	; 0x01
     3c4:	08 c0       	rjmp	.+16     	; 0x3d6 <DIO_setPinDirection+0x224>
				break;
		    	default:
				enu_ErrorState = DIO_E_PARAM_INVALID_PORT_ID;	/* Invalid port id */
     3c6:	81 e0       	ldi	r24, 0x01	; 1
     3c8:	89 83       	std	Y+1, r24	; 0x01
     3ca:	05 c0       	rjmp	.+10     	; 0x3d6 <DIO_setPinDirection+0x224>
				break;
			}
		}
		else
		{
			enu_ErrorState = DIO_E_PARAM_INVALID_PORT_DIR;	/* Invalid port direction */
     3cc:	84 e0       	ldi	r24, 0x04	; 4
     3ce:	89 83       	std	Y+1, r24	; 0x01
     3d0:	02 c0       	rjmp	.+4      	; 0x3d6 <DIO_setPinDirection+0x224>
		}
	}
	else
	{
		enu_ErrorState = DIO_E_PARAM_INVALID_PIN_ID;	/* Invalid pin id */
     3d2:	82 e0       	ldi	r24, 0x02	; 2
     3d4:	89 83       	std	Y+1, r24	; 0x01
	}
	return enu_ErrorState;
     3d6:	89 81       	ldd	r24, Y+1	; 0x01
}
     3d8:	28 96       	adiw	r28, 0x08	; 8
     3da:	0f b6       	in	r0, 0x3f	; 63
     3dc:	f8 94       	cli
     3de:	de bf       	out	0x3e, r29	; 62
     3e0:	0f be       	out	0x3f, r0	; 63
     3e2:	cd bf       	out	0x3d, r28	; 61
     3e4:	cf 91       	pop	r28
     3e6:	df 91       	pop	r29
     3e8:	08 95       	ret

000003ea <DIO_writePort>:
 * [in/out]	  None
 *
 * [Returns]:     Error State
 ******************************************************************************/
enuDIO_E_STATE_t DIO_writePort(enuDIO_PortId_t enu_portID, uint8_t au8_portValue)
{
     3ea:	df 93       	push	r29
     3ec:	cf 93       	push	r28
     3ee:	00 d0       	rcall	.+0      	; 0x3f0 <DIO_writePort+0x6>
     3f0:	00 d0       	rcall	.+0      	; 0x3f2 <DIO_writePort+0x8>
     3f2:	0f 92       	push	r0
     3f4:	cd b7       	in	r28, 0x3d	; 61
     3f6:	de b7       	in	r29, 0x3e	; 62
     3f8:	8a 83       	std	Y+2, r24	; 0x02
     3fa:	6b 83       	std	Y+3, r22	; 0x03
	enuDIO_E_STATE_t enu_ErrorState = E_NOT_OK;
     3fc:	81 e0       	ldi	r24, 0x01	; 1
     3fe:	89 83       	std	Y+1, r24	; 0x01

    switch (enu_portID)
     400:	8a 81       	ldd	r24, Y+2	; 0x02
     402:	28 2f       	mov	r18, r24
     404:	30 e0       	ldi	r19, 0x00	; 0
     406:	3d 83       	std	Y+5, r19	; 0x05
     408:	2c 83       	std	Y+4, r18	; 0x04
     40a:	8c 81       	ldd	r24, Y+4	; 0x04
     40c:	9d 81       	ldd	r25, Y+5	; 0x05
     40e:	81 30       	cpi	r24, 0x01	; 1
     410:	91 05       	cpc	r25, r1
     412:	d9 f0       	breq	.+54     	; 0x44a <DIO_writePort+0x60>
     414:	2c 81       	ldd	r18, Y+4	; 0x04
     416:	3d 81       	ldd	r19, Y+5	; 0x05
     418:	22 30       	cpi	r18, 0x02	; 2
     41a:	31 05       	cpc	r19, r1
     41c:	2c f4       	brge	.+10     	; 0x428 <DIO_writePort+0x3e>
     41e:	8c 81       	ldd	r24, Y+4	; 0x04
     420:	9d 81       	ldd	r25, Y+5	; 0x05
     422:	00 97       	sbiw	r24, 0x00	; 0
     424:	61 f0       	breq	.+24     	; 0x43e <DIO_writePort+0x54>
     426:	23 c0       	rjmp	.+70     	; 0x46e <DIO_writePort+0x84>
     428:	2c 81       	ldd	r18, Y+4	; 0x04
     42a:	3d 81       	ldd	r19, Y+5	; 0x05
     42c:	22 30       	cpi	r18, 0x02	; 2
     42e:	31 05       	cpc	r19, r1
     430:	91 f0       	breq	.+36     	; 0x456 <DIO_writePort+0x6c>
     432:	8c 81       	ldd	r24, Y+4	; 0x04
     434:	9d 81       	ldd	r25, Y+5	; 0x05
     436:	83 30       	cpi	r24, 0x03	; 3
     438:	91 05       	cpc	r25, r1
     43a:	99 f0       	breq	.+38     	; 0x462 <DIO_writePort+0x78>
     43c:	18 c0       	rjmp	.+48     	; 0x46e <DIO_writePort+0x84>
    {
    case DIO_PORTA:
        PORTA_DATA_R = au8_portValue;
     43e:	eb e3       	ldi	r30, 0x3B	; 59
     440:	f0 e0       	ldi	r31, 0x00	; 0
     442:	8b 81       	ldd	r24, Y+3	; 0x03
     444:	80 83       	st	Z, r24
        enu_ErrorState = DIO_E_PARAM_VALID;
     446:	19 82       	std	Y+1, r1	; 0x01
     448:	14 c0       	rjmp	.+40     	; 0x472 <DIO_writePort+0x88>
        break;
    case DIO_PORTB:
        PORTB_DATA_R = au8_portValue;
     44a:	e8 e3       	ldi	r30, 0x38	; 56
     44c:	f0 e0       	ldi	r31, 0x00	; 0
     44e:	8b 81       	ldd	r24, Y+3	; 0x03
     450:	80 83       	st	Z, r24
        enu_ErrorState = DIO_E_PARAM_VALID;
     452:	19 82       	std	Y+1, r1	; 0x01
     454:	0e c0       	rjmp	.+28     	; 0x472 <DIO_writePort+0x88>
        break;
    case DIO_PORTC:
        PORTC_DATA_R = au8_portValue;
     456:	e5 e3       	ldi	r30, 0x35	; 53
     458:	f0 e0       	ldi	r31, 0x00	; 0
     45a:	8b 81       	ldd	r24, Y+3	; 0x03
     45c:	80 83       	st	Z, r24
        enu_ErrorState = DIO_E_PARAM_VALID;
     45e:	19 82       	std	Y+1, r1	; 0x01
     460:	08 c0       	rjmp	.+16     	; 0x472 <DIO_writePort+0x88>
        break;
    case DIO_PORTD:
        PORTD_DATA_R = au8_portValue;
     462:	e2 e3       	ldi	r30, 0x32	; 50
     464:	f0 e0       	ldi	r31, 0x00	; 0
     466:	8b 81       	ldd	r24, Y+3	; 0x03
     468:	80 83       	st	Z, r24
        enu_ErrorState = DIO_E_PARAM_VALID;
     46a:	19 82       	std	Y+1, r1	; 0x01
     46c:	02 c0       	rjmp	.+4      	; 0x472 <DIO_writePort+0x88>
        break;
    default:
    	enu_ErrorState = DIO_E_PARAM_INVALID_PORT_ID;	/* Invalid port id */
     46e:	81 e0       	ldi	r24, 0x01	; 1
     470:	89 83       	std	Y+1, r24	; 0x01
        break;
    }
    return enu_ErrorState;
     472:	89 81       	ldd	r24, Y+1	; 0x01
}
     474:	0f 90       	pop	r0
     476:	0f 90       	pop	r0
     478:	0f 90       	pop	r0
     47a:	0f 90       	pop	r0
     47c:	0f 90       	pop	r0
     47e:	cf 91       	pop	r28
     480:	df 91       	pop	r29
     482:	08 95       	ret

00000484 <DIO_writePin>:
 * [in/out]	  None
 *
 * [Returns]:     Error State
 ******************************************************************************/
enuDIO_E_STATE_t DIO_writePin(enuDIO_PortId_t enu_portID, enuDIO_PinId_t enu_pinID, uint8_t au8_pinValue)
{
     484:	df 93       	push	r29
     486:	cf 93       	push	r28
     488:	cd b7       	in	r28, 0x3d	; 61
     48a:	de b7       	in	r29, 0x3e	; 62
     48c:	28 97       	sbiw	r28, 0x08	; 8
     48e:	0f b6       	in	r0, 0x3f	; 63
     490:	f8 94       	cli
     492:	de bf       	out	0x3e, r29	; 62
     494:	0f be       	out	0x3f, r0	; 63
     496:	cd bf       	out	0x3d, r28	; 61
     498:	8a 83       	std	Y+2, r24	; 0x02
     49a:	6b 83       	std	Y+3, r22	; 0x03
     49c:	4c 83       	std	Y+4, r20	; 0x04
	enuDIO_E_STATE_t enu_ErrorState = E_NOT_OK;
     49e:	81 e0       	ldi	r24, 0x01	; 1
     4a0:	89 83       	std	Y+1, r24	; 0x01

	/* Check if the pin id is one of the existed pin or not */
	if ((enu_pinID >= PIN_0) && (enu_pinID <= PIN_7))
     4a2:	8b 81       	ldd	r24, Y+3	; 0x03
     4a4:	88 30       	cpi	r24, 0x08	; 8
     4a6:	08 f0       	brcs	.+2      	; 0x4aa <DIO_writePin+0x26>
     4a8:	fd c0       	rjmp	.+506    	; 0x6a4 <DIO_writePin+0x220>
	{
		if (au8_pinValue == HIGH)
     4aa:	8c 81       	ldd	r24, Y+4	; 0x04
     4ac:	81 30       	cpi	r24, 0x01	; 1
     4ae:	09 f0       	breq	.+2      	; 0x4b2 <DIO_writePin+0x2e>
     4b0:	77 c0       	rjmp	.+238    	; 0x5a0 <DIO_writePin+0x11c>
		{
			switch (enu_portID)
     4b2:	8a 81       	ldd	r24, Y+2	; 0x02
     4b4:	28 2f       	mov	r18, r24
     4b6:	30 e0       	ldi	r19, 0x00	; 0
     4b8:	38 87       	std	Y+8, r19	; 0x08
     4ba:	2f 83       	std	Y+7, r18	; 0x07
     4bc:	8f 81       	ldd	r24, Y+7	; 0x07
     4be:	98 85       	ldd	r25, Y+8	; 0x08
     4c0:	81 30       	cpi	r24, 0x01	; 1
     4c2:	91 05       	cpc	r25, r1
     4c4:	59 f1       	breq	.+86     	; 0x51c <DIO_writePin+0x98>
     4c6:	2f 81       	ldd	r18, Y+7	; 0x07
     4c8:	38 85       	ldd	r19, Y+8	; 0x08
     4ca:	22 30       	cpi	r18, 0x02	; 2
     4cc:	31 05       	cpc	r19, r1
     4ce:	2c f4       	brge	.+10     	; 0x4da <DIO_writePin+0x56>
     4d0:	8f 81       	ldd	r24, Y+7	; 0x07
     4d2:	98 85       	ldd	r25, Y+8	; 0x08
     4d4:	00 97       	sbiw	r24, 0x00	; 0
     4d6:	69 f0       	breq	.+26     	; 0x4f2 <DIO_writePin+0x6e>
     4d8:	60 c0       	rjmp	.+192    	; 0x59a <DIO_writePin+0x116>
     4da:	2f 81       	ldd	r18, Y+7	; 0x07
     4dc:	38 85       	ldd	r19, Y+8	; 0x08
     4de:	22 30       	cpi	r18, 0x02	; 2
     4e0:	31 05       	cpc	r19, r1
     4e2:	89 f1       	breq	.+98     	; 0x546 <DIO_writePin+0xc2>
     4e4:	8f 81       	ldd	r24, Y+7	; 0x07
     4e6:	98 85       	ldd	r25, Y+8	; 0x08
     4e8:	83 30       	cpi	r24, 0x03	; 3
     4ea:	91 05       	cpc	r25, r1
     4ec:	09 f4       	brne	.+2      	; 0x4f0 <DIO_writePin+0x6c>
     4ee:	40 c0       	rjmp	.+128    	; 0x570 <DIO_writePin+0xec>
     4f0:	54 c0       	rjmp	.+168    	; 0x59a <DIO_writePin+0x116>
			{
			case DIO_PORTA:
				SET_BIT(PORTA_DATA_R, enu_pinID);
     4f2:	ab e3       	ldi	r26, 0x3B	; 59
     4f4:	b0 e0       	ldi	r27, 0x00	; 0
     4f6:	eb e3       	ldi	r30, 0x3B	; 59
     4f8:	f0 e0       	ldi	r31, 0x00	; 0
     4fa:	80 81       	ld	r24, Z
     4fc:	48 2f       	mov	r20, r24
     4fe:	8b 81       	ldd	r24, Y+3	; 0x03
     500:	28 2f       	mov	r18, r24
     502:	30 e0       	ldi	r19, 0x00	; 0
     504:	81 e0       	ldi	r24, 0x01	; 1
     506:	90 e0       	ldi	r25, 0x00	; 0
     508:	02 2e       	mov	r0, r18
     50a:	02 c0       	rjmp	.+4      	; 0x510 <DIO_writePin+0x8c>
     50c:	88 0f       	add	r24, r24
     50e:	99 1f       	adc	r25, r25
     510:	0a 94       	dec	r0
     512:	e2 f7       	brpl	.-8      	; 0x50c <DIO_writePin+0x88>
     514:	84 2b       	or	r24, r20
     516:	8c 93       	st	X, r24
				enu_ErrorState = DIO_E_PARAM_VALID;
     518:	19 82       	std	Y+1, r1	; 0x01
     51a:	c6 c0       	rjmp	.+396    	; 0x6a8 <DIO_writePin+0x224>
				break;
			case DIO_PORTB:
				SET_BIT(PORTB_DATA_R, enu_pinID);
     51c:	a8 e3       	ldi	r26, 0x38	; 56
     51e:	b0 e0       	ldi	r27, 0x00	; 0
     520:	e8 e3       	ldi	r30, 0x38	; 56
     522:	f0 e0       	ldi	r31, 0x00	; 0
     524:	80 81       	ld	r24, Z
     526:	48 2f       	mov	r20, r24
     528:	8b 81       	ldd	r24, Y+3	; 0x03
     52a:	28 2f       	mov	r18, r24
     52c:	30 e0       	ldi	r19, 0x00	; 0
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	02 2e       	mov	r0, r18
     534:	02 c0       	rjmp	.+4      	; 0x53a <DIO_writePin+0xb6>
     536:	88 0f       	add	r24, r24
     538:	99 1f       	adc	r25, r25
     53a:	0a 94       	dec	r0
     53c:	e2 f7       	brpl	.-8      	; 0x536 <DIO_writePin+0xb2>
     53e:	84 2b       	or	r24, r20
     540:	8c 93       	st	X, r24
				enu_ErrorState = DIO_E_PARAM_VALID;
     542:	19 82       	std	Y+1, r1	; 0x01
     544:	b1 c0       	rjmp	.+354    	; 0x6a8 <DIO_writePin+0x224>
				break;
			case DIO_PORTC:
				SET_BIT(PORTC_DATA_R, enu_pinID);
     546:	a5 e3       	ldi	r26, 0x35	; 53
     548:	b0 e0       	ldi	r27, 0x00	; 0
     54a:	e5 e3       	ldi	r30, 0x35	; 53
     54c:	f0 e0       	ldi	r31, 0x00	; 0
     54e:	80 81       	ld	r24, Z
     550:	48 2f       	mov	r20, r24
     552:	8b 81       	ldd	r24, Y+3	; 0x03
     554:	28 2f       	mov	r18, r24
     556:	30 e0       	ldi	r19, 0x00	; 0
     558:	81 e0       	ldi	r24, 0x01	; 1
     55a:	90 e0       	ldi	r25, 0x00	; 0
     55c:	02 2e       	mov	r0, r18
     55e:	02 c0       	rjmp	.+4      	; 0x564 <DIO_writePin+0xe0>
     560:	88 0f       	add	r24, r24
     562:	99 1f       	adc	r25, r25
     564:	0a 94       	dec	r0
     566:	e2 f7       	brpl	.-8      	; 0x560 <DIO_writePin+0xdc>
     568:	84 2b       	or	r24, r20
     56a:	8c 93       	st	X, r24
				enu_ErrorState = DIO_E_PARAM_VALID;
     56c:	19 82       	std	Y+1, r1	; 0x01
     56e:	9c c0       	rjmp	.+312    	; 0x6a8 <DIO_writePin+0x224>
				break;
			case DIO_PORTD:
				SET_BIT(PORTD_DATA_R, enu_pinID);
     570:	a2 e3       	ldi	r26, 0x32	; 50
     572:	b0 e0       	ldi	r27, 0x00	; 0
     574:	e2 e3       	ldi	r30, 0x32	; 50
     576:	f0 e0       	ldi	r31, 0x00	; 0
     578:	80 81       	ld	r24, Z
     57a:	48 2f       	mov	r20, r24
     57c:	8b 81       	ldd	r24, Y+3	; 0x03
     57e:	28 2f       	mov	r18, r24
     580:	30 e0       	ldi	r19, 0x00	; 0
     582:	81 e0       	ldi	r24, 0x01	; 1
     584:	90 e0       	ldi	r25, 0x00	; 0
     586:	02 2e       	mov	r0, r18
     588:	02 c0       	rjmp	.+4      	; 0x58e <DIO_writePin+0x10a>
     58a:	88 0f       	add	r24, r24
     58c:	99 1f       	adc	r25, r25
     58e:	0a 94       	dec	r0
     590:	e2 f7       	brpl	.-8      	; 0x58a <DIO_writePin+0x106>
     592:	84 2b       	or	r24, r20
     594:	8c 93       	st	X, r24
				enu_ErrorState = DIO_E_PARAM_VALID;
     596:	19 82       	std	Y+1, r1	; 0x01
     598:	87 c0       	rjmp	.+270    	; 0x6a8 <DIO_writePin+0x224>
				break;
		    	default:
				enu_ErrorState = DIO_E_PARAM_INVALID_PORT_ID;	/* Invalid port id */
     59a:	81 e0       	ldi	r24, 0x01	; 1
     59c:	89 83       	std	Y+1, r24	; 0x01
     59e:	84 c0       	rjmp	.+264    	; 0x6a8 <DIO_writePin+0x224>
				break;
			}
		}
		else if (au8_pinValue == LOW)
     5a0:	8c 81       	ldd	r24, Y+4	; 0x04
     5a2:	88 23       	and	r24, r24
     5a4:	09 f0       	breq	.+2      	; 0x5a8 <DIO_writePin+0x124>
     5a6:	7b c0       	rjmp	.+246    	; 0x69e <DIO_writePin+0x21a>
		{
			switch (enu_portID)
     5a8:	8a 81       	ldd	r24, Y+2	; 0x02
     5aa:	28 2f       	mov	r18, r24
     5ac:	30 e0       	ldi	r19, 0x00	; 0
     5ae:	3e 83       	std	Y+6, r19	; 0x06
     5b0:	2d 83       	std	Y+5, r18	; 0x05
     5b2:	8d 81       	ldd	r24, Y+5	; 0x05
     5b4:	9e 81       	ldd	r25, Y+6	; 0x06
     5b6:	81 30       	cpi	r24, 0x01	; 1
     5b8:	91 05       	cpc	r25, r1
     5ba:	61 f1       	breq	.+88     	; 0x614 <DIO_writePin+0x190>
     5bc:	2d 81       	ldd	r18, Y+5	; 0x05
     5be:	3e 81       	ldd	r19, Y+6	; 0x06
     5c0:	22 30       	cpi	r18, 0x02	; 2
     5c2:	31 05       	cpc	r19, r1
     5c4:	2c f4       	brge	.+10     	; 0x5d0 <DIO_writePin+0x14c>
     5c6:	8d 81       	ldd	r24, Y+5	; 0x05
     5c8:	9e 81       	ldd	r25, Y+6	; 0x06
     5ca:	00 97       	sbiw	r24, 0x00	; 0
     5cc:	69 f0       	breq	.+26     	; 0x5e8 <DIO_writePin+0x164>
     5ce:	64 c0       	rjmp	.+200    	; 0x698 <DIO_writePin+0x214>
     5d0:	2d 81       	ldd	r18, Y+5	; 0x05
     5d2:	3e 81       	ldd	r19, Y+6	; 0x06
     5d4:	22 30       	cpi	r18, 0x02	; 2
     5d6:	31 05       	cpc	r19, r1
     5d8:	99 f1       	breq	.+102    	; 0x640 <DIO_writePin+0x1bc>
     5da:	8d 81       	ldd	r24, Y+5	; 0x05
     5dc:	9e 81       	ldd	r25, Y+6	; 0x06
     5de:	83 30       	cpi	r24, 0x03	; 3
     5e0:	91 05       	cpc	r25, r1
     5e2:	09 f4       	brne	.+2      	; 0x5e6 <DIO_writePin+0x162>
     5e4:	43 c0       	rjmp	.+134    	; 0x66c <DIO_writePin+0x1e8>
     5e6:	58 c0       	rjmp	.+176    	; 0x698 <DIO_writePin+0x214>
			{
			case DIO_PORTA:
				CLEAR_BIT(PORTA_DATA_R, enu_pinID);
     5e8:	ab e3       	ldi	r26, 0x3B	; 59
     5ea:	b0 e0       	ldi	r27, 0x00	; 0
     5ec:	eb e3       	ldi	r30, 0x3B	; 59
     5ee:	f0 e0       	ldi	r31, 0x00	; 0
     5f0:	80 81       	ld	r24, Z
     5f2:	48 2f       	mov	r20, r24
     5f4:	8b 81       	ldd	r24, Y+3	; 0x03
     5f6:	28 2f       	mov	r18, r24
     5f8:	30 e0       	ldi	r19, 0x00	; 0
     5fa:	81 e0       	ldi	r24, 0x01	; 1
     5fc:	90 e0       	ldi	r25, 0x00	; 0
     5fe:	02 2e       	mov	r0, r18
     600:	02 c0       	rjmp	.+4      	; 0x606 <DIO_writePin+0x182>
     602:	88 0f       	add	r24, r24
     604:	99 1f       	adc	r25, r25
     606:	0a 94       	dec	r0
     608:	e2 f7       	brpl	.-8      	; 0x602 <DIO_writePin+0x17e>
     60a:	80 95       	com	r24
     60c:	84 23       	and	r24, r20
     60e:	8c 93       	st	X, r24
				enu_ErrorState = DIO_E_PARAM_VALID;
     610:	19 82       	std	Y+1, r1	; 0x01
     612:	4a c0       	rjmp	.+148    	; 0x6a8 <DIO_writePin+0x224>
				break;
			case DIO_PORTB:
				CLEAR_BIT(PORTB_DATA_R, enu_pinID);
     614:	a8 e3       	ldi	r26, 0x38	; 56
     616:	b0 e0       	ldi	r27, 0x00	; 0
     618:	e8 e3       	ldi	r30, 0x38	; 56
     61a:	f0 e0       	ldi	r31, 0x00	; 0
     61c:	80 81       	ld	r24, Z
     61e:	48 2f       	mov	r20, r24
     620:	8b 81       	ldd	r24, Y+3	; 0x03
     622:	28 2f       	mov	r18, r24
     624:	30 e0       	ldi	r19, 0x00	; 0
     626:	81 e0       	ldi	r24, 0x01	; 1
     628:	90 e0       	ldi	r25, 0x00	; 0
     62a:	02 2e       	mov	r0, r18
     62c:	02 c0       	rjmp	.+4      	; 0x632 <DIO_writePin+0x1ae>
     62e:	88 0f       	add	r24, r24
     630:	99 1f       	adc	r25, r25
     632:	0a 94       	dec	r0
     634:	e2 f7       	brpl	.-8      	; 0x62e <DIO_writePin+0x1aa>
     636:	80 95       	com	r24
     638:	84 23       	and	r24, r20
     63a:	8c 93       	st	X, r24
				enu_ErrorState = DIO_E_PARAM_VALID;
     63c:	19 82       	std	Y+1, r1	; 0x01
     63e:	34 c0       	rjmp	.+104    	; 0x6a8 <DIO_writePin+0x224>
				break;
			case DIO_PORTC:
				CLEAR_BIT(PORTC_DATA_R, enu_pinID);
     640:	a5 e3       	ldi	r26, 0x35	; 53
     642:	b0 e0       	ldi	r27, 0x00	; 0
     644:	e5 e3       	ldi	r30, 0x35	; 53
     646:	f0 e0       	ldi	r31, 0x00	; 0
     648:	80 81       	ld	r24, Z
     64a:	48 2f       	mov	r20, r24
     64c:	8b 81       	ldd	r24, Y+3	; 0x03
     64e:	28 2f       	mov	r18, r24
     650:	30 e0       	ldi	r19, 0x00	; 0
     652:	81 e0       	ldi	r24, 0x01	; 1
     654:	90 e0       	ldi	r25, 0x00	; 0
     656:	02 2e       	mov	r0, r18
     658:	02 c0       	rjmp	.+4      	; 0x65e <DIO_writePin+0x1da>
     65a:	88 0f       	add	r24, r24
     65c:	99 1f       	adc	r25, r25
     65e:	0a 94       	dec	r0
     660:	e2 f7       	brpl	.-8      	; 0x65a <DIO_writePin+0x1d6>
     662:	80 95       	com	r24
     664:	84 23       	and	r24, r20
     666:	8c 93       	st	X, r24
				enu_ErrorState = DIO_E_PARAM_VALID;
     668:	19 82       	std	Y+1, r1	; 0x01
     66a:	1e c0       	rjmp	.+60     	; 0x6a8 <DIO_writePin+0x224>
				break;
			case DIO_PORTD:
				CLEAR_BIT(PORTD_DATA_R, enu_pinID);
     66c:	a2 e3       	ldi	r26, 0x32	; 50
     66e:	b0 e0       	ldi	r27, 0x00	; 0
     670:	e2 e3       	ldi	r30, 0x32	; 50
     672:	f0 e0       	ldi	r31, 0x00	; 0
     674:	80 81       	ld	r24, Z
     676:	48 2f       	mov	r20, r24
     678:	8b 81       	ldd	r24, Y+3	; 0x03
     67a:	28 2f       	mov	r18, r24
     67c:	30 e0       	ldi	r19, 0x00	; 0
     67e:	81 e0       	ldi	r24, 0x01	; 1
     680:	90 e0       	ldi	r25, 0x00	; 0
     682:	02 2e       	mov	r0, r18
     684:	02 c0       	rjmp	.+4      	; 0x68a <DIO_writePin+0x206>
     686:	88 0f       	add	r24, r24
     688:	99 1f       	adc	r25, r25
     68a:	0a 94       	dec	r0
     68c:	e2 f7       	brpl	.-8      	; 0x686 <DIO_writePin+0x202>
     68e:	80 95       	com	r24
     690:	84 23       	and	r24, r20
     692:	8c 93       	st	X, r24
				enu_ErrorState = DIO_E_PARAM_VALID;
     694:	19 82       	std	Y+1, r1	; 0x01
     696:	08 c0       	rjmp	.+16     	; 0x6a8 <DIO_writePin+0x224>
				break;
		   	 default:
				enu_ErrorState = DIO_E_PARAM_INVALID_PORT_ID;	/* Invalid port id */
     698:	81 e0       	ldi	r24, 0x01	; 1
     69a:	89 83       	std	Y+1, r24	; 0x01
     69c:	05 c0       	rjmp	.+10     	; 0x6a8 <DIO_writePin+0x224>
				break;
			}
		}
		else
        {
			enu_ErrorState = DIO_E_PARAM_INVALID_PORT_DIR;	/* Invalid port direction */
     69e:	84 e0       	ldi	r24, 0x04	; 4
     6a0:	89 83       	std	Y+1, r24	; 0x01
     6a2:	02 c0       	rjmp	.+4      	; 0x6a8 <DIO_writePin+0x224>
		}
	}
	else
	{
		enu_ErrorState = DIO_E_PARAM_INVALID_PIN_ID;	/* Invalid pin id */
     6a4:	82 e0       	ldi	r24, 0x02	; 2
     6a6:	89 83       	std	Y+1, r24	; 0x01
	}
	return enu_ErrorState;
     6a8:	89 81       	ldd	r24, Y+1	; 0x01
}
     6aa:	28 96       	adiw	r28, 0x08	; 8
     6ac:	0f b6       	in	r0, 0x3f	; 63
     6ae:	f8 94       	cli
     6b0:	de bf       	out	0x3e, r29	; 62
     6b2:	0f be       	out	0x3f, r0	; 63
     6b4:	cd bf       	out	0x3d, r28	; 61
     6b6:	cf 91       	pop	r28
     6b8:	df 91       	pop	r29
     6ba:	08 95       	ret

000006bc <DIO_readPort>:
 * [in/out]	  None
 *
 * [Returns]:     Error State
 ******************************************************************************/
enuDIO_E_STATE_t DIO_readPort(enuDIO_PortId_t enu_portID, uint8_t * ptr_portState)
{
     6bc:	df 93       	push	r29
     6be:	cf 93       	push	r28
     6c0:	00 d0       	rcall	.+0      	; 0x6c2 <DIO_readPort+0x6>
     6c2:	00 d0       	rcall	.+0      	; 0x6c4 <DIO_readPort+0x8>
     6c4:	00 d0       	rcall	.+0      	; 0x6c6 <DIO_readPort+0xa>
     6c6:	cd b7       	in	r28, 0x3d	; 61
     6c8:	de b7       	in	r29, 0x3e	; 62
     6ca:	8a 83       	std	Y+2, r24	; 0x02
     6cc:	7c 83       	std	Y+4, r23	; 0x04
     6ce:	6b 83       	std	Y+3, r22	; 0x03
	enuDIO_E_STATE_t enu_ErrorState = E_NOT_OK;
     6d0:	81 e0       	ldi	r24, 0x01	; 1
     6d2:	89 83       	std	Y+1, r24	; 0x01

	/* Check if the pointer is NULL pointer or not */
	if(ptr_portState == NULL_PTR)
     6d4:	8b 81       	ldd	r24, Y+3	; 0x03
     6d6:	9c 81       	ldd	r25, Y+4	; 0x04
     6d8:	00 97       	sbiw	r24, 0x00	; 0
     6da:	19 f4       	brne	.+6      	; 0x6e2 <DIO_readPort+0x26>
    	{
		enu_ErrorState = DIO_E_PARAM_POINTER;	/* Invalid pointer */
     6dc:	85 e0       	ldi	r24, 0x05	; 5
     6de:	89 83       	std	Y+1, r24	; 0x01
     6e0:	41 c0       	rjmp	.+130    	; 0x764 <DIO_readPort+0xa8>
	}
	else
	{
		switch (enu_portID)
     6e2:	8a 81       	ldd	r24, Y+2	; 0x02
     6e4:	28 2f       	mov	r18, r24
     6e6:	30 e0       	ldi	r19, 0x00	; 0
     6e8:	3e 83       	std	Y+6, r19	; 0x06
     6ea:	2d 83       	std	Y+5, r18	; 0x05
     6ec:	8d 81       	ldd	r24, Y+5	; 0x05
     6ee:	9e 81       	ldd	r25, Y+6	; 0x06
     6f0:	81 30       	cpi	r24, 0x01	; 1
     6f2:	91 05       	cpc	r25, r1
     6f4:	e9 f0       	breq	.+58     	; 0x730 <DIO_readPort+0x74>
     6f6:	2d 81       	ldd	r18, Y+5	; 0x05
     6f8:	3e 81       	ldd	r19, Y+6	; 0x06
     6fa:	22 30       	cpi	r18, 0x02	; 2
     6fc:	31 05       	cpc	r19, r1
     6fe:	2c f4       	brge	.+10     	; 0x70a <DIO_readPort+0x4e>
     700:	8d 81       	ldd	r24, Y+5	; 0x05
     702:	9e 81       	ldd	r25, Y+6	; 0x06
     704:	00 97       	sbiw	r24, 0x00	; 0
     706:	61 f0       	breq	.+24     	; 0x720 <DIO_readPort+0x64>
     708:	2b c0       	rjmp	.+86     	; 0x760 <DIO_readPort+0xa4>
     70a:	2d 81       	ldd	r18, Y+5	; 0x05
     70c:	3e 81       	ldd	r19, Y+6	; 0x06
     70e:	22 30       	cpi	r18, 0x02	; 2
     710:	31 05       	cpc	r19, r1
     712:	b1 f0       	breq	.+44     	; 0x740 <DIO_readPort+0x84>
     714:	8d 81       	ldd	r24, Y+5	; 0x05
     716:	9e 81       	ldd	r25, Y+6	; 0x06
     718:	83 30       	cpi	r24, 0x03	; 3
     71a:	91 05       	cpc	r25, r1
     71c:	c9 f0       	breq	.+50     	; 0x750 <DIO_readPort+0x94>
     71e:	20 c0       	rjmp	.+64     	; 0x760 <DIO_readPort+0xa4>
		{
		case DIO_PORTA:
			*ptr_portState = PINA_INPUT_R;
     720:	e9 e3       	ldi	r30, 0x39	; 57
     722:	f0 e0       	ldi	r31, 0x00	; 0
     724:	80 81       	ld	r24, Z
     726:	eb 81       	ldd	r30, Y+3	; 0x03
     728:	fc 81       	ldd	r31, Y+4	; 0x04
     72a:	80 83       	st	Z, r24
			enu_ErrorState = DIO_E_PARAM_VALID;
     72c:	19 82       	std	Y+1, r1	; 0x01
     72e:	1a c0       	rjmp	.+52     	; 0x764 <DIO_readPort+0xa8>
			break;
		case DIO_PORTB:
			*ptr_portState = PINB_INPUT_R;
     730:	e6 e3       	ldi	r30, 0x36	; 54
     732:	f0 e0       	ldi	r31, 0x00	; 0
     734:	80 81       	ld	r24, Z
     736:	eb 81       	ldd	r30, Y+3	; 0x03
     738:	fc 81       	ldd	r31, Y+4	; 0x04
     73a:	80 83       	st	Z, r24
			enu_ErrorState = DIO_E_PARAM_VALID;;
     73c:	19 82       	std	Y+1, r1	; 0x01
     73e:	12 c0       	rjmp	.+36     	; 0x764 <DIO_readPort+0xa8>
			break;
		case DIO_PORTC:
			*ptr_portState = PINC_INPUT_R;
     740:	e3 e3       	ldi	r30, 0x33	; 51
     742:	f0 e0       	ldi	r31, 0x00	; 0
     744:	80 81       	ld	r24, Z
     746:	eb 81       	ldd	r30, Y+3	; 0x03
     748:	fc 81       	ldd	r31, Y+4	; 0x04
     74a:	80 83       	st	Z, r24
			enu_ErrorState = DIO_E_PARAM_VALID;
     74c:	19 82       	std	Y+1, r1	; 0x01
     74e:	0a c0       	rjmp	.+20     	; 0x764 <DIO_readPort+0xa8>
			break;
		case DIO_PORTD:
			*ptr_portState = PIND_INPUT_R;
     750:	e0 e3       	ldi	r30, 0x30	; 48
     752:	f0 e0       	ldi	r31, 0x00	; 0
     754:	80 81       	ld	r24, Z
     756:	eb 81       	ldd	r30, Y+3	; 0x03
     758:	fc 81       	ldd	r31, Y+4	; 0x04
     75a:	80 83       	st	Z, r24
			enu_ErrorState = DIO_E_PARAM_VALID;
     75c:	19 82       	std	Y+1, r1	; 0x01
     75e:	02 c0       	rjmp	.+4      	; 0x764 <DIO_readPort+0xa8>
			break;
		default:
			enu_ErrorState = DIO_E_PARAM_INVALID_PORT_ID;	/* Invalid port id */
     760:	81 e0       	ldi	r24, 0x01	; 1
     762:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}
	return enu_ErrorState;
     764:	89 81       	ldd	r24, Y+1	; 0x01
}
     766:	26 96       	adiw	r28, 0x06	; 6
     768:	0f b6       	in	r0, 0x3f	; 63
     76a:	f8 94       	cli
     76c:	de bf       	out	0x3e, r29	; 62
     76e:	0f be       	out	0x3f, r0	; 63
     770:	cd bf       	out	0x3d, r28	; 61
     772:	cf 91       	pop	r28
     774:	df 91       	pop	r29
     776:	08 95       	ret

00000778 <DIO_readPin>:
 * [in/out]	  None
 *
 * [Returns]:     Error State
 ******************************************************************************/
enuDIO_E_STATE_t DIO_readPin(enuDIO_PortId_t enu_portID, enuDIO_PinId_t enu_pinID, uint8_t * ptr_pinState)
{
     778:	df 93       	push	r29
     77a:	cf 93       	push	r28
     77c:	cd b7       	in	r28, 0x3d	; 61
     77e:	de b7       	in	r29, 0x3e	; 62
     780:	27 97       	sbiw	r28, 0x07	; 7
     782:	0f b6       	in	r0, 0x3f	; 63
     784:	f8 94       	cli
     786:	de bf       	out	0x3e, r29	; 62
     788:	0f be       	out	0x3f, r0	; 63
     78a:	cd bf       	out	0x3d, r28	; 61
     78c:	8a 83       	std	Y+2, r24	; 0x02
     78e:	6b 83       	std	Y+3, r22	; 0x03
     790:	5d 83       	std	Y+5, r21	; 0x05
     792:	4c 83       	std	Y+4, r20	; 0x04
	enuDIO_E_STATE_t enu_ErrorState = E_NOT_OK;
     794:	81 e0       	ldi	r24, 0x01	; 1
     796:	89 83       	std	Y+1, r24	; 0x01

	/* Check if the pointer is NULL pointer or not */
	if(ptr_pinState == NULL_PTR)
     798:	8c 81       	ldd	r24, Y+4	; 0x04
     79a:	9d 81       	ldd	r25, Y+5	; 0x05
     79c:	00 97       	sbiw	r24, 0x00	; 0
     79e:	19 f4       	brne	.+6      	; 0x7a6 <DIO_readPin+0x2e>
   	 {
		enu_ErrorState = DIO_E_PARAM_POINTER;
     7a0:	85 e0       	ldi	r24, 0x05	; 5
     7a2:	89 83       	std	Y+1, r24	; 0x01
     7a4:	af c0       	rjmp	.+350    	; 0x904 <__stack+0xa5>
	}
	else
	{
		if((enu_pinID >= PIN_0) && (enu_pinID <= PIN_7))
     7a6:	8b 81       	ldd	r24, Y+3	; 0x03
     7a8:	88 30       	cpi	r24, 0x08	; 8
     7aa:	08 f0       	brcs	.+2      	; 0x7ae <DIO_readPin+0x36>
     7ac:	a9 c0       	rjmp	.+338    	; 0x900 <__stack+0xa1>
		{
		    switch (enu_portID)
     7ae:	8a 81       	ldd	r24, Y+2	; 0x02
     7b0:	28 2f       	mov	r18, r24
     7b2:	30 e0       	ldi	r19, 0x00	; 0
     7b4:	3f 83       	std	Y+7, r19	; 0x07
     7b6:	2e 83       	std	Y+6, r18	; 0x06
     7b8:	4e 81       	ldd	r20, Y+6	; 0x06
     7ba:	5f 81       	ldd	r21, Y+7	; 0x07
     7bc:	41 30       	cpi	r20, 0x01	; 1
     7be:	51 05       	cpc	r21, r1
     7c0:	c9 f1       	breq	.+114    	; 0x834 <DIO_readPin+0xbc>
     7c2:	8e 81       	ldd	r24, Y+6	; 0x06
     7c4:	9f 81       	ldd	r25, Y+7	; 0x07
     7c6:	82 30       	cpi	r24, 0x02	; 2
     7c8:	91 05       	cpc	r25, r1
     7ca:	34 f4       	brge	.+12     	; 0x7d8 <DIO_readPin+0x60>
     7cc:	2e 81       	ldd	r18, Y+6	; 0x06
     7ce:	3f 81       	ldd	r19, Y+7	; 0x07
     7d0:	21 15       	cp	r18, r1
     7d2:	31 05       	cpc	r19, r1
     7d4:	71 f0       	breq	.+28     	; 0x7f2 <DIO_readPin+0x7a>
     7d6:	91 c0       	rjmp	.+290    	; 0x8fa <__stack+0x9b>
     7d8:	4e 81       	ldd	r20, Y+6	; 0x06
     7da:	5f 81       	ldd	r21, Y+7	; 0x07
     7dc:	42 30       	cpi	r20, 0x02	; 2
     7de:	51 05       	cpc	r21, r1
     7e0:	09 f4       	brne	.+2      	; 0x7e4 <DIO_readPin+0x6c>
     7e2:	49 c0       	rjmp	.+146    	; 0x876 <__stack+0x17>
     7e4:	8e 81       	ldd	r24, Y+6	; 0x06
     7e6:	9f 81       	ldd	r25, Y+7	; 0x07
     7e8:	83 30       	cpi	r24, 0x03	; 3
     7ea:	91 05       	cpc	r25, r1
     7ec:	09 f4       	brne	.+2      	; 0x7f0 <DIO_readPin+0x78>
     7ee:	64 c0       	rjmp	.+200    	; 0x8b8 <__stack+0x59>
     7f0:	84 c0       	rjmp	.+264    	; 0x8fa <__stack+0x9b>
		    {
		    case DIO_PORTA:
			*ptr_pinState = READ_BIT(PINA_INPUT_R, enu_pinID);
     7f2:	e9 e3       	ldi	r30, 0x39	; 57
     7f4:	f0 e0       	ldi	r31, 0x00	; 0
     7f6:	80 81       	ld	r24, Z
     7f8:	48 2f       	mov	r20, r24
     7fa:	50 e0       	ldi	r21, 0x00	; 0
     7fc:	8b 81       	ldd	r24, Y+3	; 0x03
     7fe:	28 2f       	mov	r18, r24
     800:	30 e0       	ldi	r19, 0x00	; 0
     802:	81 e0       	ldi	r24, 0x01	; 1
     804:	90 e0       	ldi	r25, 0x00	; 0
     806:	02 c0       	rjmp	.+4      	; 0x80c <DIO_readPin+0x94>
     808:	88 0f       	add	r24, r24
     80a:	99 1f       	adc	r25, r25
     80c:	2a 95       	dec	r18
     80e:	e2 f7       	brpl	.-8      	; 0x808 <DIO_readPin+0x90>
     810:	9a 01       	movw	r18, r20
     812:	28 23       	and	r18, r24
     814:	39 23       	and	r19, r25
     816:	8b 81       	ldd	r24, Y+3	; 0x03
     818:	88 2f       	mov	r24, r24
     81a:	90 e0       	ldi	r25, 0x00	; 0
     81c:	a9 01       	movw	r20, r18
     81e:	02 c0       	rjmp	.+4      	; 0x824 <DIO_readPin+0xac>
     820:	55 95       	asr	r21
     822:	47 95       	ror	r20
     824:	8a 95       	dec	r24
     826:	e2 f7       	brpl	.-8      	; 0x820 <DIO_readPin+0xa8>
     828:	ca 01       	movw	r24, r20
     82a:	ec 81       	ldd	r30, Y+4	; 0x04
     82c:	fd 81       	ldd	r31, Y+5	; 0x05
     82e:	80 83       	st	Z, r24
			enu_ErrorState = DIO_E_PARAM_VALID;
     830:	19 82       	std	Y+1, r1	; 0x01
     832:	68 c0       	rjmp	.+208    	; 0x904 <__stack+0xa5>
			break;
		    case DIO_PORTB:
			*ptr_pinState = READ_BIT(PINB_INPUT_R, enu_pinID);
     834:	e6 e3       	ldi	r30, 0x36	; 54
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	80 81       	ld	r24, Z
     83a:	48 2f       	mov	r20, r24
     83c:	50 e0       	ldi	r21, 0x00	; 0
     83e:	8b 81       	ldd	r24, Y+3	; 0x03
     840:	28 2f       	mov	r18, r24
     842:	30 e0       	ldi	r19, 0x00	; 0
     844:	81 e0       	ldi	r24, 0x01	; 1
     846:	90 e0       	ldi	r25, 0x00	; 0
     848:	02 c0       	rjmp	.+4      	; 0x84e <DIO_readPin+0xd6>
     84a:	88 0f       	add	r24, r24
     84c:	99 1f       	adc	r25, r25
     84e:	2a 95       	dec	r18
     850:	e2 f7       	brpl	.-8      	; 0x84a <DIO_readPin+0xd2>
     852:	9a 01       	movw	r18, r20
     854:	28 23       	and	r18, r24
     856:	39 23       	and	r19, r25
     858:	8b 81       	ldd	r24, Y+3	; 0x03
     85a:	88 2f       	mov	r24, r24
     85c:	90 e0       	ldi	r25, 0x00	; 0
     85e:	a9 01       	movw	r20, r18
     860:	02 c0       	rjmp	.+4      	; 0x866 <__stack+0x7>
     862:	55 95       	asr	r21
     864:	47 95       	ror	r20
     866:	8a 95       	dec	r24
     868:	e2 f7       	brpl	.-8      	; 0x862 <__stack+0x3>
     86a:	ca 01       	movw	r24, r20
     86c:	ec 81       	ldd	r30, Y+4	; 0x04
     86e:	fd 81       	ldd	r31, Y+5	; 0x05
     870:	80 83       	st	Z, r24
			enu_ErrorState = DIO_E_PARAM_VALID;
     872:	19 82       	std	Y+1, r1	; 0x01
     874:	47 c0       	rjmp	.+142    	; 0x904 <__stack+0xa5>
			break;
		    case DIO_PORTC:
			*ptr_pinState = READ_BIT(PINC_INPUT_R, enu_pinID);
     876:	e3 e3       	ldi	r30, 0x33	; 51
     878:	f0 e0       	ldi	r31, 0x00	; 0
     87a:	80 81       	ld	r24, Z
     87c:	48 2f       	mov	r20, r24
     87e:	50 e0       	ldi	r21, 0x00	; 0
     880:	8b 81       	ldd	r24, Y+3	; 0x03
     882:	28 2f       	mov	r18, r24
     884:	30 e0       	ldi	r19, 0x00	; 0
     886:	81 e0       	ldi	r24, 0x01	; 1
     888:	90 e0       	ldi	r25, 0x00	; 0
     88a:	02 c0       	rjmp	.+4      	; 0x890 <__stack+0x31>
     88c:	88 0f       	add	r24, r24
     88e:	99 1f       	adc	r25, r25
     890:	2a 95       	dec	r18
     892:	e2 f7       	brpl	.-8      	; 0x88c <__stack+0x2d>
     894:	9a 01       	movw	r18, r20
     896:	28 23       	and	r18, r24
     898:	39 23       	and	r19, r25
     89a:	8b 81       	ldd	r24, Y+3	; 0x03
     89c:	88 2f       	mov	r24, r24
     89e:	90 e0       	ldi	r25, 0x00	; 0
     8a0:	a9 01       	movw	r20, r18
     8a2:	02 c0       	rjmp	.+4      	; 0x8a8 <__stack+0x49>
     8a4:	55 95       	asr	r21
     8a6:	47 95       	ror	r20
     8a8:	8a 95       	dec	r24
     8aa:	e2 f7       	brpl	.-8      	; 0x8a4 <__stack+0x45>
     8ac:	ca 01       	movw	r24, r20
     8ae:	ec 81       	ldd	r30, Y+4	; 0x04
     8b0:	fd 81       	ldd	r31, Y+5	; 0x05
     8b2:	80 83       	st	Z, r24
			enu_ErrorState = DIO_E_PARAM_VALID;
     8b4:	19 82       	std	Y+1, r1	; 0x01
     8b6:	26 c0       	rjmp	.+76     	; 0x904 <__stack+0xa5>
			break;
		    case DIO_PORTD:
			*ptr_pinState = READ_BIT(PIND_INPUT_R, enu_pinID);
     8b8:	e0 e3       	ldi	r30, 0x30	; 48
     8ba:	f0 e0       	ldi	r31, 0x00	; 0
     8bc:	80 81       	ld	r24, Z
     8be:	48 2f       	mov	r20, r24
     8c0:	50 e0       	ldi	r21, 0x00	; 0
     8c2:	8b 81       	ldd	r24, Y+3	; 0x03
     8c4:	28 2f       	mov	r18, r24
     8c6:	30 e0       	ldi	r19, 0x00	; 0
     8c8:	81 e0       	ldi	r24, 0x01	; 1
     8ca:	90 e0       	ldi	r25, 0x00	; 0
     8cc:	02 c0       	rjmp	.+4      	; 0x8d2 <__stack+0x73>
     8ce:	88 0f       	add	r24, r24
     8d0:	99 1f       	adc	r25, r25
     8d2:	2a 95       	dec	r18
     8d4:	e2 f7       	brpl	.-8      	; 0x8ce <__stack+0x6f>
     8d6:	9a 01       	movw	r18, r20
     8d8:	28 23       	and	r18, r24
     8da:	39 23       	and	r19, r25
     8dc:	8b 81       	ldd	r24, Y+3	; 0x03
     8de:	88 2f       	mov	r24, r24
     8e0:	90 e0       	ldi	r25, 0x00	; 0
     8e2:	a9 01       	movw	r20, r18
     8e4:	02 c0       	rjmp	.+4      	; 0x8ea <__stack+0x8b>
     8e6:	55 95       	asr	r21
     8e8:	47 95       	ror	r20
     8ea:	8a 95       	dec	r24
     8ec:	e2 f7       	brpl	.-8      	; 0x8e6 <__stack+0x87>
     8ee:	ca 01       	movw	r24, r20
     8f0:	ec 81       	ldd	r30, Y+4	; 0x04
     8f2:	fd 81       	ldd	r31, Y+5	; 0x05
     8f4:	80 83       	st	Z, r24
			enu_ErrorState = DIO_E_PARAM_VALID;
     8f6:	19 82       	std	Y+1, r1	; 0x01
     8f8:	05 c0       	rjmp	.+10     	; 0x904 <__stack+0xa5>
			break;
		    default:
			enu_ErrorState = DIO_E_PARAM_INVALID_PORT_ID;	/* Invalid port id */
     8fa:	81 e0       	ldi	r24, 0x01	; 1
     8fc:	89 83       	std	Y+1, r24	; 0x01
     8fe:	02 c0       	rjmp	.+4      	; 0x904 <__stack+0xa5>
			break;
		    }
		}
		else
		{
			enu_ErrorState = DIO_E_PARAM_INVALID_PIN_ID;	/* Invalid pin id */
     900:	82 e0       	ldi	r24, 0x02	; 2
     902:	89 83       	std	Y+1, r24	; 0x01
		}
	}
    return enu_ErrorState;
     904:	89 81       	ldd	r24, Y+1	; 0x01
}
     906:	27 96       	adiw	r28, 0x07	; 7
     908:	0f b6       	in	r0, 0x3f	; 63
     90a:	f8 94       	cli
     90c:	de bf       	out	0x3e, r29	; 62
     90e:	0f be       	out	0x3f, r0	; 63
     910:	cd bf       	out	0x3d, r28	; 61
     912:	cf 91       	pop	r28
     914:	df 91       	pop	r29
     916:	08 95       	ret

00000918 <DIO_TogglePin>:
 * [in/out]	  None
 *
 * [Returns]:     Error State
 ******************************************************************************/
enuDIO_E_STATE_t DIO_TogglePin(enuDIO_PortId_t enu_portID, enuDIO_PinId_t enu_pinID)
{
     918:	df 93       	push	r29
     91a:	cf 93       	push	r28
     91c:	00 d0       	rcall	.+0      	; 0x91e <DIO_TogglePin+0x6>
     91e:	00 d0       	rcall	.+0      	; 0x920 <DIO_TogglePin+0x8>
     920:	0f 92       	push	r0
     922:	cd b7       	in	r28, 0x3d	; 61
     924:	de b7       	in	r29, 0x3e	; 62
     926:	8a 83       	std	Y+2, r24	; 0x02
     928:	6b 83       	std	Y+3, r22	; 0x03
	enuDIO_E_STATE_t enu_ErrorState = E_NOT_OK;
     92a:	81 e0       	ldi	r24, 0x01	; 1
     92c:	89 83       	std	Y+1, r24	; 0x01

	/* Check if the pointer is NULL pointer or not */
    if ((enu_pinID >= PIN_0) && (enu_pinID <= PIN_7))
     92e:	8b 81       	ldd	r24, Y+3	; 0x03
     930:	88 30       	cpi	r24, 0x08	; 8
     932:	08 f0       	brcs	.+2      	; 0x936 <DIO_TogglePin+0x1e>
     934:	77 c0       	rjmp	.+238    	; 0xa24 <DIO_TogglePin+0x10c>
    {
        switch (enu_portID)
     936:	8a 81       	ldd	r24, Y+2	; 0x02
     938:	28 2f       	mov	r18, r24
     93a:	30 e0       	ldi	r19, 0x00	; 0
     93c:	3d 83       	std	Y+5, r19	; 0x05
     93e:	2c 83       	std	Y+4, r18	; 0x04
     940:	8c 81       	ldd	r24, Y+4	; 0x04
     942:	9d 81       	ldd	r25, Y+5	; 0x05
     944:	81 30       	cpi	r24, 0x01	; 1
     946:	91 05       	cpc	r25, r1
     948:	59 f1       	breq	.+86     	; 0x9a0 <DIO_TogglePin+0x88>
     94a:	2c 81       	ldd	r18, Y+4	; 0x04
     94c:	3d 81       	ldd	r19, Y+5	; 0x05
     94e:	22 30       	cpi	r18, 0x02	; 2
     950:	31 05       	cpc	r19, r1
     952:	2c f4       	brge	.+10     	; 0x95e <DIO_TogglePin+0x46>
     954:	8c 81       	ldd	r24, Y+4	; 0x04
     956:	9d 81       	ldd	r25, Y+5	; 0x05
     958:	00 97       	sbiw	r24, 0x00	; 0
     95a:	69 f0       	breq	.+26     	; 0x976 <DIO_TogglePin+0x5e>
     95c:	60 c0       	rjmp	.+192    	; 0xa1e <DIO_TogglePin+0x106>
     95e:	2c 81       	ldd	r18, Y+4	; 0x04
     960:	3d 81       	ldd	r19, Y+5	; 0x05
     962:	22 30       	cpi	r18, 0x02	; 2
     964:	31 05       	cpc	r19, r1
     966:	89 f1       	breq	.+98     	; 0x9ca <DIO_TogglePin+0xb2>
     968:	8c 81       	ldd	r24, Y+4	; 0x04
     96a:	9d 81       	ldd	r25, Y+5	; 0x05
     96c:	83 30       	cpi	r24, 0x03	; 3
     96e:	91 05       	cpc	r25, r1
     970:	09 f4       	brne	.+2      	; 0x974 <DIO_TogglePin+0x5c>
     972:	40 c0       	rjmp	.+128    	; 0x9f4 <DIO_TogglePin+0xdc>
     974:	54 c0       	rjmp	.+168    	; 0xa1e <DIO_TogglePin+0x106>
        {
        case DIO_PORTA:
            TOGGLE_BIT(PORTA_DATA_R, enu_pinID);
     976:	ab e3       	ldi	r26, 0x3B	; 59
     978:	b0 e0       	ldi	r27, 0x00	; 0
     97a:	eb e3       	ldi	r30, 0x3B	; 59
     97c:	f0 e0       	ldi	r31, 0x00	; 0
     97e:	80 81       	ld	r24, Z
     980:	48 2f       	mov	r20, r24
     982:	8b 81       	ldd	r24, Y+3	; 0x03
     984:	28 2f       	mov	r18, r24
     986:	30 e0       	ldi	r19, 0x00	; 0
     988:	81 e0       	ldi	r24, 0x01	; 1
     98a:	90 e0       	ldi	r25, 0x00	; 0
     98c:	02 2e       	mov	r0, r18
     98e:	02 c0       	rjmp	.+4      	; 0x994 <DIO_TogglePin+0x7c>
     990:	88 0f       	add	r24, r24
     992:	99 1f       	adc	r25, r25
     994:	0a 94       	dec	r0
     996:	e2 f7       	brpl	.-8      	; 0x990 <DIO_TogglePin+0x78>
     998:	84 27       	eor	r24, r20
     99a:	8c 93       	st	X, r24
            enu_ErrorState = DIO_E_PARAM_VALID;
     99c:	19 82       	std	Y+1, r1	; 0x01
     99e:	44 c0       	rjmp	.+136    	; 0xa28 <DIO_TogglePin+0x110>
            break;
        case DIO_PORTB:
        	TOGGLE_BIT(PORTB_DATA_R, enu_pinID);
     9a0:	a8 e3       	ldi	r26, 0x38	; 56
     9a2:	b0 e0       	ldi	r27, 0x00	; 0
     9a4:	e8 e3       	ldi	r30, 0x38	; 56
     9a6:	f0 e0       	ldi	r31, 0x00	; 0
     9a8:	80 81       	ld	r24, Z
     9aa:	48 2f       	mov	r20, r24
     9ac:	8b 81       	ldd	r24, Y+3	; 0x03
     9ae:	28 2f       	mov	r18, r24
     9b0:	30 e0       	ldi	r19, 0x00	; 0
     9b2:	81 e0       	ldi	r24, 0x01	; 1
     9b4:	90 e0       	ldi	r25, 0x00	; 0
     9b6:	02 2e       	mov	r0, r18
     9b8:	02 c0       	rjmp	.+4      	; 0x9be <DIO_TogglePin+0xa6>
     9ba:	88 0f       	add	r24, r24
     9bc:	99 1f       	adc	r25, r25
     9be:	0a 94       	dec	r0
     9c0:	e2 f7       	brpl	.-8      	; 0x9ba <DIO_TogglePin+0xa2>
     9c2:	84 27       	eor	r24, r20
     9c4:	8c 93       	st	X, r24
            enu_ErrorState = DIO_E_PARAM_VALID;
     9c6:	19 82       	std	Y+1, r1	; 0x01
     9c8:	2f c0       	rjmp	.+94     	; 0xa28 <DIO_TogglePin+0x110>
            break;
        case DIO_PORTC:
        	TOGGLE_BIT(PORTC_DATA_R, enu_pinID);
     9ca:	a5 e3       	ldi	r26, 0x35	; 53
     9cc:	b0 e0       	ldi	r27, 0x00	; 0
     9ce:	e5 e3       	ldi	r30, 0x35	; 53
     9d0:	f0 e0       	ldi	r31, 0x00	; 0
     9d2:	80 81       	ld	r24, Z
     9d4:	48 2f       	mov	r20, r24
     9d6:	8b 81       	ldd	r24, Y+3	; 0x03
     9d8:	28 2f       	mov	r18, r24
     9da:	30 e0       	ldi	r19, 0x00	; 0
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	02 2e       	mov	r0, r18
     9e2:	02 c0       	rjmp	.+4      	; 0x9e8 <DIO_TogglePin+0xd0>
     9e4:	88 0f       	add	r24, r24
     9e6:	99 1f       	adc	r25, r25
     9e8:	0a 94       	dec	r0
     9ea:	e2 f7       	brpl	.-8      	; 0x9e4 <DIO_TogglePin+0xcc>
     9ec:	84 27       	eor	r24, r20
     9ee:	8c 93       	st	X, r24
            enu_ErrorState = DIO_E_PARAM_VALID;
     9f0:	19 82       	std	Y+1, r1	; 0x01
     9f2:	1a c0       	rjmp	.+52     	; 0xa28 <DIO_TogglePin+0x110>
            break;
        case DIO_PORTD:
        	TOGGLE_BIT(PORTD_DATA_R, enu_pinID);
     9f4:	a2 e3       	ldi	r26, 0x32	; 50
     9f6:	b0 e0       	ldi	r27, 0x00	; 0
     9f8:	e2 e3       	ldi	r30, 0x32	; 50
     9fa:	f0 e0       	ldi	r31, 0x00	; 0
     9fc:	80 81       	ld	r24, Z
     9fe:	48 2f       	mov	r20, r24
     a00:	8b 81       	ldd	r24, Y+3	; 0x03
     a02:	28 2f       	mov	r18, r24
     a04:	30 e0       	ldi	r19, 0x00	; 0
     a06:	81 e0       	ldi	r24, 0x01	; 1
     a08:	90 e0       	ldi	r25, 0x00	; 0
     a0a:	02 2e       	mov	r0, r18
     a0c:	02 c0       	rjmp	.+4      	; 0xa12 <DIO_TogglePin+0xfa>
     a0e:	88 0f       	add	r24, r24
     a10:	99 1f       	adc	r25, r25
     a12:	0a 94       	dec	r0
     a14:	e2 f7       	brpl	.-8      	; 0xa0e <DIO_TogglePin+0xf6>
     a16:	84 27       	eor	r24, r20
     a18:	8c 93       	st	X, r24
            enu_ErrorState = DIO_E_PARAM_VALID;
     a1a:	19 82       	std	Y+1, r1	; 0x01
     a1c:	05 c0       	rjmp	.+10     	; 0xa28 <DIO_TogglePin+0x110>
            break;
        default:
        	enu_ErrorState = E_NOT_OK;	/* Invalid port id */
     a1e:	81 e0       	ldi	r24, 0x01	; 1
     a20:	89 83       	std	Y+1, r24	; 0x01
     a22:	02 c0       	rjmp	.+4      	; 0xa28 <DIO_TogglePin+0x110>
            break;
        }
    }
    else
    {
    	enu_ErrorState = DIO_E_PARAM_INVALID_PIN_ID;	/* Invalid pin id */
     a24:	82 e0       	ldi	r24, 0x02	; 2
     a26:	89 83       	std	Y+1, r24	; 0x01
    }
    return enu_ErrorState;
     a28:	89 81       	ldd	r24, Y+1	; 0x01
}
     a2a:	0f 90       	pop	r0
     a2c:	0f 90       	pop	r0
     a2e:	0f 90       	pop	r0
     a30:	0f 90       	pop	r0
     a32:	0f 90       	pop	r0
     a34:	cf 91       	pop	r28
     a36:	df 91       	pop	r29
     a38:	08 95       	ret

00000a3a <TIMER_init>:
 * [in/out]	  None
 *
 * [Returns]:     None
 *************************************************************************************/
enuTIMER_E_STATE_t TIMER_init(const strTIMER_ConfigType_t * Config_Ptr)
{
     a3a:	df 93       	push	r29
     a3c:	cf 93       	push	r28
     a3e:	cd b7       	in	r28, 0x3d	; 61
     a40:	de b7       	in	r29, 0x3e	; 62
     a42:	2b 97       	sbiw	r28, 0x0b	; 11
     a44:	0f b6       	in	r0, 0x3f	; 63
     a46:	f8 94       	cli
     a48:	de bf       	out	0x3e, r29	; 62
     a4a:	0f be       	out	0x3f, r0	; 63
     a4c:	cd bf       	out	0x3d, r28	; 61
     a4e:	9b 83       	std	Y+3, r25	; 0x03
     a50:	8a 83       	std	Y+2, r24	; 0x02
	enuTIMER_E_STATE_t enu_ErrorState = E_NOT_OK;
     a52:	81 e0       	ldi	r24, 0x01	; 1
     a54:	89 83       	std	Y+1, r24	; 0x01

	switch(Config_Ptr -> timer_ID)
     a56:	ea 81       	ldd	r30, Y+2	; 0x02
     a58:	fb 81       	ldd	r31, Y+3	; 0x03
     a5a:	84 81       	ldd	r24, Z+4	; 0x04
     a5c:	28 2f       	mov	r18, r24
     a5e:	30 e0       	ldi	r19, 0x00	; 0
     a60:	3b 87       	std	Y+11, r19	; 0x0b
     a62:	2a 87       	std	Y+10, r18	; 0x0a
     a64:	8a 85       	ldd	r24, Y+10	; 0x0a
     a66:	9b 85       	ldd	r25, Y+11	; 0x0b
     a68:	81 30       	cpi	r24, 0x01	; 1
     a6a:	91 05       	cpc	r25, r1
     a6c:	09 f4       	brne	.+2      	; 0xa70 <TIMER_init+0x36>
     a6e:	42 c0       	rjmp	.+132    	; 0xaf4 <TIMER_init+0xba>
     a70:	2a 85       	ldd	r18, Y+10	; 0x0a
     a72:	3b 85       	ldd	r19, Y+11	; 0x0b
     a74:	22 30       	cpi	r18, 0x02	; 2
     a76:	31 05       	cpc	r19, r1
     a78:	09 f4       	brne	.+2      	; 0xa7c <TIMER_init+0x42>
     a7a:	83 c0       	rjmp	.+262    	; 0xb82 <TIMER_init+0x148>
     a7c:	8a 85       	ldd	r24, Y+10	; 0x0a
     a7e:	9b 85       	ldd	r25, Y+11	; 0x0b
     a80:	00 97       	sbiw	r24, 0x00	; 0
     a82:	09 f0       	breq	.+2      	; 0xa86 <TIMER_init+0x4c>
     a84:	b5 c0       	rjmp	.+362    	; 0xbf0 <TIMER_init+0x1b6>

		/*
		 * Clear All timer register before doing any operation,
		 * to ensure that timer will work correctly
		 */
		TCNT0_R = 0x00;
     a86:	e2 e5       	ldi	r30, 0x52	; 82
     a88:	f0 e0       	ldi	r31, 0x00	; 0
     a8a:	10 82       	st	Z, r1
		TCCR0_R = 0x00;
     a8c:	e3 e5       	ldi	r30, 0x53	; 83
     a8e:	f0 e0       	ldi	r31, 0x00	; 0
     a90:	10 82       	st	Z, r1
		OCR0_R  = 0x00;
     a92:	ec e5       	ldi	r30, 0x5C	; 92
     a94:	f0 e0       	ldi	r31, 0x00	; 0
     a96:	10 82       	st	Z, r1
		/*
		 * Insert the required initial value in the TCNT0 register
		 * TIMER0 is (8-bit), so mask the initial value with 0xFF to ensure that it
		 * does not exceed 255
		 */
		TCNT0_R = ( (Config_Ptr -> intialValue) & 0xFF);
     a98:	a2 e5       	ldi	r26, 0x52	; 82
     a9a:	b0 e0       	ldi	r27, 0x00	; 0
     a9c:	ea 81       	ldd	r30, Y+2	; 0x02
     a9e:	fb 81       	ldd	r31, Y+3	; 0x03
     aa0:	80 81       	ld	r24, Z
     aa2:	91 81       	ldd	r25, Z+1	; 0x01
     aa4:	8c 93       	st	X, r24

		switch(Config_Ptr -> timer_Mode)
     aa6:	ea 81       	ldd	r30, Y+2	; 0x02
     aa8:	fb 81       	ldd	r31, Y+3	; 0x03
     aaa:	85 81       	ldd	r24, Z+5	; 0x05
     aac:	28 2f       	mov	r18, r24
     aae:	30 e0       	ldi	r19, 0x00	; 0
     ab0:	39 87       	std	Y+9, r19	; 0x09
     ab2:	28 87       	std	Y+8, r18	; 0x08
     ab4:	88 85       	ldd	r24, Y+8	; 0x08
     ab6:	99 85       	ldd	r25, Y+9	; 0x09
     ab8:	00 97       	sbiw	r24, 0x00	; 0
     aba:	31 f0       	breq	.+12     	; 0xac8 <TIMER_init+0x8e>
     abc:	28 85       	ldd	r18, Y+8	; 0x08
     abe:	39 85       	ldd	r19, Y+9	; 0x09
     ac0:	21 30       	cpi	r18, 0x01	; 1
     ac2:	31 05       	cpc	r19, r1
     ac4:	39 f0       	breq	.+14     	; 0xad4 <TIMER_init+0x9a>
     ac6:	13 c0       	rjmp	.+38     	; 0xaee <TIMER_init+0xb4>
		 * 	- Normal Mode  (WGM00 = 0 & WGM01 = 0) in TCCR0 register
		 * 	- Normal Mode  (COM01 = 0 & COM00 = 0) in TCCR0 register
		 */
		case NORMAL:

			TCCR0_R  = (1 << FOC0_BIT);
     ac8:	e3 e5       	ldi	r30, 0x53	; 83
     aca:	f0 e0       	ldi	r31, 0x00	; 0
     acc:	80 e8       	ldi	r24, 0x80	; 128
     ace:	80 83       	st	Z, r24
			enu_ErrorState = TIMER_E_PARAM_VALID;
     ad0:	19 82       	std	Y+1, r1	; 0x01
     ad2:	90 c0       	rjmp	.+288    	; 0xbf4 <TIMER_init+0x1ba>
		 * 	- Normal  Mode (COM01 = 0 & COM00 = 0) in TCCR0 register
		 *	- Enable TIMER0 Compare Match Interrupt (OCIE0) bit in TIMSK register
		 */
		case COMPARE:

			OCR0_R   = ( (Config_Ptr -> compareValue) & 0xFF);
     ad4:	ac e5       	ldi	r26, 0x5C	; 92
     ad6:	b0 e0       	ldi	r27, 0x00	; 0
     ad8:	ea 81       	ldd	r30, Y+2	; 0x02
     ada:	fb 81       	ldd	r31, Y+3	; 0x03
     adc:	82 81       	ldd	r24, Z+2	; 0x02
     ade:	93 81       	ldd	r25, Z+3	; 0x03
     ae0:	8c 93       	st	X, r24
			TCCR0_R  = (1 << FOC0_BIT) | (1 << WGM01_BIT);
     ae2:	e3 e5       	ldi	r30, 0x53	; 83
     ae4:	f0 e0       	ldi	r31, 0x00	; 0
     ae6:	88 e8       	ldi	r24, 0x88	; 136
     ae8:	80 83       	st	Z, r24
			enu_ErrorState = TIMER_E_PARAM_VALID;
     aea:	19 82       	std	Y+1, r1	; 0x01
     aec:	83 c0       	rjmp	.+262    	; 0xbf4 <TIMER_init+0x1ba>
			break;

		default:

			enu_ErrorState = TIMER_E_PARAM_INVALID_MODE;
     aee:	82 e0       	ldi	r24, 0x02	; 2
     af0:	89 83       	std	Y+1, r24	; 0x01
     af2:	80 c0       	rjmp	.+256    	; 0xbf4 <TIMER_init+0x1ba>

		/*
		 * Clear All timer register before doing any operation,
		 * to ensure that timer will work correctly
		 */
		TCNT1_R  = 0x0000;
     af4:	ec e4       	ldi	r30, 0x4C	; 76
     af6:	f0 e0       	ldi	r31, 0x00	; 0
     af8:	11 82       	std	Z+1, r1	; 0x01
     afa:	10 82       	st	Z, r1
		OCR1A_R  = 0x0000;
     afc:	ea e4       	ldi	r30, 0x4A	; 74
     afe:	f0 e0       	ldi	r31, 0x00	; 0
     b00:	11 82       	std	Z+1, r1	; 0x01
     b02:	10 82       	st	Z, r1
		TCCR1A_R = 0x00;
     b04:	ef e4       	ldi	r30, 0x4F	; 79
     b06:	f0 e0       	ldi	r31, 0x00	; 0
     b08:	10 82       	st	Z, r1
		TCCR1B_R = 0x00;
     b0a:	ee e4       	ldi	r30, 0x4E	; 78
     b0c:	f0 e0       	ldi	r31, 0x00	; 0
     b0e:	10 82       	st	Z, r1
		/*
		 * Insert the required initial value in the TCNT1 register
		 * TIMER1 is (16-bit), so mask the initial value with 0xFFFF to ensure that it
		 * does not exceed 65535
		 */
		TCNT1_R = ( (Config_Ptr -> intialValue) & 0xFFFF);
     b10:	ac e4       	ldi	r26, 0x4C	; 76
     b12:	b0 e0       	ldi	r27, 0x00	; 0
     b14:	ea 81       	ldd	r30, Y+2	; 0x02
     b16:	fb 81       	ldd	r31, Y+3	; 0x03
     b18:	80 81       	ld	r24, Z
     b1a:	91 81       	ldd	r25, Z+1	; 0x01
     b1c:	11 96       	adiw	r26, 0x01	; 1
     b1e:	9c 93       	st	X, r25
     b20:	8e 93       	st	-X, r24

		switch(Config_Ptr -> timer_Mode)
     b22:	ea 81       	ldd	r30, Y+2	; 0x02
     b24:	fb 81       	ldd	r31, Y+3	; 0x03
     b26:	85 81       	ldd	r24, Z+5	; 0x05
     b28:	28 2f       	mov	r18, r24
     b2a:	30 e0       	ldi	r19, 0x00	; 0
     b2c:	3f 83       	std	Y+7, r19	; 0x07
     b2e:	2e 83       	std	Y+6, r18	; 0x06
     b30:	8e 81       	ldd	r24, Y+6	; 0x06
     b32:	9f 81       	ldd	r25, Y+7	; 0x07
     b34:	00 97       	sbiw	r24, 0x00	; 0
     b36:	31 f0       	breq	.+12     	; 0xb44 <TIMER_init+0x10a>
     b38:	2e 81       	ldd	r18, Y+6	; 0x06
     b3a:	3f 81       	ldd	r19, Y+7	; 0x07
     b3c:	21 30       	cpi	r18, 0x01	; 1
     b3e:	31 05       	cpc	r19, r1
     b40:	39 f0       	breq	.+14     	; 0xb50 <TIMER_init+0x116>
     b42:	1c c0       	rjmp	.+56     	; 0xb7c <TIMER_init+0x142>
		 *  	- Non PWM Mode (FOC1A = 1 & FOC1B = 1)  in TCCR1A register
		 * 	- Normal  Mode (WGM10 = 0 & WGM11 = 0 & WGM12 = 0 & WGM13 = 0)
		 */
		case NORMAL:

			TCCR1A_R = (1 << FOC1A_BIT)  | (1 << FOC1B_BIT);
     b44:	ef e4       	ldi	r30, 0x4F	; 79
     b46:	f0 e0       	ldi	r31, 0x00	; 0
     b48:	8c e0       	ldi	r24, 0x0C	; 12
     b4a:	80 83       	st	Z, r24
			enu_ErrorState = TIMER_E_PARAM_VALID;
     b4c:	19 82       	std	Y+1, r1	; 0x01
     b4e:	52 c0       	rjmp	.+164    	; 0xbf4 <TIMER_init+0x1ba>
		 * 	- Non PWM Mode (FOC1A = 1 & FOC1B = 1)  in TCCR1A register
		 *	- Compare Mode (WGM10 = 0 & WGM11 = 0 & WGM12 = 1 & WGM13 = 0)
		 */
		case COMPARE:

			OCR1A_R   = ( (Config_Ptr -> compareValue) & 0xFFFF);
     b50:	aa e4       	ldi	r26, 0x4A	; 74
     b52:	b0 e0       	ldi	r27, 0x00	; 0
     b54:	ea 81       	ldd	r30, Y+2	; 0x02
     b56:	fb 81       	ldd	r31, Y+3	; 0x03
     b58:	82 81       	ldd	r24, Z+2	; 0x02
     b5a:	93 81       	ldd	r25, Z+3	; 0x03
     b5c:	11 96       	adiw	r26, 0x01	; 1
     b5e:	9c 93       	st	X, r25
     b60:	8e 93       	st	-X, r24
			TCCR1A_R  = (1 << FOC1A_BIT) | (1 << FOC1B_BIT);
     b62:	ef e4       	ldi	r30, 0x4F	; 79
     b64:	f0 e0       	ldi	r31, 0x00	; 0
     b66:	8c e0       	ldi	r24, 0x0C	; 12
     b68:	80 83       	st	Z, r24
			TCCR1B_R |= (1 << WGM12_BIT);
     b6a:	ae e4       	ldi	r26, 0x4E	; 78
     b6c:	b0 e0       	ldi	r27, 0x00	; 0
     b6e:	ee e4       	ldi	r30, 0x4E	; 78
     b70:	f0 e0       	ldi	r31, 0x00	; 0
     b72:	80 81       	ld	r24, Z
     b74:	88 60       	ori	r24, 0x08	; 8
     b76:	8c 93       	st	X, r24
			enu_ErrorState = TIMER_E_PARAM_VALID;
     b78:	19 82       	std	Y+1, r1	; 0x01
     b7a:	3c c0       	rjmp	.+120    	; 0xbf4 <TIMER_init+0x1ba>
			break;

		default:
			enu_ErrorState = TIMER_E_PARAM_INVALID_MODE;
     b7c:	82 e0       	ldi	r24, 0x02	; 2
     b7e:	89 83       	std	Y+1, r24	; 0x01
     b80:	39 c0       	rjmp	.+114    	; 0xbf4 <TIMER_init+0x1ba>

		/*
		 * Clear All timer register before doing any operation,
		 * to ensure that timer will work correctly
		 */
		TCNT2_R = 0x00;
     b82:	e4 e4       	ldi	r30, 0x44	; 68
     b84:	f0 e0       	ldi	r31, 0x00	; 0
     b86:	10 82       	st	Z, r1
		TCCR2_R = 0x00;
     b88:	e5 e4       	ldi	r30, 0x45	; 69
     b8a:	f0 e0       	ldi	r31, 0x00	; 0
     b8c:	10 82       	st	Z, r1
		OCR2_R  = 0x00;
     b8e:	e3 e4       	ldi	r30, 0x43	; 67
     b90:	f0 e0       	ldi	r31, 0x00	; 0
     b92:	10 82       	st	Z, r1
		/*
		 * Insert the required initial value in the TCNT2 register
		 * TIMER2 is (8-bit), so mask the initial value with 0xFF to ensure that it
	    	 * does not exceed 255
		 */
		TCNT2_R = ( (Config_Ptr -> intialValue) & 0xFF);
     b94:	a4 e4       	ldi	r26, 0x44	; 68
     b96:	b0 e0       	ldi	r27, 0x00	; 0
     b98:	ea 81       	ldd	r30, Y+2	; 0x02
     b9a:	fb 81       	ldd	r31, Y+3	; 0x03
     b9c:	80 81       	ld	r24, Z
     b9e:	91 81       	ldd	r25, Z+1	; 0x01
     ba0:	8c 93       	st	X, r24

		switch(Config_Ptr -> timer_Mode)
     ba2:	ea 81       	ldd	r30, Y+2	; 0x02
     ba4:	fb 81       	ldd	r31, Y+3	; 0x03
     ba6:	85 81       	ldd	r24, Z+5	; 0x05
     ba8:	28 2f       	mov	r18, r24
     baa:	30 e0       	ldi	r19, 0x00	; 0
     bac:	3d 83       	std	Y+5, r19	; 0x05
     bae:	2c 83       	std	Y+4, r18	; 0x04
     bb0:	8c 81       	ldd	r24, Y+4	; 0x04
     bb2:	9d 81       	ldd	r25, Y+5	; 0x05
     bb4:	00 97       	sbiw	r24, 0x00	; 0
     bb6:	31 f0       	breq	.+12     	; 0xbc4 <TIMER_init+0x18a>
     bb8:	2c 81       	ldd	r18, Y+4	; 0x04
     bba:	3d 81       	ldd	r19, Y+5	; 0x05
     bbc:	21 30       	cpi	r18, 0x01	; 1
     bbe:	31 05       	cpc	r19, r1
     bc0:	39 f0       	breq	.+14     	; 0xbd0 <TIMER_init+0x196>
     bc2:	13 c0       	rjmp	.+38     	; 0xbea <TIMER_init+0x1b0>
		 * 	- Normal  Mode (WGM20 = 0 & WGM21 = 0) in TCCR2 register
		 * 	- Normal  Mode (COM21 = 0 & COM20 = 0) in TCCR2 register
		 */
		case NORMAL:

			TCCR2_R  = (1 << FOC2_BIT);
     bc4:	e5 e4       	ldi	r30, 0x45	; 69
     bc6:	f0 e0       	ldi	r31, 0x00	; 0
     bc8:	80 e8       	ldi	r24, 0x80	; 128
     bca:	80 83       	st	Z, r24
			enu_ErrorState = TIMER_E_PARAM_VALID;
     bcc:	19 82       	std	Y+1, r1	; 0x01
     bce:	12 c0       	rjmp	.+36     	; 0xbf4 <TIMER_init+0x1ba>
		 * 	- Compare Mode (WGM20 = 0 & WGM21 = 1) in TCCR2 register
		 * 	- Normal  Mode (COM21 = 0 & COM20 = 0) in TCCR2 register
		 */
		case COMPARE:

			OCR2_R   = ( (Config_Ptr -> compareValue) & 0xFF);
     bd0:	a3 e4       	ldi	r26, 0x43	; 67
     bd2:	b0 e0       	ldi	r27, 0x00	; 0
     bd4:	ea 81       	ldd	r30, Y+2	; 0x02
     bd6:	fb 81       	ldd	r31, Y+3	; 0x03
     bd8:	82 81       	ldd	r24, Z+2	; 0x02
     bda:	93 81       	ldd	r25, Z+3	; 0x03
     bdc:	8c 93       	st	X, r24
			TCCR2_R  = (1 << FOC2_BIT) | (1 << WGM21_BIT);
     bde:	e5 e4       	ldi	r30, 0x45	; 69
     be0:	f0 e0       	ldi	r31, 0x00	; 0
     be2:	88 e8       	ldi	r24, 0x88	; 136
     be4:	80 83       	st	Z, r24
			enu_ErrorState = TIMER_E_PARAM_VALID;
     be6:	19 82       	std	Y+1, r1	; 0x01
     be8:	05 c0       	rjmp	.+10     	; 0xbf4 <TIMER_init+0x1ba>
			break;

		default:

			enu_ErrorState = TIMER_E_PARAM_INVALID_MODE;	/* Invalid timer mode */
     bea:	82 e0       	ldi	r24, 0x02	; 2
     bec:	89 83       	std	Y+1, r24	; 0x01
     bee:	02 c0       	rjmp	.+4      	; 0xbf4 <TIMER_init+0x1ba>
			break;
		}	/* END CASE OF TIMER2 */
		break;

	default:
		enu_ErrorState = TIMER_E_PARAM_INVALID_ID;	/* Invalid timer id */
     bf0:	81 e0       	ldi	r24, 0x01	; 1
     bf2:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	return enu_ErrorState;
     bf4:	89 81       	ldd	r24, Y+1	; 0x01
}
     bf6:	2b 96       	adiw	r28, 0x0b	; 11
     bf8:	0f b6       	in	r0, 0x3f	; 63
     bfa:	f8 94       	cli
     bfc:	de bf       	out	0x3e, r29	; 62
     bfe:	0f be       	out	0x3f, r0	; 63
     c00:	cd bf       	out	0x3d, r28	; 61
     c02:	cf 91       	pop	r28
     c04:	df 91       	pop	r29
     c06:	08 95       	ret

00000c08 <TIMER_start>:
 * [in/out]	  None
 *
 * [Returns]:     Error state
 ******************************************************************************/
enuTIMER_E_STATE_t TIMER_start(const enuTIMER_ID_t enu_timerID, const enuTIMER_Clock_t enu_timerClock)
{
     c08:	df 93       	push	r29
     c0a:	cf 93       	push	r28
     c0c:	00 d0       	rcall	.+0      	; 0xc0e <TIMER_start+0x6>
     c0e:	00 d0       	rcall	.+0      	; 0xc10 <TIMER_start+0x8>
     c10:	0f 92       	push	r0
     c12:	cd b7       	in	r28, 0x3d	; 61
     c14:	de b7       	in	r29, 0x3e	; 62
     c16:	8a 83       	std	Y+2, r24	; 0x02
     c18:	6b 83       	std	Y+3, r22	; 0x03
	enuTIMER_E_STATE_t enu_ErrorState = E_NOT_OK;
     c1a:	81 e0       	ldi	r24, 0x01	; 1
     c1c:	89 83       	std	Y+1, r24	; 0x01

	switch(enu_timerID)
     c1e:	8a 81       	ldd	r24, Y+2	; 0x02
     c20:	28 2f       	mov	r18, r24
     c22:	30 e0       	ldi	r19, 0x00	; 0
     c24:	3d 83       	std	Y+5, r19	; 0x05
     c26:	2c 83       	std	Y+4, r18	; 0x04
     c28:	8c 81       	ldd	r24, Y+4	; 0x04
     c2a:	9d 81       	ldd	r25, Y+5	; 0x05
     c2c:	81 30       	cpi	r24, 0x01	; 1
     c2e:	91 05       	cpc	r25, r1
     c30:	a9 f0       	breq	.+42     	; 0xc5c <TIMER_start+0x54>
     c32:	2c 81       	ldd	r18, Y+4	; 0x04
     c34:	3d 81       	ldd	r19, Y+5	; 0x05
     c36:	22 30       	cpi	r18, 0x02	; 2
     c38:	31 05       	cpc	r19, r1
     c3a:	e1 f0       	breq	.+56     	; 0xc74 <TIMER_start+0x6c>
     c3c:	8c 81       	ldd	r24, Y+4	; 0x04
     c3e:	9d 81       	ldd	r25, Y+5	; 0x05
     c40:	00 97       	sbiw	r24, 0x00	; 0
     c42:	21 f5       	brne	.+72     	; 0xc8c <TIMER_start+0x84>
	{

	 /* Insert the required Clock in the First three bits (CS02, CS01, CS00) in TCCR0 register */
	case TIMER_0:
		TCCR0_R  = (TCCR0_R & 0xF8) | (enu_timerClock);
     c44:	a3 e5       	ldi	r26, 0x53	; 83
     c46:	b0 e0       	ldi	r27, 0x00	; 0
     c48:	e3 e5       	ldi	r30, 0x53	; 83
     c4a:	f0 e0       	ldi	r31, 0x00	; 0
     c4c:	80 81       	ld	r24, Z
     c4e:	98 2f       	mov	r25, r24
     c50:	98 7f       	andi	r25, 0xF8	; 248
     c52:	8b 81       	ldd	r24, Y+3	; 0x03
     c54:	89 2b       	or	r24, r25
     c56:	8c 93       	st	X, r24
		enu_ErrorState = TIMER_E_PARAM_VALID;	/* Update the error state with no error */
     c58:	19 82       	std	Y+1, r1	; 0x01
     c5a:	1a c0       	rjmp	.+52     	; 0xc90 <TIMER_start+0x88>
		break;

	/* Insert the required Clock in the First three bits (CS12, CS11, CS10) in TCCR1B register */
	case TIMER_1:
		TCCR1B_R  = (TCCR1B_R & 0xF8) | (enu_timerClock);
     c5c:	ae e4       	ldi	r26, 0x4E	; 78
     c5e:	b0 e0       	ldi	r27, 0x00	; 0
     c60:	ee e4       	ldi	r30, 0x4E	; 78
     c62:	f0 e0       	ldi	r31, 0x00	; 0
     c64:	80 81       	ld	r24, Z
     c66:	98 2f       	mov	r25, r24
     c68:	98 7f       	andi	r25, 0xF8	; 248
     c6a:	8b 81       	ldd	r24, Y+3	; 0x03
     c6c:	89 2b       	or	r24, r25
     c6e:	8c 93       	st	X, r24
		enu_ErrorState = TIMER_E_PARAM_VALID;	/* Update the error state with no error */
     c70:	19 82       	std	Y+1, r1	; 0x01
     c72:	0e c0       	rjmp	.+28     	; 0xc90 <TIMER_start+0x88>
		break;

	/* Insert the required Clock in the First three bits (CS22, CS21, CS20) in TCCR2 register */
	case TIMER_2:
		TCCR2_R  = (TCCR2_R & 0xF8) | (enu_timerClock);
     c74:	a5 e4       	ldi	r26, 0x45	; 69
     c76:	b0 e0       	ldi	r27, 0x00	; 0
     c78:	e5 e4       	ldi	r30, 0x45	; 69
     c7a:	f0 e0       	ldi	r31, 0x00	; 0
     c7c:	80 81       	ld	r24, Z
     c7e:	98 2f       	mov	r25, r24
     c80:	98 7f       	andi	r25, 0xF8	; 248
     c82:	8b 81       	ldd	r24, Y+3	; 0x03
     c84:	89 2b       	or	r24, r25
     c86:	8c 93       	st	X, r24
		enu_ErrorState = TIMER_E_PARAM_VALID;	/* Update the error state with no error */
     c88:	19 82       	std	Y+1, r1	; 0x01
     c8a:	02 c0       	rjmp	.+4      	; 0xc90 <TIMER_start+0x88>
		break;

	default:
		enu_ErrorState = TIMER_E_PARAM_INVALID_ID;	/* Invalid timer id */
     c8c:	81 e0       	ldi	r24, 0x01	; 1
     c8e:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	return enu_ErrorState;
     c90:	89 81       	ldd	r24, Y+1	; 0x01
}
     c92:	0f 90       	pop	r0
     c94:	0f 90       	pop	r0
     c96:	0f 90       	pop	r0
     c98:	0f 90       	pop	r0
     c9a:	0f 90       	pop	r0
     c9c:	cf 91       	pop	r28
     c9e:	df 91       	pop	r29
     ca0:	08 95       	ret

00000ca2 <TIMER_checkStatus>:
 *
 * [Returns]:     Error state
 *******************************************************************************/
enuTIMER_E_STATE_t TIMER_checkStatus(const enuTIMER_ID_t enu_timerID, const enuTIMER_ModeType_t enu_timerMode,
				     uint8_t * ptr_flagStatus)
{
     ca2:	df 93       	push	r29
     ca4:	cf 93       	push	r28
     ca6:	cd b7       	in	r28, 0x3d	; 61
     ca8:	de b7       	in	r29, 0x3e	; 62
     caa:	2d 97       	sbiw	r28, 0x0d	; 13
     cac:	0f b6       	in	r0, 0x3f	; 63
     cae:	f8 94       	cli
     cb0:	de bf       	out	0x3e, r29	; 62
     cb2:	0f be       	out	0x3f, r0	; 63
     cb4:	cd bf       	out	0x3d, r28	; 61
     cb6:	8a 83       	std	Y+2, r24	; 0x02
     cb8:	6b 83       	std	Y+3, r22	; 0x03
     cba:	5d 83       	std	Y+5, r21	; 0x05
     cbc:	4c 83       	std	Y+4, r20	; 0x04
	enuTIMER_E_STATE_t enu_ErrorState = E_NOT_OK;
     cbe:	81 e0       	ldi	r24, 0x01	; 1
     cc0:	89 83       	std	Y+1, r24	; 0x01

	switch(enu_timerID)
     cc2:	8a 81       	ldd	r24, Y+2	; 0x02
     cc4:	28 2f       	mov	r18, r24
     cc6:	30 e0       	ldi	r19, 0x00	; 0
     cc8:	3d 87       	std	Y+13, r19	; 0x0d
     cca:	2c 87       	std	Y+12, r18	; 0x0c
     ccc:	8c 85       	ldd	r24, Y+12	; 0x0c
     cce:	9d 85       	ldd	r25, Y+13	; 0x0d
     cd0:	81 30       	cpi	r24, 0x01	; 1
     cd2:	91 05       	cpc	r25, r1
     cd4:	09 f4       	brne	.+2      	; 0xcd8 <TIMER_checkStatus+0x36>
     cd6:	51 c0       	rjmp	.+162    	; 0xd7a <TIMER_checkStatus+0xd8>
     cd8:	2c 85       	ldd	r18, Y+12	; 0x0c
     cda:	3d 85       	ldd	r19, Y+13	; 0x0d
     cdc:	22 30       	cpi	r18, 0x02	; 2
     cde:	31 05       	cpc	r19, r1
     ce0:	09 f4       	brne	.+2      	; 0xce4 <TIMER_checkStatus+0x42>
     ce2:	91 c0       	rjmp	.+290    	; 0xe06 <TIMER_checkStatus+0x164>
     ce4:	8c 85       	ldd	r24, Y+12	; 0x0c
     ce6:	9d 85       	ldd	r25, Y+13	; 0x0d
     ce8:	00 97       	sbiw	r24, 0x00	; 0
     cea:	09 f0       	breq	.+2      	; 0xcee <TIMER_checkStatus+0x4c>
     cec:	ce c0       	rjmp	.+412    	; 0xe8a <TIMER_checkStatus+0x1e8>
	{
	case TIMER_0:

		switch(enu_timerMode)
     cee:	8b 81       	ldd	r24, Y+3	; 0x03
     cf0:	28 2f       	mov	r18, r24
     cf2:	30 e0       	ldi	r19, 0x00	; 0
     cf4:	3b 87       	std	Y+11, r19	; 0x0b
     cf6:	2a 87       	std	Y+10, r18	; 0x0a
     cf8:	8a 85       	ldd	r24, Y+10	; 0x0a
     cfa:	9b 85       	ldd	r25, Y+11	; 0x0b
     cfc:	00 97       	sbiw	r24, 0x00	; 0
     cfe:	31 f0       	breq	.+12     	; 0xd0c <TIMER_checkStatus+0x6a>
     d00:	2a 85       	ldd	r18, Y+10	; 0x0a
     d02:	3b 85       	ldd	r19, Y+11	; 0x0b
     d04:	21 30       	cpi	r18, 0x01	; 1
     d06:	31 05       	cpc	r19, r1
     d08:	d9 f0       	breq	.+54     	; 0xd40 <TIMER_checkStatus+0x9e>
     d0a:	34 c0       	rjmp	.+104    	; 0xd74 <TIMER_checkStatus+0xd2>
		{
		case NORMAL:
				if(BIT_IS_SET(TIFR_R, TOV0_BIT))
     d0c:	e8 e5       	ldi	r30, 0x58	; 88
     d0e:	f0 e0       	ldi	r31, 0x00	; 0
     d10:	80 81       	ld	r24, Z
     d12:	88 2f       	mov	r24, r24
     d14:	90 e0       	ldi	r25, 0x00	; 0
     d16:	81 70       	andi	r24, 0x01	; 1
     d18:	90 70       	andi	r25, 0x00	; 0
     d1a:	88 23       	and	r24, r24
     d1c:	61 f0       	breq	.+24     	; 0xd36 <TIMER_checkStatus+0x94>
				{
					*ptr_flagStatus = TRUE;
     d1e:	ec 81       	ldd	r30, Y+4	; 0x04
     d20:	fd 81       	ldd	r31, Y+5	; 0x05
     d22:	81 e0       	ldi	r24, 0x01	; 1
     d24:	80 83       	st	Z, r24
					SET_BIT(TIFR_R, TOV0_BIT);
     d26:	a8 e5       	ldi	r26, 0x58	; 88
     d28:	b0 e0       	ldi	r27, 0x00	; 0
     d2a:	e8 e5       	ldi	r30, 0x58	; 88
     d2c:	f0 e0       	ldi	r31, 0x00	; 0
     d2e:	80 81       	ld	r24, Z
     d30:	81 60       	ori	r24, 0x01	; 1
     d32:	8c 93       	st	X, r24
     d34:	03 c0       	rjmp	.+6      	; 0xd3c <TIMER_checkStatus+0x9a>
				}
				else
				{
					*ptr_flagStatus = FALSE;
     d36:	ec 81       	ldd	r30, Y+4	; 0x04
     d38:	fd 81       	ldd	r31, Y+5	; 0x05
     d3a:	10 82       	st	Z, r1
				}
				enu_ErrorState = TIMER_E_PARAM_VALID;
     d3c:	19 82       	std	Y+1, r1	; 0x01
     d3e:	a7 c0       	rjmp	.+334    	; 0xe8e <TIMER_checkStatus+0x1ec>
				break;

		case COMPARE:
				if(BIT_IS_SET(TIFR_R, OCF0_BIT))
     d40:	e8 e5       	ldi	r30, 0x58	; 88
     d42:	f0 e0       	ldi	r31, 0x00	; 0
     d44:	80 81       	ld	r24, Z
     d46:	88 2f       	mov	r24, r24
     d48:	90 e0       	ldi	r25, 0x00	; 0
     d4a:	82 70       	andi	r24, 0x02	; 2
     d4c:	90 70       	andi	r25, 0x00	; 0
     d4e:	00 97       	sbiw	r24, 0x00	; 0
     d50:	61 f0       	breq	.+24     	; 0xd6a <TIMER_checkStatus+0xc8>
				{
					*ptr_flagStatus = TRUE;
     d52:	ec 81       	ldd	r30, Y+4	; 0x04
     d54:	fd 81       	ldd	r31, Y+5	; 0x05
     d56:	81 e0       	ldi	r24, 0x01	; 1
     d58:	80 83       	st	Z, r24
					SET_BIT(TIFR_R, OCF0_BIT);
     d5a:	a8 e5       	ldi	r26, 0x58	; 88
     d5c:	b0 e0       	ldi	r27, 0x00	; 0
     d5e:	e8 e5       	ldi	r30, 0x58	; 88
     d60:	f0 e0       	ldi	r31, 0x00	; 0
     d62:	80 81       	ld	r24, Z
     d64:	82 60       	ori	r24, 0x02	; 2
     d66:	8c 93       	st	X, r24
     d68:	03 c0       	rjmp	.+6      	; 0xd70 <TIMER_checkStatus+0xce>
				}
				else
				{
					*ptr_flagStatus = FALSE;
     d6a:	ec 81       	ldd	r30, Y+4	; 0x04
     d6c:	fd 81       	ldd	r31, Y+5	; 0x05
     d6e:	10 82       	st	Z, r1
				}
				enu_ErrorState = TIMER_E_PARAM_VALID;
     d70:	19 82       	std	Y+1, r1	; 0x01
     d72:	8d c0       	rjmp	.+282    	; 0xe8e <TIMER_checkStatus+0x1ec>
				break;
		default :
				enu_ErrorState = TIMER_E_PARAM_INVALID_MODE;	/* Invalid timer mode */
     d74:	82 e0       	ldi	r24, 0x02	; 2
     d76:	89 83       	std	Y+1, r24	; 0x01
     d78:	8a c0       	rjmp	.+276    	; 0xe8e <TIMER_checkStatus+0x1ec>
	}
	break;	/* END CASE OF TIMER0 */

	case TIMER_1:

		switch(enu_timerMode)
     d7a:	8b 81       	ldd	r24, Y+3	; 0x03
     d7c:	28 2f       	mov	r18, r24
     d7e:	30 e0       	ldi	r19, 0x00	; 0
     d80:	39 87       	std	Y+9, r19	; 0x09
     d82:	28 87       	std	Y+8, r18	; 0x08
     d84:	88 85       	ldd	r24, Y+8	; 0x08
     d86:	99 85       	ldd	r25, Y+9	; 0x09
     d88:	00 97       	sbiw	r24, 0x00	; 0
     d8a:	31 f0       	breq	.+12     	; 0xd98 <TIMER_checkStatus+0xf6>
     d8c:	28 85       	ldd	r18, Y+8	; 0x08
     d8e:	39 85       	ldd	r19, Y+9	; 0x09
     d90:	21 30       	cpi	r18, 0x01	; 1
     d92:	31 05       	cpc	r19, r1
     d94:	d9 f0       	breq	.+54     	; 0xdcc <TIMER_checkStatus+0x12a>
     d96:	34 c0       	rjmp	.+104    	; 0xe00 <TIMER_checkStatus+0x15e>
		{
		case NORMAL:
				if(BIT_IS_SET(TIFR_R, TOV1_BIT))
     d98:	e8 e5       	ldi	r30, 0x58	; 88
     d9a:	f0 e0       	ldi	r31, 0x00	; 0
     d9c:	80 81       	ld	r24, Z
     d9e:	88 2f       	mov	r24, r24
     da0:	90 e0       	ldi	r25, 0x00	; 0
     da2:	84 70       	andi	r24, 0x04	; 4
     da4:	90 70       	andi	r25, 0x00	; 0
     da6:	00 97       	sbiw	r24, 0x00	; 0
     da8:	61 f0       	breq	.+24     	; 0xdc2 <TIMER_checkStatus+0x120>
				{
					*ptr_flagStatus = TRUE;
     daa:	ec 81       	ldd	r30, Y+4	; 0x04
     dac:	fd 81       	ldd	r31, Y+5	; 0x05
     dae:	81 e0       	ldi	r24, 0x01	; 1
     db0:	80 83       	st	Z, r24
					SET_BIT(TIFR_R, TOV1_BIT);
     db2:	a8 e5       	ldi	r26, 0x58	; 88
     db4:	b0 e0       	ldi	r27, 0x00	; 0
     db6:	e8 e5       	ldi	r30, 0x58	; 88
     db8:	f0 e0       	ldi	r31, 0x00	; 0
     dba:	80 81       	ld	r24, Z
     dbc:	84 60       	ori	r24, 0x04	; 4
     dbe:	8c 93       	st	X, r24
     dc0:	03 c0       	rjmp	.+6      	; 0xdc8 <TIMER_checkStatus+0x126>
				}
				else
				{
					*ptr_flagStatus = FALSE;
     dc2:	ec 81       	ldd	r30, Y+4	; 0x04
     dc4:	fd 81       	ldd	r31, Y+5	; 0x05
     dc6:	10 82       	st	Z, r1
				}
				enu_ErrorState = TIMER_E_PARAM_VALID;
     dc8:	19 82       	std	Y+1, r1	; 0x01
     dca:	61 c0       	rjmp	.+194    	; 0xe8e <TIMER_checkStatus+0x1ec>
				break;

		case COMPARE:
				if(BIT_IS_SET(TIFR_R, OCF1A_BIT))
     dcc:	e8 e5       	ldi	r30, 0x58	; 88
     dce:	f0 e0       	ldi	r31, 0x00	; 0
     dd0:	80 81       	ld	r24, Z
     dd2:	88 2f       	mov	r24, r24
     dd4:	90 e0       	ldi	r25, 0x00	; 0
     dd6:	80 71       	andi	r24, 0x10	; 16
     dd8:	90 70       	andi	r25, 0x00	; 0
     dda:	00 97       	sbiw	r24, 0x00	; 0
     ddc:	61 f0       	breq	.+24     	; 0xdf6 <TIMER_checkStatus+0x154>
				{
					*ptr_flagStatus = TRUE;
     dde:	ec 81       	ldd	r30, Y+4	; 0x04
     de0:	fd 81       	ldd	r31, Y+5	; 0x05
     de2:	81 e0       	ldi	r24, 0x01	; 1
     de4:	80 83       	st	Z, r24
					SET_BIT(TIFR_R, OCF1A_BIT);
     de6:	a8 e5       	ldi	r26, 0x58	; 88
     de8:	b0 e0       	ldi	r27, 0x00	; 0
     dea:	e8 e5       	ldi	r30, 0x58	; 88
     dec:	f0 e0       	ldi	r31, 0x00	; 0
     dee:	80 81       	ld	r24, Z
     df0:	80 61       	ori	r24, 0x10	; 16
     df2:	8c 93       	st	X, r24
     df4:	03 c0       	rjmp	.+6      	; 0xdfc <TIMER_checkStatus+0x15a>
				}
				else
				{
					*ptr_flagStatus = FALSE;
     df6:	ec 81       	ldd	r30, Y+4	; 0x04
     df8:	fd 81       	ldd	r31, Y+5	; 0x05
     dfa:	10 82       	st	Z, r1
				}
				enu_ErrorState = TIMER_E_PARAM_VALID;
     dfc:	19 82       	std	Y+1, r1	; 0x01
     dfe:	47 c0       	rjmp	.+142    	; 0xe8e <TIMER_checkStatus+0x1ec>
				break;
		default :
				enu_ErrorState = TIMER_E_PARAM_INVALID_MODE;	/* Invalid timer mode */
     e00:	82 e0       	ldi	r24, 0x02	; 2
     e02:	89 83       	std	Y+1, r24	; 0x01
     e04:	44 c0       	rjmp	.+136    	; 0xe8e <TIMER_checkStatus+0x1ec>
		}
	break;	/* END CASE OF TIMER1 */

	case TIMER_2:

		switch(enu_timerMode)
     e06:	8b 81       	ldd	r24, Y+3	; 0x03
     e08:	28 2f       	mov	r18, r24
     e0a:	30 e0       	ldi	r19, 0x00	; 0
     e0c:	3f 83       	std	Y+7, r19	; 0x07
     e0e:	2e 83       	std	Y+6, r18	; 0x06
     e10:	8e 81       	ldd	r24, Y+6	; 0x06
     e12:	9f 81       	ldd	r25, Y+7	; 0x07
     e14:	00 97       	sbiw	r24, 0x00	; 0
     e16:	31 f0       	breq	.+12     	; 0xe24 <TIMER_checkStatus+0x182>
     e18:	2e 81       	ldd	r18, Y+6	; 0x06
     e1a:	3f 81       	ldd	r19, Y+7	; 0x07
     e1c:	21 30       	cpi	r18, 0x01	; 1
     e1e:	31 05       	cpc	r19, r1
     e20:	d9 f0       	breq	.+54     	; 0xe58 <TIMER_checkStatus+0x1b6>
     e22:	30 c0       	rjmp	.+96     	; 0xe84 <TIMER_checkStatus+0x1e2>
		{
		case NORMAL:
				if(BIT_IS_SET(TIFR_R, TOV2_BIT))
     e24:	e8 e5       	ldi	r30, 0x58	; 88
     e26:	f0 e0       	ldi	r31, 0x00	; 0
     e28:	80 81       	ld	r24, Z
     e2a:	88 2f       	mov	r24, r24
     e2c:	90 e0       	ldi	r25, 0x00	; 0
     e2e:	80 74       	andi	r24, 0x40	; 64
     e30:	90 70       	andi	r25, 0x00	; 0
     e32:	00 97       	sbiw	r24, 0x00	; 0
     e34:	61 f0       	breq	.+24     	; 0xe4e <TIMER_checkStatus+0x1ac>
				{
					*ptr_flagStatus = TRUE;
     e36:	ec 81       	ldd	r30, Y+4	; 0x04
     e38:	fd 81       	ldd	r31, Y+5	; 0x05
     e3a:	81 e0       	ldi	r24, 0x01	; 1
     e3c:	80 83       	st	Z, r24
					SET_BIT(TIFR_R, TOV2_BIT);
     e3e:	a8 e5       	ldi	r26, 0x58	; 88
     e40:	b0 e0       	ldi	r27, 0x00	; 0
     e42:	e8 e5       	ldi	r30, 0x58	; 88
     e44:	f0 e0       	ldi	r31, 0x00	; 0
     e46:	80 81       	ld	r24, Z
     e48:	80 64       	ori	r24, 0x40	; 64
     e4a:	8c 93       	st	X, r24
     e4c:	03 c0       	rjmp	.+6      	; 0xe54 <TIMER_checkStatus+0x1b2>
				}
				else
				{
					*ptr_flagStatus = FALSE;
     e4e:	ec 81       	ldd	r30, Y+4	; 0x04
     e50:	fd 81       	ldd	r31, Y+5	; 0x05
     e52:	10 82       	st	Z, r1
				}
				enu_ErrorState = TIMER_E_PARAM_VALID;
     e54:	19 82       	std	Y+1, r1	; 0x01
     e56:	1b c0       	rjmp	.+54     	; 0xe8e <TIMER_checkStatus+0x1ec>
				break;

		case COMPARE:
				if(BIT_IS_SET(TIFR_R, OCF2_BIT))
     e58:	e8 e5       	ldi	r30, 0x58	; 88
     e5a:	f0 e0       	ldi	r31, 0x00	; 0
     e5c:	80 81       	ld	r24, Z
     e5e:	88 23       	and	r24, r24
     e60:	64 f4       	brge	.+24     	; 0xe7a <TIMER_checkStatus+0x1d8>
				{
					*ptr_flagStatus = TRUE;
     e62:	ec 81       	ldd	r30, Y+4	; 0x04
     e64:	fd 81       	ldd	r31, Y+5	; 0x05
     e66:	81 e0       	ldi	r24, 0x01	; 1
     e68:	80 83       	st	Z, r24
					SET_BIT(TIFR_R, OCF2_BIT);
     e6a:	a8 e5       	ldi	r26, 0x58	; 88
     e6c:	b0 e0       	ldi	r27, 0x00	; 0
     e6e:	e8 e5       	ldi	r30, 0x58	; 88
     e70:	f0 e0       	ldi	r31, 0x00	; 0
     e72:	80 81       	ld	r24, Z
     e74:	80 68       	ori	r24, 0x80	; 128
     e76:	8c 93       	st	X, r24
     e78:	03 c0       	rjmp	.+6      	; 0xe80 <TIMER_checkStatus+0x1de>
				}
				else
				{
					*ptr_flagStatus = FALSE;
     e7a:	ec 81       	ldd	r30, Y+4	; 0x04
     e7c:	fd 81       	ldd	r31, Y+5	; 0x05
     e7e:	10 82       	st	Z, r1
				}
				enu_ErrorState = TIMER_E_PARAM_VALID;
     e80:	19 82       	std	Y+1, r1	; 0x01
     e82:	05 c0       	rjmp	.+10     	; 0xe8e <TIMER_checkStatus+0x1ec>
				break;
		default:
				enu_ErrorState = TIMER_E_PARAM_INVALID_MODE;	/* Invalid timer mode */
     e84:	82 e0       	ldi	r24, 0x02	; 2
     e86:	89 83       	std	Y+1, r24	; 0x01
     e88:	02 c0       	rjmp	.+4      	; 0xe8e <TIMER_checkStatus+0x1ec>
				break;
		}
	break;	/* END CASE OF TIMER2 */

	default:
		enu_ErrorState = TIMER_E_PARAM_INVALID_ID;	/* Invalid timer id */
     e8a:	81 e0       	ldi	r24, 0x01	; 1
     e8c:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	return enu_ErrorState;
     e8e:	89 81       	ldd	r24, Y+1	; 0x01
}
     e90:	2d 96       	adiw	r28, 0x0d	; 13
     e92:	0f b6       	in	r0, 0x3f	; 63
     e94:	f8 94       	cli
     e96:	de bf       	out	0x3e, r29	; 62
     e98:	0f be       	out	0x3f, r0	; 63
     e9a:	cd bf       	out	0x3d, r28	; 61
     e9c:	cf 91       	pop	r28
     e9e:	df 91       	pop	r29
     ea0:	08 95       	ret

00000ea2 <TIMER_stop>:
 * [in/out]	  None
 *
 * [Returns]:     Error state
 *******************************************************************************/
enuTIMER_E_STATE_t TIMER_stop(const enuTIMER_ID_t enu_timerID)
{
     ea2:	df 93       	push	r29
     ea4:	cf 93       	push	r28
     ea6:	00 d0       	rcall	.+0      	; 0xea8 <TIMER_stop+0x6>
     ea8:	00 d0       	rcall	.+0      	; 0xeaa <TIMER_stop+0x8>
     eaa:	cd b7       	in	r28, 0x3d	; 61
     eac:	de b7       	in	r29, 0x3e	; 62
     eae:	8a 83       	std	Y+2, r24	; 0x02
	enuTIMER_E_STATE_t enu_ErrorState = E_NOT_OK;
     eb0:	81 e0       	ldi	r24, 0x01	; 1
     eb2:	89 83       	std	Y+1, r24	; 0x01

	switch(enu_timerID)
     eb4:	8a 81       	ldd	r24, Y+2	; 0x02
     eb6:	28 2f       	mov	r18, r24
     eb8:	30 e0       	ldi	r19, 0x00	; 0
     eba:	3c 83       	std	Y+4, r19	; 0x04
     ebc:	2b 83       	std	Y+3, r18	; 0x03
     ebe:	8b 81       	ldd	r24, Y+3	; 0x03
     ec0:	9c 81       	ldd	r25, Y+4	; 0x04
     ec2:	81 30       	cpi	r24, 0x01	; 1
     ec4:	91 05       	cpc	r25, r1
     ec6:	91 f0       	breq	.+36     	; 0xeec <TIMER_stop+0x4a>
     ec8:	2b 81       	ldd	r18, Y+3	; 0x03
     eca:	3c 81       	ldd	r19, Y+4	; 0x04
     ecc:	22 30       	cpi	r18, 0x02	; 2
     ece:	31 05       	cpc	r19, r1
     ed0:	b1 f0       	breq	.+44     	; 0xefe <TIMER_stop+0x5c>
     ed2:	8b 81       	ldd	r24, Y+3	; 0x03
     ed4:	9c 81       	ldd	r25, Y+4	; 0x04
     ed6:	00 97       	sbiw	r24, 0x00	; 0
     ed8:	d9 f4       	brne	.+54     	; 0xf10 <TIMER_stop+0x6e>
	{

	case TIMER_0:

		TCCR0_R  = (TCCR0_R & 0xF8);	/* Clear Clock bits in TIMER0 */
     eda:	a3 e5       	ldi	r26, 0x53	; 83
     edc:	b0 e0       	ldi	r27, 0x00	; 0
     ede:	e3 e5       	ldi	r30, 0x53	; 83
     ee0:	f0 e0       	ldi	r31, 0x00	; 0
     ee2:	80 81       	ld	r24, Z
     ee4:	88 7f       	andi	r24, 0xF8	; 248
     ee6:	8c 93       	st	X, r24
		enu_ErrorState = TIMER_E_PARAM_VALID;	/* Update the error state with no error */
     ee8:	19 82       	std	Y+1, r1	; 0x01
     eea:	14 c0       	rjmp	.+40     	; 0xf14 <TIMER_stop+0x72>
		break;

	case TIMER_1:

		TCCR1B_R = (TCCR1B_R & 0xF8);	/* Clear Clock bits in TIMER1 */
     eec:	ae e4       	ldi	r26, 0x4E	; 78
     eee:	b0 e0       	ldi	r27, 0x00	; 0
     ef0:	ee e4       	ldi	r30, 0x4E	; 78
     ef2:	f0 e0       	ldi	r31, 0x00	; 0
     ef4:	80 81       	ld	r24, Z
     ef6:	88 7f       	andi	r24, 0xF8	; 248
     ef8:	8c 93       	st	X, r24
		enu_ErrorState = TIMER_E_PARAM_VALID;	/* Update the error state with no error */
     efa:	19 82       	std	Y+1, r1	; 0x01
     efc:	0b c0       	rjmp	.+22     	; 0xf14 <TIMER_stop+0x72>
		break;

	case TIMER_2:

		TCCR2_R  = (TCCR2_R & 0xF8);	/* Clear Clock bits in TIMER2 */
     efe:	a5 e4       	ldi	r26, 0x45	; 69
     f00:	b0 e0       	ldi	r27, 0x00	; 0
     f02:	e5 e4       	ldi	r30, 0x45	; 69
     f04:	f0 e0       	ldi	r31, 0x00	; 0
     f06:	80 81       	ld	r24, Z
     f08:	88 7f       	andi	r24, 0xF8	; 248
     f0a:	8c 93       	st	X, r24
		enu_ErrorState = TIMER_E_PARAM_VALID;	/* Update the error state with no error */
     f0c:	19 82       	std	Y+1, r1	; 0x01
     f0e:	02 c0       	rjmp	.+4      	; 0xf14 <TIMER_stop+0x72>
		break;

	default:
		enu_ErrorState = TIMER_E_PARAM_INVALID_ID;	/* Invalid timer id */
     f10:	81 e0       	ldi	r24, 0x01	; 1
     f12:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	return enu_ErrorState;
     f14:	89 81       	ldd	r24, Y+1	; 0x01
}
     f16:	0f 90       	pop	r0
     f18:	0f 90       	pop	r0
     f1a:	0f 90       	pop	r0
     f1c:	0f 90       	pop	r0
     f1e:	cf 91       	pop	r28
     f20:	df 91       	pop	r29
     f22:	08 95       	ret

00000f24 <TIMER_DeInit>:
 * [in/out]	  None
 *
 * [Returns]:     Error state
 ****************************************************************************************/
enuTIMER_E_STATE_t TIMER_DeInit(const enuTIMER_ID_t enu_timerID)
{
     f24:	df 93       	push	r29
     f26:	cf 93       	push	r28
     f28:	00 d0       	rcall	.+0      	; 0xf2a <TIMER_DeInit+0x6>
     f2a:	00 d0       	rcall	.+0      	; 0xf2c <TIMER_DeInit+0x8>
     f2c:	cd b7       	in	r28, 0x3d	; 61
     f2e:	de b7       	in	r29, 0x3e	; 62
     f30:	8a 83       	std	Y+2, r24	; 0x02
	enuTIMER_E_STATE_t enu_ErrorState = E_NOT_OK;
     f32:	81 e0       	ldi	r24, 0x01	; 1
     f34:	89 83       	std	Y+1, r24	; 0x01

	switch(enu_timerID)
     f36:	8a 81       	ldd	r24, Y+2	; 0x02
     f38:	28 2f       	mov	r18, r24
     f3a:	30 e0       	ldi	r19, 0x00	; 0
     f3c:	3c 83       	std	Y+4, r19	; 0x04
     f3e:	2b 83       	std	Y+3, r18	; 0x03
     f40:	8b 81       	ldd	r24, Y+3	; 0x03
     f42:	9c 81       	ldd	r25, Y+4	; 0x04
     f44:	81 30       	cpi	r24, 0x01	; 1
     f46:	91 05       	cpc	r25, r1
     f48:	19 f1       	breq	.+70     	; 0xf90 <TIMER_DeInit+0x6c>
     f4a:	2b 81       	ldd	r18, Y+3	; 0x03
     f4c:	3c 81       	ldd	r19, Y+4	; 0x04
     f4e:	22 30       	cpi	r18, 0x02	; 2
     f50:	31 05       	cpc	r19, r1
     f52:	e1 f1       	breq	.+120    	; 0xfcc <TIMER_DeInit+0xa8>
     f54:	8b 81       	ldd	r24, Y+3	; 0x03
     f56:	9c 81       	ldd	r25, Y+4	; 0x04
     f58:	00 97       	sbiw	r24, 0x00	; 0
     f5a:	09 f0       	breq	.+2      	; 0xf5e <TIMER_DeInit+0x3a>
     f5c:	50 c0       	rjmp	.+160    	; 0xffe <TIMER_DeInit+0xda>
	{

	case TIMER_0:

		/* Clear All TIMER0 Register */
		TCNT0_R = 0x00;
     f5e:	e2 e5       	ldi	r30, 0x52	; 82
     f60:	f0 e0       	ldi	r31, 0x00	; 0
     f62:	10 82       	st	Z, r1
		TCCR0_R = 0x00;
     f64:	e3 e5       	ldi	r30, 0x53	; 83
     f66:	f0 e0       	ldi	r31, 0x00	; 0
     f68:	10 82       	st	Z, r1
		OCR0_R  = 0x00;
     f6a:	ec e5       	ldi	r30, 0x5C	; 92
     f6c:	f0 e0       	ldi	r31, 0x00	; 0
     f6e:	10 82       	st	Z, r1

		/* Disable TIMER0 Interrupt Enable */
		TIMSK_R &= ~(1 << TOIE0_BIT) & ~(1 << OCIE0_BIT);
     f70:	a9 e5       	ldi	r26, 0x59	; 89
     f72:	b0 e0       	ldi	r27, 0x00	; 0
     f74:	e9 e5       	ldi	r30, 0x59	; 89
     f76:	f0 e0       	ldi	r31, 0x00	; 0
     f78:	80 81       	ld	r24, Z
     f7a:	8c 7f       	andi	r24, 0xFC	; 252
     f7c:	8c 93       	st	X, r24

		/* Disable TIMER0 Interrupt Flag, by writing a logic one */
		TIFR_R |= (1 << OCF0_BIT) | (1 << TOV0_BIT);
     f7e:	a8 e5       	ldi	r26, 0x58	; 88
     f80:	b0 e0       	ldi	r27, 0x00	; 0
     f82:	e8 e5       	ldi	r30, 0x58	; 88
     f84:	f0 e0       	ldi	r31, 0x00	; 0
     f86:	80 81       	ld	r24, Z
     f88:	83 60       	ori	r24, 0x03	; 3
     f8a:	8c 93       	st	X, r24

		/* Update the error state with no error */
		enu_ErrorState = TIMER_E_PARAM_VALID;
     f8c:	19 82       	std	Y+1, r1	; 0x01
     f8e:	39 c0       	rjmp	.+114    	; 0x1002 <TIMER_DeInit+0xde>
		break;

	case TIMER_1:

		/* Clear All TIMER1 Register */
		TCNT1_R  = 0x0000;
     f90:	ec e4       	ldi	r30, 0x4C	; 76
     f92:	f0 e0       	ldi	r31, 0x00	; 0
     f94:	11 82       	std	Z+1, r1	; 0x01
     f96:	10 82       	st	Z, r1
		OCR1A_R  = 0x0000;
     f98:	ea e4       	ldi	r30, 0x4A	; 74
     f9a:	f0 e0       	ldi	r31, 0x00	; 0
     f9c:	11 82       	std	Z+1, r1	; 0x01
     f9e:	10 82       	st	Z, r1
		TCCR1A_R = 0x00;
     fa0:	ef e4       	ldi	r30, 0x4F	; 79
     fa2:	f0 e0       	ldi	r31, 0x00	; 0
     fa4:	10 82       	st	Z, r1
		TCCR1B_R = 0x00;
     fa6:	ee e4       	ldi	r30, 0x4E	; 78
     fa8:	f0 e0       	ldi	r31, 0x00	; 0
     faa:	10 82       	st	Z, r1

		/* Disable TIMER1 Interrupt Enable */
		TIMSK_R &= ~(1 << TOIE1_BIT) & ~(1 << OCIE1A_BIT);
     fac:	a9 e5       	ldi	r26, 0x59	; 89
     fae:	b0 e0       	ldi	r27, 0x00	; 0
     fb0:	e9 e5       	ldi	r30, 0x59	; 89
     fb2:	f0 e0       	ldi	r31, 0x00	; 0
     fb4:	80 81       	ld	r24, Z
     fb6:	8b 7e       	andi	r24, 0xEB	; 235
     fb8:	8c 93       	st	X, r24

		/* Disable TIMER1 Interrupt Flag, by writing a logic one */
		TIFR_R |= (1 << OCF1A_BIT) | (1 << OCF1B_BIT) | (1 << TOV1_BIT);
     fba:	a8 e5       	ldi	r26, 0x58	; 88
     fbc:	b0 e0       	ldi	r27, 0x00	; 0
     fbe:	e8 e5       	ldi	r30, 0x58	; 88
     fc0:	f0 e0       	ldi	r31, 0x00	; 0
     fc2:	80 81       	ld	r24, Z
     fc4:	8c 61       	ori	r24, 0x1C	; 28
     fc6:	8c 93       	st	X, r24

		/* Update the error state with no error */
		enu_ErrorState = TIMER_E_PARAM_VALID;
     fc8:	19 82       	std	Y+1, r1	; 0x01
     fca:	1b c0       	rjmp	.+54     	; 0x1002 <TIMER_DeInit+0xde>
		break;

	case TIMER_2:

		/* Clear All TIMER2 Register */
		TCNT2_R = 0x00;
     fcc:	e4 e4       	ldi	r30, 0x44	; 68
     fce:	f0 e0       	ldi	r31, 0x00	; 0
     fd0:	10 82       	st	Z, r1
		TCCR2_R = 0x00;
     fd2:	e5 e4       	ldi	r30, 0x45	; 69
     fd4:	f0 e0       	ldi	r31, 0x00	; 0
     fd6:	10 82       	st	Z, r1
		OCR2_R  = 0x00;
     fd8:	e3 e4       	ldi	r30, 0x43	; 67
     fda:	f0 e0       	ldi	r31, 0x00	; 0
     fdc:	10 82       	st	Z, r1

		/* Disable TIMER2 Interrupt Flags */
		TIMSK_R &= ~(1 << TOIE2_BIT) & ~(1 << OCIE2_BIT);
     fde:	a9 e5       	ldi	r26, 0x59	; 89
     fe0:	b0 e0       	ldi	r27, 0x00	; 0
     fe2:	e9 e5       	ldi	r30, 0x59	; 89
     fe4:	f0 e0       	ldi	r31, 0x00	; 0
     fe6:	80 81       	ld	r24, Z
     fe8:	8f 73       	andi	r24, 0x3F	; 63
     fea:	8c 93       	st	X, r24

		/* Disable TIMER2 Interrupt Flag, by writing a logic one */
		TIFR_R |= (1 << OCF2_BIT) | (1 << TOV2_BIT);
     fec:	a8 e5       	ldi	r26, 0x58	; 88
     fee:	b0 e0       	ldi	r27, 0x00	; 0
     ff0:	e8 e5       	ldi	r30, 0x58	; 88
     ff2:	f0 e0       	ldi	r31, 0x00	; 0
     ff4:	80 81       	ld	r24, Z
     ff6:	80 6c       	ori	r24, 0xC0	; 192
     ff8:	8c 93       	st	X, r24

		/* Update the error state with no error */
		enu_ErrorState = TIMER_E_PARAM_VALID;
     ffa:	19 82       	std	Y+1, r1	; 0x01
     ffc:	02 c0       	rjmp	.+4      	; 0x1002 <TIMER_DeInit+0xde>
		break;

	default:

		/* Update the error state with error */
		enu_ErrorState = TIMER_E_PARAM_INVALID_ID;
     ffe:	81 e0       	ldi	r24, 0x01	; 1
    1000:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	return enu_ErrorState;
    1002:	89 81       	ldd	r24, Y+1	; 0x01
}
    1004:	0f 90       	pop	r0
    1006:	0f 90       	pop	r0
    1008:	0f 90       	pop	r0
    100a:	0f 90       	pop	r0
    100c:	cf 91       	pop	r28
    100e:	df 91       	pop	r29
    1010:	08 95       	ret

00001012 <LED_init>:
 * [in/out]	  None
 *
 * [Returns]:     None
 *******************************************************************************/
void LED_init(void)
{
    1012:	df 93       	push	r29
    1014:	cf 93       	push	r28
    1016:	cd b7       	in	r28, 0x3d	; 61
    1018:	de b7       	in	r29, 0x3e	; 62
	/* Configure LED pin as an output pin */
	DIO_setPinDirection(LED_PORT_NUM, LED_PIN_NUM, OUTPUT);
    101a:	81 e0       	ldi	r24, 0x01	; 1
    101c:	64 e0       	ldi	r22, 0x04	; 4
    101e:	41 e0       	ldi	r20, 0x01	; 1
    1020:	0e 94 d9 00 	call	0x1b2	; 0x1b2 <DIO_setPinDirection>
	/* Turn off LED at the beginning as the initial state */
	DIO_writePin(LED_PORT_NUM, LED_PIN_NUM, HIGH);
    1024:	81 e0       	ldi	r24, 0x01	; 1
    1026:	64 e0       	ldi	r22, 0x04	; 4
    1028:	41 e0       	ldi	r20, 0x01	; 1
    102a:	0e 94 42 02 	call	0x484	; 0x484 <DIO_writePin>
}
    102e:	cf 91       	pop	r28
    1030:	df 91       	pop	r29
    1032:	08 95       	ret

00001034 <LED_turnOn>:
 * [in/out]	  None
 *
 * [Returns]:     None
 *******************************************************************************/
void LED_turnOn(void)
{
    1034:	df 93       	push	r29
    1036:	cf 93       	push	r28
    1038:	cd b7       	in	r28, 0x3d	; 61
    103a:	de b7       	in	r29, 0x3e	; 62
	DIO_writePin(LED_PORT_NUM, LED_PIN_NUM, HIGH);	/* Turn On LED */
    103c:	81 e0       	ldi	r24, 0x01	; 1
    103e:	64 e0       	ldi	r22, 0x04	; 4
    1040:	41 e0       	ldi	r20, 0x01	; 1
    1042:	0e 94 42 02 	call	0x484	; 0x484 <DIO_writePin>
}
    1046:	cf 91       	pop	r28
    1048:	df 91       	pop	r29
    104a:	08 95       	ret

0000104c <LED_turnOff>:
 * [in/out]	  None
 *
 * [Returns]:     None
 *******************************************************************************/
void LED_turnOff(void)
{
    104c:	df 93       	push	r29
    104e:	cf 93       	push	r28
    1050:	cd b7       	in	r28, 0x3d	; 61
    1052:	de b7       	in	r29, 0x3e	; 62
	DIO_writePin(LED_PORT_NUM, LED_PIN_NUM, LOW);	/* Turn Off LED */
    1054:	81 e0       	ldi	r24, 0x01	; 1
    1056:	64 e0       	ldi	r22, 0x04	; 4
    1058:	40 e0       	ldi	r20, 0x00	; 0
    105a:	0e 94 42 02 	call	0x484	; 0x484 <DIO_writePin>
}
    105e:	cf 91       	pop	r28
    1060:	df 91       	pop	r29
    1062:	08 95       	ret

00001064 <LED_toggle>:
 * [in/out]	  None
 *
 * [Returns]:     None
 *******************************************************************************/
void LED_toggle(void)
{
    1064:	df 93       	push	r29
    1066:	cf 93       	push	r28
    1068:	cd b7       	in	r28, 0x3d	; 61
    106a:	de b7       	in	r29, 0x3e	; 62
	DIO_TogglePin(LED_PORT_NUM, LED_PIN_NUM);	/* Toggle the LED */
    106c:	81 e0       	ldi	r24, 0x01	; 1
    106e:	64 e0       	ldi	r22, 0x04	; 4
    1070:	0e 94 8c 04 	call	0x918	; 0x918 <DIO_TogglePin>
}
    1074:	cf 91       	pop	r28
    1076:	df 91       	pop	r29
    1078:	08 95       	ret

0000107a <App_init>:
 * [in/out]	  None
 *
 * [Returns]:     None
 *******************************************************************************/
void App_init(void)
{
    107a:	df 93       	push	r29
    107c:	cf 93       	push	r28
    107e:	cd b7       	in	r28, 0x3d	; 61
    1080:	de b7       	in	r29, 0x3e	; 62
    1082:	2b 97       	sbiw	r28, 0x0b	; 11
    1084:	0f b6       	in	r0, 0x3f	; 63
    1086:	f8 94       	cli
    1088:	de bf       	out	0x3e, r29	; 62
    108a:	0f be       	out	0x3f, r0	; 63
    108c:	cd bf       	out	0x3d, r28	; 61
	LED_init();		/* LED Driver Initialization */
    108e:	0e 94 09 08 	call	0x1012	; 0x1012 <LED_init>

	/* Configure the timer1 in overflow mode */
	strTIMER_ConfigType_t timer_Config = {0, 782, TIMER_1, COMPARE};
    1092:	ce 01       	movw	r24, r28
    1094:	01 96       	adiw	r24, 0x01	; 1
    1096:	98 87       	std	Y+8, r25	; 0x08
    1098:	8f 83       	std	Y+7, r24	; 0x07
    109a:	e0 e6       	ldi	r30, 0x60	; 96
    109c:	f0 e0       	ldi	r31, 0x00	; 0
    109e:	fa 87       	std	Y+10, r31	; 0x0a
    10a0:	e9 87       	std	Y+9, r30	; 0x09
    10a2:	f6 e0       	ldi	r31, 0x06	; 6
    10a4:	fb 87       	std	Y+11, r31	; 0x0b
    10a6:	e9 85       	ldd	r30, Y+9	; 0x09
    10a8:	fa 85       	ldd	r31, Y+10	; 0x0a
    10aa:	00 80       	ld	r0, Z
    10ac:	89 85       	ldd	r24, Y+9	; 0x09
    10ae:	9a 85       	ldd	r25, Y+10	; 0x0a
    10b0:	01 96       	adiw	r24, 0x01	; 1
    10b2:	9a 87       	std	Y+10, r25	; 0x0a
    10b4:	89 87       	std	Y+9, r24	; 0x09
    10b6:	ef 81       	ldd	r30, Y+7	; 0x07
    10b8:	f8 85       	ldd	r31, Y+8	; 0x08
    10ba:	00 82       	st	Z, r0
    10bc:	8f 81       	ldd	r24, Y+7	; 0x07
    10be:	98 85       	ldd	r25, Y+8	; 0x08
    10c0:	01 96       	adiw	r24, 0x01	; 1
    10c2:	98 87       	std	Y+8, r25	; 0x08
    10c4:	8f 83       	std	Y+7, r24	; 0x07
    10c6:	9b 85       	ldd	r25, Y+11	; 0x0b
    10c8:	91 50       	subi	r25, 0x01	; 1
    10ca:	9b 87       	std	Y+11, r25	; 0x0b
    10cc:	eb 85       	ldd	r30, Y+11	; 0x0b
    10ce:	ee 23       	and	r30, r30
    10d0:	51 f7       	brne	.-44     	; 0x10a6 <App_init+0x2c>

	TIMER_init(&timer_Config);	/* Initialize the timer */
    10d2:	ce 01       	movw	r24, r28
    10d4:	01 96       	adiw	r24, 0x01	; 1
    10d6:	0e 94 1d 05 	call	0xa3a	; 0xa3a <TIMER_init>

	/* State the timer */
	TIMER_start(TIMER_1, T1_F_CPU_1024);
    10da:	81 e0       	ldi	r24, 0x01	; 1
    10dc:	65 e0       	ldi	r22, 0x05	; 5
    10de:	0e 94 04 06 	call	0xc08	; 0xc08 <TIMER_start>
}
    10e2:	2b 96       	adiw	r28, 0x0b	; 11
    10e4:	0f b6       	in	r0, 0x3f	; 63
    10e6:	f8 94       	cli
    10e8:	de bf       	out	0x3e, r29	; 62
    10ea:	0f be       	out	0x3f, r0	; 63
    10ec:	cd bf       	out	0x3d, r28	; 61
    10ee:	cf 91       	pop	r28
    10f0:	df 91       	pop	r29
    10f2:	08 95       	ret

000010f4 <App_Update>:
 * [in/out]	  None
 *
 * [Returns]:     None
 *******************************************************************************/
void App_Update(void)
{
    10f4:	df 93       	push	r29
    10f6:	cf 93       	push	r28
    10f8:	cd b7       	in	r28, 0x3d	; 61
    10fa:	de b7       	in	r29, 0x3e	; 62
	/* Read the status of the timer */
	TIMER_checkStatus(TIMER_1, COMPARE, &gu8_applicationStatus);
    10fc:	27 e6       	ldi	r18, 0x67	; 103
    10fe:	30 e0       	ldi	r19, 0x00	; 0
    1100:	81 e0       	ldi	r24, 0x01	; 1
    1102:	61 e0       	ldi	r22, 0x01	; 1
    1104:	a9 01       	movw	r20, r18
    1106:	0e 94 51 06 	call	0xca2	; 0xca2 <TIMER_checkStatus>

	if(gu8_applicationStatus == TRUE)
    110a:	80 91 67 00 	lds	r24, 0x0067
    110e:	81 30       	cpi	r24, 0x01	; 1
    1110:	b1 f4       	brne	.+44     	; 0x113e <App_Update+0x4a>
	{
		++gu8_tick;
    1112:	80 91 66 00 	lds	r24, 0x0066
    1116:	8f 5f       	subi	r24, 0xFF	; 255
    1118:	80 93 66 00 	sts	0x0066, r24

		if(gu8_tick == TIMER_FOR_HIGH_PERIOD)
    111c:	80 91 66 00 	lds	r24, 0x0066
    1120:	83 30       	cpi	r24, 0x03	; 3
    1122:	19 f4       	brne	.+6      	; 0x112a <App_Update+0x36>
		{
			LED_toggle();	/* Pin Toggle to generate 37.5 % Duty Cycle */
    1124:	0e 94 32 08 	call	0x1064	; 0x1064 <LED_toggle>
    1128:	08 c0       	rjmp	.+16     	; 0x113a <App_Update+0x46>
		}
		else if(gu8_tick == TIMER_FOR_LOW_PERIOD)
    112a:	80 91 66 00 	lds	r24, 0x0066
    112e:	88 30       	cpi	r24, 0x08	; 8
    1130:	21 f4       	brne	.+8      	; 0x113a <App_Update+0x46>
		{
			LED_toggle();	/* Pin Toggle to generate 62.5 % Duty Cycle */
    1132:	0e 94 32 08 	call	0x1064	; 0x1064 <LED_toggle>
			gu8_tick = 0;	/* Clear Global ticks for the next time */
    1136:	10 92 66 00 	sts	0x0066, r1
		}

		gu8_applicationStatus = FALSE;	/* Clear the flag for the next time */
    113a:	10 92 67 00 	sts	0x0067, r1
	}
}
    113e:	cf 91       	pop	r28
    1140:	df 91       	pop	r29
    1142:	08 95       	ret

00001144 <main>:
/*****************************************************************************************
 *                                MAIN FUNCTION                                          *
 *****************************************************************************************/

int main(void)
{
    1144:	df 93       	push	r29
    1146:	cf 93       	push	r28
    1148:	cd b7       	in	r28, 0x3d	; 61
    114a:	de b7       	in	r29, 0x3e	; 62
	/********************************************************************************
	 *                           SYSTEM INITIALIZATION                              *
	 ********************************************************************************/

	App_init();	/* Initialize the application */
    114c:	0e 94 3d 08 	call	0x107a	; 0x107a <App_init>
	 *                        APPLICATION	(SUPER LOOP)				*
	 ********************************************************************************/

	while(1)
	{
		App_Update();
    1150:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <App_Update>
    1154:	fd cf       	rjmp	.-6      	; 0x1150 <main+0xc>

00001156 <_exit>:
    1156:	f8 94       	cli

00001158 <__stop_program>:
    1158:	ff cf       	rjmp	.-2      	; 0x1158 <__stop_program>
