
VPR FPGA Placement and Routing.
Version: Version 5.0.2
Compiled: Dec 11 2020.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
This code is licensed only for non-commercial use.

Auto-sizing FPGA, try x = 12 y = 12
Auto-sizing FPGA, try x = 6 y = 6
Auto-sizing FPGA, try x = 9 y = 9
Auto-sizing FPGA, try x = 10 y = 10
Auto-sizing FPGA, try x = 11 y = 11
Auto-sizing FPGA, try x = 10 y = 10
FPGA auto-sized to, x = 11 y = 11

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      41	blocks of type .io
Architecture 44	blocks of type .io
Netlist      103	blocks of type .clb
Architecture 121	blocks of type .clb

Timing analysis: ON

Operation:  ROUTE_ONLY

PlacerOpts.place_freq:  PLACE_NEVER

RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  TIMING_DRIVEN
RouterOpts.base_cost_type:  DELAY_NORMALIZED
RouterOpts.fixed_channel_width:  NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  0.500000
RouterOpts.initial_pres_fac:  0.500000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50
RouterOpts.astar_fac:  1.200000
RouterOpts.criticality_exp:  1.000000
RouterOpts.max_criticality:  0.990000

RoutingArch.directionality:  UNI_DIRECTIONAL
RoutingArch.switch_block_type:  WILTON
RoutingArch.Fs:  3

The circuit will be mapped into a 11 x 11 array of clbs.

Netlist num_nets:  141
Netlist num_blocks:  144
Netlist inputs pins:  38
Netlist output pins:  3

12 11 0
6 3 0
3 4 0
5 3 0
12 10 0
4 4 0
1 5 0
2 2 0
8 7 0
3 9 0
9 7 0
6 7 0
6 12 0
4 5 0
2 6 0
1 1 0
2 4 0
9 1 0
0 11 0
1 10 0
4 11 0
8 12 0
10 6 0
11 4 0
2 5 0
12 3 0
9 5 0
0 3 0
7 3 0
2 7 0
12 4 0
7 4 0
8 5 0
12 1 0
10 8 0
3 1 0
11 0 0
3 2 0
7 12 0
0 4 0
7 2 0
8 3 0
11 8 0
1 2 0
0 10 0
6 9 0
0 1 0
8 0 0
3 3 0
5 4 0
2 3 0
11 3 0
12 9 0
4 2 0
12 6 0
6 1 0
10 3 0
12 7 0
3 5 0
1 11 0
9 2 0
7 0 0
12 5 0
4 0 0
4 8 0
9 4 0
9 6 0
10 1 0
1 3 0
11 6 0
3 0 0
2 9 0
4 1 0
3 8 0
10 9 0
5 8 0
10 0 0
3 6 0
6 4 0
0 7 0
7 7 0
2 8 0
0 6 0
11 7 0
8 8 0
7 5 0
12 8 0
6 6 0
12 2 0
0 9 0
0 5 0
3 12 0
2 10 0
10 5 0
6 8 0
5 0 0
0 2 0
5 2 0
2 1 0
2 12 0
1 9 0
4 3 0
8 1 0
2 0 0
10 4 0
1 4 0
8 6 0
5 7 0
11 2 0
6 5 0
0 8 0
11 11 0
9 8 0
11 1 0
5 12 0
5 5 0
11 9 0
4 6 0
9 0 0
8 4 0
4 7 0
5 1 0
5 6 0
4 9 0
7 1 0
7 8 0
4 12 0
11 5 0
1 7 0
9 3 0
8 2 0
1 0 0
7 6 0
3 10 0
10 7 0
10 2 0
11 10 0
6 0 0
6 2 0
2 11 0
1 8 0
1 12 0
1 6 0
3 7 0
low, high, current -1 -1 8
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 6.23993e-09.
T_crit: 6.24945e-09.
T_crit: 6.24945e-09.
T_crit: 6.15433e-09.
T_crit: 6.15433e-09.
T_crit: 6.15433e-09.
T_crit: 6.15433e-09.
T_crit: 6.15433e-09.
T_crit: 6.15433e-09.
T_crit: 6.15433e-09.
T_crit: 6.26345e-09.
T_crit: 6.43409e-09.
T_crit: 6.35984e-09.
T_crit: 6.34905e-09.
T_crit: 6.34281e-09.
T_crit: 7.07276e-09.
T_crit: 6.95607e-09.
T_crit: 7.05498e-09.
T_crit: 6.85073e-09.
T_crit: 7.04054e-09.
T_crit: 6.83671e-09.
T_crit: 6.88463e-09.
T_crit: 7.51945e-09.
T_crit: 7.15269e-09.
T_crit: 7.52828e-09.
T_crit: 7.62011e-09.
T_crit: 7.36451e-09.
T_crit: 7.55104e-09.
T_crit: 7.61358e-09.
T_crit: 7.08859e-09.
T_crit: 7.2354e-09.
T_crit: 7.44255e-09.
T_crit: 7.64693e-09.
T_crit: 7.64693e-09.
T_crit: 7.33172e-09.
T_crit: 7.54102e-09.
T_crit: 7.34496e-09.
T_crit: 7.3507e-09.
T_crit: 7.25741e-09.
T_crit: 7.35953e-09.
T_crit: 7.06911e-09.
T_crit: 7.06911e-09.
T_crit: 7.0488e-09.
T_crit: 7.37227e-09.
T_crit: 7.23021e-09.
T_crit: 7.15724e-09.
T_crit: 7.26762e-09.
T_crit: 7.45542e-09.
T_crit: 7.43315e-09.
T_crit: 7.64867e-09.
Routing failed.
low, high, current 8 -1 16
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 6.03063e-09.
T_crit: 6.04016e-09.
T_crit: 6.04016e-09.
T_crit: 6.04016e-09.
T_crit: 6.04016e-09.
T_crit: 6.04016e-09.
T_crit: 5.94503e-09.
T_crit: 5.94503e-09.
T_crit: 5.94503e-09.
T_crit: 5.94503e-09.
T_crit: 5.94503e-09.
T_crit: 5.94503e-09.
T_crit: 5.94503e-09.
T_crit: 5.94503e-09.
T_crit: 5.94503e-09.
T_crit: 5.94503e-09.
T_crit: 5.94503e-09.
T_crit: 5.94503e-09.
T_crit: 5.94503e-09.
T_crit: 5.94503e-09.
T_crit: 6.00989e-09.
T_crit: 5.94503e-09.
T_crit: 5.94503e-09.
T_crit: 5.94503e-09.
Successfully routed after 25 routing iterations.
Completed net delay value cross check successfully.
low, high, current 8 16 12
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 5.95203e-09.
T_crit: 5.95077e-09.
T_crit: 5.95077e-09.
T_crit: 5.95455e-09.
T_crit: 5.9596e-09.
T_crit: 5.96464e-09.
T_crit: 5.96338e-09.
T_crit: 5.96464e-09.
T_crit: 5.96843e-09.
T_crit: 5.96338e-09.
T_crit: 5.96212e-09.
T_crit: 5.96338e-09.
T_crit: 5.96464e-09.
T_crit: 5.96464e-09.
T_crit: 5.96464e-09.
T_crit: 6.12702e-09.
T_crit: 6.14292e-09.
T_crit: 6.84884e-09.
T_crit: 7.06381e-09.
T_crit: 6.56025e-09.
T_crit: 7.26232e-09.
T_crit: 6.772e-09.
T_crit: 6.76317e-09.
T_crit: 7.52794e-09.
T_crit: 6.98499e-09.
T_crit: 6.57278e-09.
T_crit: 6.99851e-09.
T_crit: 6.85956e-09.
T_crit: 7.39427e-09.
T_crit: 6.97884e-09.
T_crit: 7.08264e-09.
T_crit: 7.56807e-09.
T_crit: 7.68476e-09.
T_crit: 7.56981e-09.
T_crit: 7.88376e-09.
T_crit: 7.88502e-09.
T_crit: 7.37376e-09.
T_crit: 7.3816e-09.
T_crit: 7.3816e-09.
T_crit: 7.3816e-09.
T_crit: 7.3816e-09.
T_crit: 7.3816e-09.
T_crit: 7.37908e-09.
T_crit: 8.31145e-09.
T_crit: 8.19981e-09.
T_crit: 8.01201e-09.
T_crit: 7.91808e-09.
T_crit: 8.12485e-09.
T_crit: 8.21878e-09.
T_crit: 8.62148e-09.
Routing failed.
low, high, current 12 16 14
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 5.95203e-09.
T_crit: 5.94825e-09.
T_crit: 5.95329e-09.
T_crit: 5.95329e-09.
T_crit: 5.95203e-09.
T_crit: 5.95581e-09.
T_crit: 5.95581e-09.
T_crit: 5.95708e-09.
T_crit: 5.95708e-09.
T_crit: 5.94698e-09.
T_crit: 5.94698e-09.
T_crit: 5.94698e-09.
T_crit: 5.94825e-09.
T_crit: 5.94825e-09.
T_crit: 5.94825e-09.
T_crit: 5.94825e-09.
T_crit: 5.94825e-09.
T_crit: 6.37188e-09.
T_crit: 6.13787e-09.
T_crit: 6.0592e-09.
T_crit: 6.13276e-09.
T_crit: 6.47653e-09.
T_crit: 6.65487e-09.
T_crit: 7.44751e-09.
T_crit: 6.44292e-09.
T_crit: 6.46001e-09.
T_crit: 7.31871e-09.
T_crit: 7.10036e-09.
T_crit: 7.19387e-09.
T_crit: 7.10253e-09.
T_crit: 6.99e-09.
T_crit: 7.12167e-09.
T_crit: 6.9768e-09.
T_crit: 6.518e-09.
T_crit: 6.76317e-09.
T_crit: 7.08012e-09.
T_crit: 6.97295e-09.
T_crit: 7.38826e-09.
T_crit: 7.47267e-09.
T_crit: 8.07779e-09.
T_crit: 8.07779e-09.
T_crit: 7.47267e-09.
T_crit: 7.48219e-09.
T_crit: 7.57606e-09.
T_crit: 7.57606e-09.
T_crit: 7.57606e-09.
T_crit: 7.57606e-09.
T_crit: 7.57606e-09.
T_crit: 7.57606e-09.
T_crit: 7.57606e-09.
Routing failed.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -64511280
Best routing used a channel width factor of 16.


Average number of bends per net: 5.31206  Maximum # of bends: 37


The number of routed nets (nonglobal): 141
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 2820   Average net length: 20.0000
	Maximum net length: 104

Wirelength results in terms of physical segments:
	Total wiring segments used: 1474   Av. wire segments per net: 10.4539
	Maximum segments used by a net: 55


X - Directed channels:

j	max occ	av_occ		capacity
0	16	13.0000  	16
1	15	12.3636  	16
2	13	11.5455  	16
3	16	12.6364  	16
4	14	12.7273  	16
5	14	11.8182  	16
6	15	11.8182  	16
7	15	11.9091  	16
8	13	10.3636  	16
9	13	8.90909  	16
10	9	6.36364  	16
11	8	3.81818  	16

Y - Directed channels:

i	max occ	av_occ		capacity
0	15	11.3636  	16
1	16	12.8182  	16
2	15	10.7273  	16
3	14	10.6364  	16
4	13	10.1818  	16
5	16	11.1818  	16
6	16	12.3636  	16
7	15	10.0909  	16
8	16	10.4545  	16
9	14	9.54545  	16
10	12	9.72727  	16
11	13	10.0000  	16

Total Tracks in X-direction: 192  in Y-direction: 192

Logic Area (in minimum width transistor areas):
Total Logic Area: 3.63e+06  Per 1x1 logic tile: 30000

Routing area (in minimum width transistor areas):
Total Routing Area: 258635.  Per logic tile: 2137.48

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                   0.64

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        2                    0.64

Critical Path: 5.94503e-09 (s)

Time elapsed (PLACE&ROUTE): 2475.293000 ms


Time elapsed (Fernando): 2475.302000 ms

