ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"Systick.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.USER_ISR,"ax",%progbits
  20              		.align	2
  21              		.global	USER_ISR
  22              		.thumb
  23              		.thumb_func
  24              		.type	USER_ISR, %function
  25              	USER_ISR:
  26              	.LFB63:
  27              		.file 1 "ZumoLibrary\\Systick.c"
   1:ZumoLibrary/Systick.c **** #include <stdbool.h>
   2:ZumoLibrary/Systick.c **** #include "project.h"
   3:ZumoLibrary/Systick.c **** #include "Ultra.h"
   4:ZumoLibrary/Systick.c **** #include "Reflectance.h"
   5:ZumoLibrary/Systick.c **** 
   6:ZumoLibrary/Systick.c **** static volatile uint32_t systicks;
   7:ZumoLibrary/Systick.c **** /* ISR prototype declaration */
   8:ZumoLibrary/Systick.c **** CY_ISR_PROTO(USER_ISR); 
   9:ZumoLibrary/Systick.c **** /* User ISR function definition */
  10:ZumoLibrary/Systick.c **** CY_ISR(USER_ISR) {
  28              		.loc 1 10 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  11:ZumoLibrary/Systick.c ****     /* User ISR Code*/
  12:ZumoLibrary/Systick.c ****     ++systicks;
  36              		.loc 1 12 0
  37 0002 044A     		ldr	r2, .L3
  38 0004 1368     		ldr	r3, [r2]
  39 0006 0133     		adds	r3, r3, #1
  40 0008 1360     		str	r3, [r2]
  13:ZumoLibrary/Systick.c ****     ultrasonic_handler();
  41              		.loc 1 13 0
  42 000a FFF7FEFF 		bl	ultrasonic_handler
  43              	.LVL0:
  14:ZumoLibrary/Systick.c ****     reflectance_handler();
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 2


  44              		.loc 1 14 0
  45 000e FFF7FEFF 		bl	reflectance_handler
  46              	.LVL1:
  47 0012 08BD     		pop	{r3, pc}
  48              	.L4:
  49              		.align	2
  50              	.L3:
  51 0014 00000000 		.word	.LANCHOR0
  52              		.cfi_endproc
  53              	.LFE63:
  54              		.size	USER_ISR, .-USER_ISR
  55              		.section	.text.Systick_Start,"ax",%progbits
  56              		.align	2
  57              		.global	Systick_Start
  58              		.thumb
  59              		.thumb_func
  60              		.type	Systick_Start, %function
  61              	Systick_Start:
  62              	.LFB64:
  15:ZumoLibrary/Systick.c **** }  
  16:ZumoLibrary/Systick.c **** 
  17:ZumoLibrary/Systick.c **** void Systick_Start(void)
  18:ZumoLibrary/Systick.c **** {
  63              		.loc 1 18 0
  64              		.cfi_startproc
  65              		@ args = 0, pretend = 0, frame = 0
  66              		@ frame_needed = 0, uses_anonymous_args = 0
  67 0000 08B5     		push	{r3, lr}
  68              		.cfi_def_cfa_offset 8
  69              		.cfi_offset 3, -8
  70              		.cfi_offset 14, -4
  19:ZumoLibrary/Systick.c ****     static bool init = false;
  20:ZumoLibrary/Systick.c ****     if(!init) {
  71              		.loc 1 20 0
  72 0002 0B4B     		ldr	r3, .L8
  73 0004 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
  74 0006 93B9     		cbnz	r3, .L5
  21:ZumoLibrary/Systick.c ****         init = true;
  75              		.loc 1 21 0
  76 0008 0122     		movs	r2, #1
  77 000a 094B     		ldr	r3, .L8
  78 000c 1A71     		strb	r2, [r3, #4]
  22:ZumoLibrary/Systick.c ****         // Map systick ISR to the user defined ISR. SysTick_IRQn is already defined in core_cm0.h f
  23:ZumoLibrary/Systick.c ****         CyIntSetSysVector((SysTick_IRQn + 16), USER_ISR);  
  79              		.loc 1 23 0
  80 000e 0949     		ldr	r1, .L8+4
  81 0010 0F20     		movs	r0, #15
  82 0012 FFF7FEFF 		bl	CyIntSetSysVector
  83              	.LVL2:
  84              	.LBB8:
  85              	.LBB9:
  86              		.file 2 "Generated_Source\\PSoC5/core_cm3.h"
   1:Generated_Source\PSoC5/core_cm3.h **** /**************************************************************************//**
   2:Generated_Source\PSoC5/core_cm3.h ****  * @file     core_cm3.h
   3:Generated_Source\PSoC5/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC5/core_cm3.h ****  * @version  V5.00
   5:Generated_Source\PSoC5/core_cm3.h ****  * @date     13. September 2016
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 3


   6:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
   7:Generated_Source\PSoC5/core_cm3.h **** /*
   8:Generated_Source\PSoC5/core_cm3.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC5/core_cm3.h ****  *
  10:Generated_Source\PSoC5/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC5/core_cm3.h ****  *
  12:Generated_Source\PSoC5/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC5/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC5/core_cm3.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC5/core_cm3.h ****  *
  16:Generated_Source\PSoC5/core_cm3.h ****  * http://www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC5/core_cm3.h ****  *
  18:Generated_Source\PSoC5/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC5/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC5/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC5/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC5/core_cm3.h ****  * limitations under the License.
  23:Generated_Source\PSoC5/core_cm3.h ****  */
  24:Generated_Source\PSoC5/core_cm3.h **** 
  25:Generated_Source\PSoC5/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC5/core_cm3.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC5/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:Generated_Source\PSoC5/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC5/core_cm3.h **** #endif
  30:Generated_Source\PSoC5/core_cm3.h **** 
  31:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Generated_Source\PSoC5/core_cm3.h **** 
  34:Generated_Source\PSoC5/core_cm3.h **** #include <stdint.h>
  35:Generated_Source\PSoC5/core_cm3.h **** 
  36:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
  38:Generated_Source\PSoC5/core_cm3.h **** #endif
  39:Generated_Source\PSoC5/core_cm3.h **** 
  40:Generated_Source\PSoC5/core_cm3.h **** /**
  41:Generated_Source\PSoC5/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC5/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC5/core_cm3.h **** 
  44:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC5/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC5/core_cm3.h **** 
  47:Generated_Source\PSoC5/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC5/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC5/core_cm3.h **** 
  50:Generated_Source\PSoC5/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC5/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC5/core_cm3.h ****  */
  53:Generated_Source\PSoC5/core_cm3.h **** 
  54:Generated_Source\PSoC5/core_cm3.h **** 
  55:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
  56:Generated_Source\PSoC5/core_cm3.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
  58:Generated_Source\PSoC5/core_cm3.h **** /**
  59:Generated_Source\PSoC5/core_cm3.h ****   \ingroup Cortex_M3
  60:Generated_Source\PSoC5/core_cm3.h ****   @{
  61:Generated_Source\PSoC5/core_cm3.h ****  */
  62:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 4


  63:Generated_Source\PSoC5/core_cm3.h **** /*  CMSIS CM3 definitions */
  64:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:Generated_Source\PSoC5/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  67:Generated_Source\PSoC5/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:Generated_Source\PSoC5/core_cm3.h **** 
  69:Generated_Source\PSoC5/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  70:Generated_Source\PSoC5/core_cm3.h **** 
  71:Generated_Source\PSoC5/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:Generated_Source\PSoC5/core_cm3.h ****     This core does not support an FPU at all
  73:Generated_Source\PSoC5/core_cm3.h **** */
  74:Generated_Source\PSoC5/core_cm3.h **** #define __FPU_USED       0U
  75:Generated_Source\PSoC5/core_cm3.h **** 
  76:Generated_Source\PSoC5/core_cm3.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  79:Generated_Source\PSoC5/core_cm3.h ****   #endif
  80:Generated_Source\PSoC5/core_cm3.h **** 
  81:Generated_Source\PSoC5/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  82:Generated_Source\PSoC5/core_cm3.h ****   #if defined __ARM_PCS_VFP
  83:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  84:Generated_Source\PSoC5/core_cm3.h ****   #endif
  85:Generated_Source\PSoC5/core_cm3.h **** 
  86:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __GNUC__ )
  87:Generated_Source\PSoC5/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  88:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  89:Generated_Source\PSoC5/core_cm3.h ****   #endif
  90:Generated_Source\PSoC5/core_cm3.h **** 
  91:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __ICCARM__ )
  92:Generated_Source\PSoC5/core_cm3.h ****   #if defined __ARMVFP__
  93:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  94:Generated_Source\PSoC5/core_cm3.h ****   #endif
  95:Generated_Source\PSoC5/core_cm3.h **** 
  96:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TI_ARM__ )
  97:Generated_Source\PSoC5/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
  98:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  99:Generated_Source\PSoC5/core_cm3.h ****   #endif
 100:Generated_Source\PSoC5/core_cm3.h **** 
 101:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __TASKING__ )
 102:Generated_Source\PSoC5/core_cm3.h ****   #if defined __FPU_VFP__
 103:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 104:Generated_Source\PSoC5/core_cm3.h ****   #endif
 105:Generated_Source\PSoC5/core_cm3.h **** 
 106:Generated_Source\PSoC5/core_cm3.h **** #elif defined ( __CSMC__ )
 107:Generated_Source\PSoC5/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 108:Generated_Source\PSoC5/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 109:Generated_Source\PSoC5/core_cm3.h ****   #endif
 110:Generated_Source\PSoC5/core_cm3.h **** 
 111:Generated_Source\PSoC5/core_cm3.h **** #endif
 112:Generated_Source\PSoC5/core_cm3.h **** 
 113:Generated_Source\PSoC5/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 114:Generated_Source\PSoC5/core_cm3.h **** 
 115:Generated_Source\PSoC5/core_cm3.h **** 
 116:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 117:Generated_Source\PSoC5/core_cm3.h **** }
 118:Generated_Source\PSoC5/core_cm3.h **** #endif
 119:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 5


 120:Generated_Source\PSoC5/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 121:Generated_Source\PSoC5/core_cm3.h **** 
 122:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CMSIS_GENERIC
 123:Generated_Source\PSoC5/core_cm3.h **** 
 124:Generated_Source\PSoC5/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 125:Generated_Source\PSoC5/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 126:Generated_Source\PSoC5/core_cm3.h **** 
 127:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 128:Generated_Source\PSoC5/core_cm3.h ****  extern "C" {
 129:Generated_Source\PSoC5/core_cm3.h **** #endif
 130:Generated_Source\PSoC5/core_cm3.h **** 
 131:Generated_Source\PSoC5/core_cm3.h **** /* check device defines and use defaults */
 132:Generated_Source\PSoC5/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 133:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __CM3_REV
 134:Generated_Source\PSoC5/core_cm3.h ****     #define __CM3_REV               0x0200U
 135:Generated_Source\PSoC5/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 136:Generated_Source\PSoC5/core_cm3.h ****   #endif
 137:Generated_Source\PSoC5/core_cm3.h **** 
 138:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __MPU_PRESENT
 139:Generated_Source\PSoC5/core_cm3.h ****     #define __MPU_PRESENT             0U
 140:Generated_Source\PSoC5/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 141:Generated_Source\PSoC5/core_cm3.h ****   #endif
 142:Generated_Source\PSoC5/core_cm3.h **** 
 143:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 144:Generated_Source\PSoC5/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 145:Generated_Source\PSoC5/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 146:Generated_Source\PSoC5/core_cm3.h ****   #endif
 147:Generated_Source\PSoC5/core_cm3.h **** 
 148:Generated_Source\PSoC5/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 149:Generated_Source\PSoC5/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 150:Generated_Source\PSoC5/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 151:Generated_Source\PSoC5/core_cm3.h ****   #endif
 152:Generated_Source\PSoC5/core_cm3.h **** #endif
 153:Generated_Source\PSoC5/core_cm3.h **** 
 154:Generated_Source\PSoC5/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 155:Generated_Source\PSoC5/core_cm3.h **** /**
 156:Generated_Source\PSoC5/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 157:Generated_Source\PSoC5/core_cm3.h **** 
 158:Generated_Source\PSoC5/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 159:Generated_Source\PSoC5/core_cm3.h ****     \li to specify the access to peripheral variables.
 160:Generated_Source\PSoC5/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 161:Generated_Source\PSoC5/core_cm3.h **** */
 162:Generated_Source\PSoC5/core_cm3.h **** #ifdef __cplusplus
 163:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 164:Generated_Source\PSoC5/core_cm3.h **** #else
 165:Generated_Source\PSoC5/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 166:Generated_Source\PSoC5/core_cm3.h **** #endif
 167:Generated_Source\PSoC5/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 168:Generated_Source\PSoC5/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 169:Generated_Source\PSoC5/core_cm3.h **** 
 170:Generated_Source\PSoC5/core_cm3.h **** /* following defines should be used for structure members */
 171:Generated_Source\PSoC5/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 172:Generated_Source\PSoC5/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 173:Generated_Source\PSoC5/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 174:Generated_Source\PSoC5/core_cm3.h **** 
 175:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group Cortex_M3 */
 176:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 6


 177:Generated_Source\PSoC5/core_cm3.h **** 
 178:Generated_Source\PSoC5/core_cm3.h **** 
 179:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
 180:Generated_Source\PSoC5/core_cm3.h ****  *                 Register Abstraction
 181:Generated_Source\PSoC5/core_cm3.h ****   Core Register contain:
 182:Generated_Source\PSoC5/core_cm3.h ****   - Core Register
 183:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Register
 184:Generated_Source\PSoC5/core_cm3.h ****   - Core SCB Register
 185:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Register
 186:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Register
 187:Generated_Source\PSoC5/core_cm3.h ****   - Core MPU Register
 188:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
 189:Generated_Source\PSoC5/core_cm3.h **** /**
 190:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 191:Generated_Source\PSoC5/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 192:Generated_Source\PSoC5/core_cm3.h **** */
 193:Generated_Source\PSoC5/core_cm3.h **** 
 194:Generated_Source\PSoC5/core_cm3.h **** /**
 195:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
 196:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 197:Generated_Source\PSoC5/core_cm3.h ****   \brief      Core Register type definitions.
 198:Generated_Source\PSoC5/core_cm3.h ****   @{
 199:Generated_Source\PSoC5/core_cm3.h ****  */
 200:Generated_Source\PSoC5/core_cm3.h **** 
 201:Generated_Source\PSoC5/core_cm3.h **** /**
 202:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 203:Generated_Source\PSoC5/core_cm3.h ****  */
 204:Generated_Source\PSoC5/core_cm3.h **** typedef union
 205:Generated_Source\PSoC5/core_cm3.h **** {
 206:Generated_Source\PSoC5/core_cm3.h ****   struct
 207:Generated_Source\PSoC5/core_cm3.h ****   {
 208:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 209:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 210:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 211:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 212:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 213:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 214:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 215:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 216:Generated_Source\PSoC5/core_cm3.h **** } APSR_Type;
 217:Generated_Source\PSoC5/core_cm3.h **** 
 218:Generated_Source\PSoC5/core_cm3.h **** /* APSR Register Definitions */
 219:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 220:Generated_Source\PSoC5/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 221:Generated_Source\PSoC5/core_cm3.h **** 
 222:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 223:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 224:Generated_Source\PSoC5/core_cm3.h **** 
 225:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 226:Generated_Source\PSoC5/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 227:Generated_Source\PSoC5/core_cm3.h **** 
 228:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 229:Generated_Source\PSoC5/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 230:Generated_Source\PSoC5/core_cm3.h **** 
 231:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 232:Generated_Source\PSoC5/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 233:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 7


 234:Generated_Source\PSoC5/core_cm3.h **** 
 235:Generated_Source\PSoC5/core_cm3.h **** /**
 236:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 237:Generated_Source\PSoC5/core_cm3.h ****  */
 238:Generated_Source\PSoC5/core_cm3.h **** typedef union
 239:Generated_Source\PSoC5/core_cm3.h **** {
 240:Generated_Source\PSoC5/core_cm3.h ****   struct
 241:Generated_Source\PSoC5/core_cm3.h ****   {
 242:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 243:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 244:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 245:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 246:Generated_Source\PSoC5/core_cm3.h **** } IPSR_Type;
 247:Generated_Source\PSoC5/core_cm3.h **** 
 248:Generated_Source\PSoC5/core_cm3.h **** /* IPSR Register Definitions */
 249:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 250:Generated_Source\PSoC5/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 251:Generated_Source\PSoC5/core_cm3.h **** 
 252:Generated_Source\PSoC5/core_cm3.h **** 
 253:Generated_Source\PSoC5/core_cm3.h **** /**
 254:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 255:Generated_Source\PSoC5/core_cm3.h ****  */
 256:Generated_Source\PSoC5/core_cm3.h **** typedef union
 257:Generated_Source\PSoC5/core_cm3.h **** {
 258:Generated_Source\PSoC5/core_cm3.h ****   struct
 259:Generated_Source\PSoC5/core_cm3.h ****   {
 260:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 261:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 262:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 263:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 264:Generated_Source\PSoC5/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 265:Generated_Source\PSoC5/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 266:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC5/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC5/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC5/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC5/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC5/core_cm3.h **** } xPSR_Type;
 274:Generated_Source\PSoC5/core_cm3.h **** 
 275:Generated_Source\PSoC5/core_cm3.h **** /* xPSR Register Definitions */
 276:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 277:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 278:Generated_Source\PSoC5/core_cm3.h **** 
 279:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 280:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 281:Generated_Source\PSoC5/core_cm3.h **** 
 282:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 283:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 284:Generated_Source\PSoC5/core_cm3.h **** 
 285:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 286:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 287:Generated_Source\PSoC5/core_cm3.h **** 
 288:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 289:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 290:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 8


 291:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 292:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 293:Generated_Source\PSoC5/core_cm3.h **** 
 294:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 295:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 296:Generated_Source\PSoC5/core_cm3.h **** 
 297:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 298:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 299:Generated_Source\PSoC5/core_cm3.h **** 
 300:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 301:Generated_Source\PSoC5/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 302:Generated_Source\PSoC5/core_cm3.h **** 
 303:Generated_Source\PSoC5/core_cm3.h **** 
 304:Generated_Source\PSoC5/core_cm3.h **** /**
 305:Generated_Source\PSoC5/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 306:Generated_Source\PSoC5/core_cm3.h ****  */
 307:Generated_Source\PSoC5/core_cm3.h **** typedef union
 308:Generated_Source\PSoC5/core_cm3.h **** {
 309:Generated_Source\PSoC5/core_cm3.h ****   struct
 310:Generated_Source\PSoC5/core_cm3.h ****   {
 311:Generated_Source\PSoC5/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 312:Generated_Source\PSoC5/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 313:Generated_Source\PSoC5/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 314:Generated_Source\PSoC5/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 315:Generated_Source\PSoC5/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 316:Generated_Source\PSoC5/core_cm3.h **** } CONTROL_Type;
 317:Generated_Source\PSoC5/core_cm3.h **** 
 318:Generated_Source\PSoC5/core_cm3.h **** /* CONTROL Register Definitions */
 319:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 320:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 321:Generated_Source\PSoC5/core_cm3.h **** 
 322:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 323:Generated_Source\PSoC5/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 324:Generated_Source\PSoC5/core_cm3.h **** 
 325:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CORE */
 326:Generated_Source\PSoC5/core_cm3.h **** 
 327:Generated_Source\PSoC5/core_cm3.h **** 
 328:Generated_Source\PSoC5/core_cm3.h **** /**
 329:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
 330:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 331:Generated_Source\PSoC5/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 332:Generated_Source\PSoC5/core_cm3.h ****   @{
 333:Generated_Source\PSoC5/core_cm3.h ****  */
 334:Generated_Source\PSoC5/core_cm3.h **** 
 335:Generated_Source\PSoC5/core_cm3.h **** /**
 336:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 337:Generated_Source\PSoC5/core_cm3.h ****  */
 338:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 339:Generated_Source\PSoC5/core_cm3.h **** {
 340:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 341:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[24U];
 342:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 343:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RSERVED1[24U];
 344:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 345:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[24U];
 346:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 347:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[24U];
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 9


 348:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 349:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[56U];
 350:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 351:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[644U];
 352:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 353:Generated_Source\PSoC5/core_cm3.h **** }  NVIC_Type;
 354:Generated_Source\PSoC5/core_cm3.h **** 
 355:Generated_Source\PSoC5/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 356:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 357:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 358:Generated_Source\PSoC5/core_cm3.h **** 
 359:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 360:Generated_Source\PSoC5/core_cm3.h **** 
 361:Generated_Source\PSoC5/core_cm3.h **** 
 362:Generated_Source\PSoC5/core_cm3.h **** /**
 363:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 364:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 365:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 366:Generated_Source\PSoC5/core_cm3.h ****   @{
 367:Generated_Source\PSoC5/core_cm3.h ****  */
 368:Generated_Source\PSoC5/core_cm3.h **** 
 369:Generated_Source\PSoC5/core_cm3.h **** /**
 370:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 371:Generated_Source\PSoC5/core_cm3.h ****  */
 372:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 373:Generated_Source\PSoC5/core_cm3.h **** {
 374:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 375:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 376:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 377:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 378:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 379:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 380:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 381:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 382:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 383:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 384:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 385:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 386:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 387:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 388:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 389:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 390:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 391:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 392:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 393:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[5U];
 394:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 395:Generated_Source\PSoC5/core_cm3.h **** } SCB_Type;
 396:Generated_Source\PSoC5/core_cm3.h **** 
 397:Generated_Source\PSoC5/core_cm3.h **** /* SCB CPUID Register Definitions */
 398:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 399:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 400:Generated_Source\PSoC5/core_cm3.h **** 
 401:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 402:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 403:Generated_Source\PSoC5/core_cm3.h **** 
 404:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 10


 405:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 406:Generated_Source\PSoC5/core_cm3.h **** 
 407:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 408:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 409:Generated_Source\PSoC5/core_cm3.h **** 
 410:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 411:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 412:Generated_Source\PSoC5/core_cm3.h **** 
 413:Generated_Source\PSoC5/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 414:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 415:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 416:Generated_Source\PSoC5/core_cm3.h **** 
 417:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 418:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 419:Generated_Source\PSoC5/core_cm3.h **** 
 420:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 421:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 422:Generated_Source\PSoC5/core_cm3.h **** 
 423:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 424:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 425:Generated_Source\PSoC5/core_cm3.h **** 
 426:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 427:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 428:Generated_Source\PSoC5/core_cm3.h **** 
 429:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 430:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 431:Generated_Source\PSoC5/core_cm3.h **** 
 432:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 433:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 434:Generated_Source\PSoC5/core_cm3.h **** 
 435:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 436:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 437:Generated_Source\PSoC5/core_cm3.h **** 
 438:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 439:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 440:Generated_Source\PSoC5/core_cm3.h **** 
 441:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 442:Generated_Source\PSoC5/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 443:Generated_Source\PSoC5/core_cm3.h **** 
 444:Generated_Source\PSoC5/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 445:Generated_Source\PSoC5/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 446:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 447:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 448:Generated_Source\PSoC5/core_cm3.h **** 
 449:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 450:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 451:Generated_Source\PSoC5/core_cm3.h **** #else
 452:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 453:Generated_Source\PSoC5/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 454:Generated_Source\PSoC5/core_cm3.h **** #endif
 455:Generated_Source\PSoC5/core_cm3.h **** 
 456:Generated_Source\PSoC5/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 457:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 458:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 459:Generated_Source\PSoC5/core_cm3.h **** 
 460:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 461:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 11


 462:Generated_Source\PSoC5/core_cm3.h **** 
 463:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 464:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 465:Generated_Source\PSoC5/core_cm3.h **** 
 466:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 467:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 468:Generated_Source\PSoC5/core_cm3.h **** 
 469:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 470:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 471:Generated_Source\PSoC5/core_cm3.h **** 
 472:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 473:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 474:Generated_Source\PSoC5/core_cm3.h **** 
 475:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 476:Generated_Source\PSoC5/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 477:Generated_Source\PSoC5/core_cm3.h **** 
 478:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Control Register Definitions */
 479:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 480:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 481:Generated_Source\PSoC5/core_cm3.h **** 
 482:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 483:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 484:Generated_Source\PSoC5/core_cm3.h **** 
 485:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 486:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 487:Generated_Source\PSoC5/core_cm3.h **** 
 488:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 489:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 490:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 491:Generated_Source\PSoC5/core_cm3.h **** 
 492:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 493:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 494:Generated_Source\PSoC5/core_cm3.h **** 
 495:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 496:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 497:Generated_Source\PSoC5/core_cm3.h **** 
 498:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 499:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 500:Generated_Source\PSoC5/core_cm3.h **** 
 501:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 502:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 503:Generated_Source\PSoC5/core_cm3.h **** 
 504:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 505:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 506:Generated_Source\PSoC5/core_cm3.h **** 
 507:Generated_Source\PSoC5/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 508:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 509:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 510:Generated_Source\PSoC5/core_cm3.h **** 
 511:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 512:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 513:Generated_Source\PSoC5/core_cm3.h **** 
 514:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 515:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 516:Generated_Source\PSoC5/core_cm3.h **** 
 517:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 518:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 12


 519:Generated_Source\PSoC5/core_cm3.h **** 
 520:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 521:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 522:Generated_Source\PSoC5/core_cm3.h **** 
 523:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 524:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 525:Generated_Source\PSoC5/core_cm3.h **** 
 526:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 527:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 528:Generated_Source\PSoC5/core_cm3.h **** 
 529:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 530:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 531:Generated_Source\PSoC5/core_cm3.h **** 
 532:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 533:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 534:Generated_Source\PSoC5/core_cm3.h **** 
 535:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 536:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 537:Generated_Source\PSoC5/core_cm3.h **** 
 538:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 539:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 540:Generated_Source\PSoC5/core_cm3.h **** 
 541:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 542:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 543:Generated_Source\PSoC5/core_cm3.h **** 
 544:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 545:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 546:Generated_Source\PSoC5/core_cm3.h **** 
 547:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 548:Generated_Source\PSoC5/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 549:Generated_Source\PSoC5/core_cm3.h **** 
 550:Generated_Source\PSoC5/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 551:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 552:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 553:Generated_Source\PSoC5/core_cm3.h **** 
 554:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 555:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 556:Generated_Source\PSoC5/core_cm3.h **** 
 557:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 558:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 559:Generated_Source\PSoC5/core_cm3.h **** 
 560:Generated_Source\PSoC5/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 561:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 562:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 563:Generated_Source\PSoC5/core_cm3.h **** 
 564:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 565:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 566:Generated_Source\PSoC5/core_cm3.h **** 
 567:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 568:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 569:Generated_Source\PSoC5/core_cm3.h **** 
 570:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 571:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 572:Generated_Source\PSoC5/core_cm3.h **** 
 573:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 574:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 575:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 13


 576:Generated_Source\PSoC5/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 577:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 578:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 579:Generated_Source\PSoC5/core_cm3.h **** 
 580:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 581:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 582:Generated_Source\PSoC5/core_cm3.h **** 
 583:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 584:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 585:Generated_Source\PSoC5/core_cm3.h **** 
 586:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 587:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 588:Generated_Source\PSoC5/core_cm3.h **** 
 589:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 590:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 591:Generated_Source\PSoC5/core_cm3.h **** 
 592:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 593:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 594:Generated_Source\PSoC5/core_cm3.h **** 
 595:Generated_Source\PSoC5/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 596:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 597:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 598:Generated_Source\PSoC5/core_cm3.h **** 
 599:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 600:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 601:Generated_Source\PSoC5/core_cm3.h **** 
 602:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 603:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 604:Generated_Source\PSoC5/core_cm3.h **** 
 605:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 606:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 607:Generated_Source\PSoC5/core_cm3.h **** 
 608:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 609:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 610:Generated_Source\PSoC5/core_cm3.h **** 
 611:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 612:Generated_Source\PSoC5/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 613:Generated_Source\PSoC5/core_cm3.h **** 
 614:Generated_Source\PSoC5/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 615:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 616:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 617:Generated_Source\PSoC5/core_cm3.h **** 
 618:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 619:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 620:Generated_Source\PSoC5/core_cm3.h **** 
 621:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 622:Generated_Source\PSoC5/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 623:Generated_Source\PSoC5/core_cm3.h **** 
 624:Generated_Source\PSoC5/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 625:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 626:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 627:Generated_Source\PSoC5/core_cm3.h **** 
 628:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 629:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 630:Generated_Source\PSoC5/core_cm3.h **** 
 631:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 632:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 14


 633:Generated_Source\PSoC5/core_cm3.h **** 
 634:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 635:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 636:Generated_Source\PSoC5/core_cm3.h **** 
 637:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 638:Generated_Source\PSoC5/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 639:Generated_Source\PSoC5/core_cm3.h **** 
 640:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCB */
 641:Generated_Source\PSoC5/core_cm3.h **** 
 642:Generated_Source\PSoC5/core_cm3.h **** 
 643:Generated_Source\PSoC5/core_cm3.h **** /**
 644:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 645:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 646:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 647:Generated_Source\PSoC5/core_cm3.h ****   @{
 648:Generated_Source\PSoC5/core_cm3.h ****  */
 649:Generated_Source\PSoC5/core_cm3.h **** 
 650:Generated_Source\PSoC5/core_cm3.h **** /**
 651:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 652:Generated_Source\PSoC5/core_cm3.h ****  */
 653:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 654:Generated_Source\PSoC5/core_cm3.h **** {
 655:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[1U];
 656:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 657:Generated_Source\PSoC5/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 658:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 659:Generated_Source\PSoC5/core_cm3.h **** #else
 660:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[1U];
 661:Generated_Source\PSoC5/core_cm3.h **** #endif
 662:Generated_Source\PSoC5/core_cm3.h **** } SCnSCB_Type;
 663:Generated_Source\PSoC5/core_cm3.h **** 
 664:Generated_Source\PSoC5/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 665:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 666:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 667:Generated_Source\PSoC5/core_cm3.h **** 
 668:Generated_Source\PSoC5/core_cm3.h **** /* Auxiliary Control Register Definitions */
 669:Generated_Source\PSoC5/core_cm3.h **** 
 670:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 671:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 672:Generated_Source\PSoC5/core_cm3.h **** 
 673:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 674:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 675:Generated_Source\PSoC5/core_cm3.h **** 
 676:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 677:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 678:Generated_Source\PSoC5/core_cm3.h **** 
 679:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 680:Generated_Source\PSoC5/core_cm3.h **** 
 681:Generated_Source\PSoC5/core_cm3.h **** 
 682:Generated_Source\PSoC5/core_cm3.h **** /**
 683:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 684:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 685:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 686:Generated_Source\PSoC5/core_cm3.h ****   @{
 687:Generated_Source\PSoC5/core_cm3.h ****  */
 688:Generated_Source\PSoC5/core_cm3.h **** 
 689:Generated_Source\PSoC5/core_cm3.h **** /**
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 15


 690:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 691:Generated_Source\PSoC5/core_cm3.h ****  */
 692:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 693:Generated_Source\PSoC5/core_cm3.h **** {
 694:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 695:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 696:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 697:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 698:Generated_Source\PSoC5/core_cm3.h **** } SysTick_Type;
 699:Generated_Source\PSoC5/core_cm3.h **** 
 700:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 701:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 702:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 703:Generated_Source\PSoC5/core_cm3.h **** 
 704:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 705:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 706:Generated_Source\PSoC5/core_cm3.h **** 
 707:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 708:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 709:Generated_Source\PSoC5/core_cm3.h **** 
 710:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 711:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 712:Generated_Source\PSoC5/core_cm3.h **** 
 713:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Reload Register Definitions */
 714:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 715:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 716:Generated_Source\PSoC5/core_cm3.h **** 
 717:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Current Register Definitions */
 718:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 719:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 720:Generated_Source\PSoC5/core_cm3.h **** 
 721:Generated_Source\PSoC5/core_cm3.h **** /* SysTick Calibration Register Definitions */
 722:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 723:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 724:Generated_Source\PSoC5/core_cm3.h **** 
 725:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 726:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 727:Generated_Source\PSoC5/core_cm3.h **** 
 728:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 729:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 730:Generated_Source\PSoC5/core_cm3.h **** 
 731:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 732:Generated_Source\PSoC5/core_cm3.h **** 
 733:Generated_Source\PSoC5/core_cm3.h **** 
 734:Generated_Source\PSoC5/core_cm3.h **** /**
 735:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 736:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 737:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 738:Generated_Source\PSoC5/core_cm3.h ****   @{
 739:Generated_Source\PSoC5/core_cm3.h ****  */
 740:Generated_Source\PSoC5/core_cm3.h **** 
 741:Generated_Source\PSoC5/core_cm3.h **** /**
 742:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 743:Generated_Source\PSoC5/core_cm3.h ****  */
 744:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 745:Generated_Source\PSoC5/core_cm3.h **** {
 746:Generated_Source\PSoC5/core_cm3.h ****   __OM  union
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 16


 747:Generated_Source\PSoC5/core_cm3.h ****   {
 748:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 749:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 750:Generated_Source\PSoC5/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 751:Generated_Source\PSoC5/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 752:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[864U];
 753:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 754:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[15U];
 755:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 756:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[15U];
 757:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 758:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[29U];
 759:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 760:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 761:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 762:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[43U];
 763:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 764:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 765:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[6U];
 766:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 767:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 768:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 769:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 770:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 771:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 772:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 773:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 774:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 775:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 776:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 777:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 778:Generated_Source\PSoC5/core_cm3.h **** } ITM_Type;
 779:Generated_Source\PSoC5/core_cm3.h **** 
 780:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 781:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 782:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 783:Generated_Source\PSoC5/core_cm3.h **** 
 784:Generated_Source\PSoC5/core_cm3.h **** /* ITM Trace Control Register Definitions */
 785:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 786:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 787:Generated_Source\PSoC5/core_cm3.h **** 
 788:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 789:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 790:Generated_Source\PSoC5/core_cm3.h **** 
 791:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 792:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 793:Generated_Source\PSoC5/core_cm3.h **** 
 794:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 795:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 796:Generated_Source\PSoC5/core_cm3.h **** 
 797:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 798:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 799:Generated_Source\PSoC5/core_cm3.h **** 
 800:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 801:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 802:Generated_Source\PSoC5/core_cm3.h **** 
 803:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 17


 804:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 805:Generated_Source\PSoC5/core_cm3.h **** 
 806:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 807:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 808:Generated_Source\PSoC5/core_cm3.h **** 
 809:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 810:Generated_Source\PSoC5/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 811:Generated_Source\PSoC5/core_cm3.h **** 
 812:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Write Register Definitions */
 813:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 814:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 815:Generated_Source\PSoC5/core_cm3.h **** 
 816:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Read Register Definitions */
 817:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 818:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 819:Generated_Source\PSoC5/core_cm3.h **** 
 820:Generated_Source\PSoC5/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 821:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 822:Generated_Source\PSoC5/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 823:Generated_Source\PSoC5/core_cm3.h **** 
 824:Generated_Source\PSoC5/core_cm3.h **** /* ITM Lock Status Register Definitions */
 825:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 826:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 827:Generated_Source\PSoC5/core_cm3.h **** 
 828:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 829:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 830:Generated_Source\PSoC5/core_cm3.h **** 
 831:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 832:Generated_Source\PSoC5/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 833:Generated_Source\PSoC5/core_cm3.h **** 
 834:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 835:Generated_Source\PSoC5/core_cm3.h **** 
 836:Generated_Source\PSoC5/core_cm3.h **** 
 837:Generated_Source\PSoC5/core_cm3.h **** /**
 838:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 839:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 840:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 841:Generated_Source\PSoC5/core_cm3.h ****   @{
 842:Generated_Source\PSoC5/core_cm3.h ****  */
 843:Generated_Source\PSoC5/core_cm3.h **** 
 844:Generated_Source\PSoC5/core_cm3.h **** /**
 845:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 846:Generated_Source\PSoC5/core_cm3.h ****  */
 847:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 848:Generated_Source\PSoC5/core_cm3.h **** {
 849:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 850:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 851:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 852:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 853:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 854:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 855:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 856:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 857:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 858:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 859:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 860:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[1U];
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 18


 861:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 862:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 863:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 864:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[1U];
 865:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 866:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 867:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 868:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[1U];
 869:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 870:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 871:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 872:Generated_Source\PSoC5/core_cm3.h **** } DWT_Type;
 873:Generated_Source\PSoC5/core_cm3.h **** 
 874:Generated_Source\PSoC5/core_cm3.h **** /* DWT Control Register Definitions */
 875:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 876:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 877:Generated_Source\PSoC5/core_cm3.h **** 
 878:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 879:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 880:Generated_Source\PSoC5/core_cm3.h **** 
 881:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 882:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 883:Generated_Source\PSoC5/core_cm3.h **** 
 884:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 885:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 886:Generated_Source\PSoC5/core_cm3.h **** 
 887:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 888:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 889:Generated_Source\PSoC5/core_cm3.h **** 
 890:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 891:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 892:Generated_Source\PSoC5/core_cm3.h **** 
 893:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 894:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 895:Generated_Source\PSoC5/core_cm3.h **** 
 896:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 897:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 898:Generated_Source\PSoC5/core_cm3.h **** 
 899:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 900:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 901:Generated_Source\PSoC5/core_cm3.h **** 
 902:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 903:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 904:Generated_Source\PSoC5/core_cm3.h **** 
 905:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 906:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 907:Generated_Source\PSoC5/core_cm3.h **** 
 908:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 909:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 910:Generated_Source\PSoC5/core_cm3.h **** 
 911:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 912:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 913:Generated_Source\PSoC5/core_cm3.h **** 
 914:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 915:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 916:Generated_Source\PSoC5/core_cm3.h **** 
 917:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 19


 918:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 919:Generated_Source\PSoC5/core_cm3.h **** 
 920:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 921:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 922:Generated_Source\PSoC5/core_cm3.h **** 
 923:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 924:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 925:Generated_Source\PSoC5/core_cm3.h **** 
 926:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 927:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 928:Generated_Source\PSoC5/core_cm3.h **** 
 929:Generated_Source\PSoC5/core_cm3.h **** /* DWT CPI Count Register Definitions */
 930:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 931:Generated_Source\PSoC5/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 932:Generated_Source\PSoC5/core_cm3.h **** 
 933:Generated_Source\PSoC5/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 934:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 935:Generated_Source\PSoC5/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 936:Generated_Source\PSoC5/core_cm3.h **** 
 937:Generated_Source\PSoC5/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 938:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 939:Generated_Source\PSoC5/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 940:Generated_Source\PSoC5/core_cm3.h **** 
 941:Generated_Source\PSoC5/core_cm3.h **** /* DWT LSU Count Register Definitions */
 942:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 943:Generated_Source\PSoC5/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 944:Generated_Source\PSoC5/core_cm3.h **** 
 945:Generated_Source\PSoC5/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 946:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 947:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 948:Generated_Source\PSoC5/core_cm3.h **** 
 949:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 950:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 951:Generated_Source\PSoC5/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 952:Generated_Source\PSoC5/core_cm3.h **** 
 953:Generated_Source\PSoC5/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 954:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 955:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 956:Generated_Source\PSoC5/core_cm3.h **** 
 957:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 958:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 959:Generated_Source\PSoC5/core_cm3.h **** 
 960:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 961:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 962:Generated_Source\PSoC5/core_cm3.h **** 
 963:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 964:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 965:Generated_Source\PSoC5/core_cm3.h **** 
 966:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 967:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 968:Generated_Source\PSoC5/core_cm3.h **** 
 969:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 970:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 971:Generated_Source\PSoC5/core_cm3.h **** 
 972:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 973:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 974:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 20


 975:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 976:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 977:Generated_Source\PSoC5/core_cm3.h **** 
 978:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 979:Generated_Source\PSoC5/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 980:Generated_Source\PSoC5/core_cm3.h **** 
 981:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 982:Generated_Source\PSoC5/core_cm3.h **** 
 983:Generated_Source\PSoC5/core_cm3.h **** 
 984:Generated_Source\PSoC5/core_cm3.h **** /**
 985:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
 986:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 987:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 988:Generated_Source\PSoC5/core_cm3.h ****   @{
 989:Generated_Source\PSoC5/core_cm3.h ****  */
 990:Generated_Source\PSoC5/core_cm3.h **** 
 991:Generated_Source\PSoC5/core_cm3.h **** /**
 992:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 993:Generated_Source\PSoC5/core_cm3.h ****  */
 994:Generated_Source\PSoC5/core_cm3.h **** typedef struct
 995:Generated_Source\PSoC5/core_cm3.h **** {
 996:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 997:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 998:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED0[2U];
 999:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1000:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED1[55U];
1001:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1002:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED2[131U];
1003:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1004:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1005:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1006:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED3[759U];
1007:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1008:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1009:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1010:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED4[1U];
1011:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1012:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1013:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1014:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED5[39U];
1015:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1016:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1017:Generated_Source\PSoC5/core_cm3.h ****         uint32_t RESERVED7[8U];
1018:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1019:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1020:Generated_Source\PSoC5/core_cm3.h **** } TPI_Type;
1021:Generated_Source\PSoC5/core_cm3.h **** 
1022:Generated_Source\PSoC5/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1023:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1024:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1025:Generated_Source\PSoC5/core_cm3.h **** 
1026:Generated_Source\PSoC5/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1027:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1028:Generated_Source\PSoC5/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1029:Generated_Source\PSoC5/core_cm3.h **** 
1030:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1031:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 21


1032:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1033:Generated_Source\PSoC5/core_cm3.h **** 
1034:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1035:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1036:Generated_Source\PSoC5/core_cm3.h **** 
1037:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1038:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1039:Generated_Source\PSoC5/core_cm3.h **** 
1040:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1041:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1042:Generated_Source\PSoC5/core_cm3.h **** 
1043:Generated_Source\PSoC5/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1044:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1045:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1046:Generated_Source\PSoC5/core_cm3.h **** 
1047:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1048:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1049:Generated_Source\PSoC5/core_cm3.h **** 
1050:Generated_Source\PSoC5/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1051:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1052:Generated_Source\PSoC5/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1053:Generated_Source\PSoC5/core_cm3.h **** 
1054:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1055:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1056:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1057:Generated_Source\PSoC5/core_cm3.h **** 
1058:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1059:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1060:Generated_Source\PSoC5/core_cm3.h **** 
1061:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1062:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1063:Generated_Source\PSoC5/core_cm3.h **** 
1064:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1065:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1066:Generated_Source\PSoC5/core_cm3.h **** 
1067:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1068:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1069:Generated_Source\PSoC5/core_cm3.h **** 
1070:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1071:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1072:Generated_Source\PSoC5/core_cm3.h **** 
1073:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1074:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1075:Generated_Source\PSoC5/core_cm3.h **** 
1076:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1077:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1078:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1079:Generated_Source\PSoC5/core_cm3.h **** 
1080:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1081:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1082:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1083:Generated_Source\PSoC5/core_cm3.h **** 
1084:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1085:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1086:Generated_Source\PSoC5/core_cm3.h **** 
1087:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1088:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 22


1089:Generated_Source\PSoC5/core_cm3.h **** 
1090:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1091:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1092:Generated_Source\PSoC5/core_cm3.h **** 
1093:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1094:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1095:Generated_Source\PSoC5/core_cm3.h **** 
1096:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1097:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1098:Generated_Source\PSoC5/core_cm3.h **** 
1099:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1100:Generated_Source\PSoC5/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1101:Generated_Source\PSoC5/core_cm3.h **** 
1102:Generated_Source\PSoC5/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1103:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1104:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1105:Generated_Source\PSoC5/core_cm3.h **** 
1106:Generated_Source\PSoC5/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1107:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1108:Generated_Source\PSoC5/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1109:Generated_Source\PSoC5/core_cm3.h **** 
1110:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVID Register Definitions */
1111:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1112:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1113:Generated_Source\PSoC5/core_cm3.h **** 
1114:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1115:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1116:Generated_Source\PSoC5/core_cm3.h **** 
1117:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1118:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1119:Generated_Source\PSoC5/core_cm3.h **** 
1120:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1121:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1122:Generated_Source\PSoC5/core_cm3.h **** 
1123:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1124:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1125:Generated_Source\PSoC5/core_cm3.h **** 
1126:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1127:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1128:Generated_Source\PSoC5/core_cm3.h **** 
1129:Generated_Source\PSoC5/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1130:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1131:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1132:Generated_Source\PSoC5/core_cm3.h **** 
1133:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1134:Generated_Source\PSoC5/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1135:Generated_Source\PSoC5/core_cm3.h **** 
1136:Generated_Source\PSoC5/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1137:Generated_Source\PSoC5/core_cm3.h **** 
1138:Generated_Source\PSoC5/core_cm3.h **** 
1139:Generated_Source\PSoC5/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1140:Generated_Source\PSoC5/core_cm3.h **** /**
1141:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
1142:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1143:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1144:Generated_Source\PSoC5/core_cm3.h ****   @{
1145:Generated_Source\PSoC5/core_cm3.h ****  */
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 23


1146:Generated_Source\PSoC5/core_cm3.h **** 
1147:Generated_Source\PSoC5/core_cm3.h **** /**
1148:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1149:Generated_Source\PSoC5/core_cm3.h ****  */
1150:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1151:Generated_Source\PSoC5/core_cm3.h **** {
1152:Generated_Source\PSoC5/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1153:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1154:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1155:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1156:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1157:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1158:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1159:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1160:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1161:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1162:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1163:Generated_Source\PSoC5/core_cm3.h **** } MPU_Type;
1164:Generated_Source\PSoC5/core_cm3.h **** 
1165:Generated_Source\PSoC5/core_cm3.h **** /* MPU Type Register Definitions */
1166:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1167:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1168:Generated_Source\PSoC5/core_cm3.h **** 
1169:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1170:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1171:Generated_Source\PSoC5/core_cm3.h **** 
1172:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1173:Generated_Source\PSoC5/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1174:Generated_Source\PSoC5/core_cm3.h **** 
1175:Generated_Source\PSoC5/core_cm3.h **** /* MPU Control Register Definitions */
1176:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1177:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1178:Generated_Source\PSoC5/core_cm3.h **** 
1179:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1180:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1181:Generated_Source\PSoC5/core_cm3.h **** 
1182:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1183:Generated_Source\PSoC5/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1184:Generated_Source\PSoC5/core_cm3.h **** 
1185:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Number Register Definitions */
1186:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1187:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1188:Generated_Source\PSoC5/core_cm3.h **** 
1189:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1190:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1191:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1192:Generated_Source\PSoC5/core_cm3.h **** 
1193:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1194:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1195:Generated_Source\PSoC5/core_cm3.h **** 
1196:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1197:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1198:Generated_Source\PSoC5/core_cm3.h **** 
1199:Generated_Source\PSoC5/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1200:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1201:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1202:Generated_Source\PSoC5/core_cm3.h **** 
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 24


1203:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1204:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1205:Generated_Source\PSoC5/core_cm3.h **** 
1206:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1207:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1208:Generated_Source\PSoC5/core_cm3.h **** 
1209:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1210:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1211:Generated_Source\PSoC5/core_cm3.h **** 
1212:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1213:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1214:Generated_Source\PSoC5/core_cm3.h **** 
1215:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1216:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1217:Generated_Source\PSoC5/core_cm3.h **** 
1218:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1219:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1220:Generated_Source\PSoC5/core_cm3.h **** 
1221:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1222:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1223:Generated_Source\PSoC5/core_cm3.h **** 
1224:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1225:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1226:Generated_Source\PSoC5/core_cm3.h **** 
1227:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1228:Generated_Source\PSoC5/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1229:Generated_Source\PSoC5/core_cm3.h **** 
1230:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_MPU */
1231:Generated_Source\PSoC5/core_cm3.h **** #endif
1232:Generated_Source\PSoC5/core_cm3.h **** 
1233:Generated_Source\PSoC5/core_cm3.h **** 
1234:Generated_Source\PSoC5/core_cm3.h **** /**
1235:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_core_register
1236:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1237:Generated_Source\PSoC5/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1238:Generated_Source\PSoC5/core_cm3.h ****   @{
1239:Generated_Source\PSoC5/core_cm3.h ****  */
1240:Generated_Source\PSoC5/core_cm3.h **** 
1241:Generated_Source\PSoC5/core_cm3.h **** /**
1242:Generated_Source\PSoC5/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1243:Generated_Source\PSoC5/core_cm3.h ****  */
1244:Generated_Source\PSoC5/core_cm3.h **** typedef struct
1245:Generated_Source\PSoC5/core_cm3.h **** {
1246:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1247:Generated_Source\PSoC5/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1248:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1249:Generated_Source\PSoC5/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1250:Generated_Source\PSoC5/core_cm3.h **** } CoreDebug_Type;
1251:Generated_Source\PSoC5/core_cm3.h **** 
1252:Generated_Source\PSoC5/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1253:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1254:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1255:Generated_Source\PSoC5/core_cm3.h **** 
1256:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1257:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1258:Generated_Source\PSoC5/core_cm3.h **** 
1259:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 25


1260:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1261:Generated_Source\PSoC5/core_cm3.h **** 
1262:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1263:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1264:Generated_Source\PSoC5/core_cm3.h **** 
1265:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1266:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1267:Generated_Source\PSoC5/core_cm3.h **** 
1268:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1269:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1270:Generated_Source\PSoC5/core_cm3.h **** 
1271:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1272:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1273:Generated_Source\PSoC5/core_cm3.h **** 
1274:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1275:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1276:Generated_Source\PSoC5/core_cm3.h **** 
1277:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1278:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1279:Generated_Source\PSoC5/core_cm3.h **** 
1280:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1281:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1282:Generated_Source\PSoC5/core_cm3.h **** 
1283:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1284:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1285:Generated_Source\PSoC5/core_cm3.h **** 
1286:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1287:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1288:Generated_Source\PSoC5/core_cm3.h **** 
1289:Generated_Source\PSoC5/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1290:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1291:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1292:Generated_Source\PSoC5/core_cm3.h **** 
1293:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1294:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1295:Generated_Source\PSoC5/core_cm3.h **** 
1296:Generated_Source\PSoC5/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1297:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1298:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1299:Generated_Source\PSoC5/core_cm3.h **** 
1300:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1301:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1302:Generated_Source\PSoC5/core_cm3.h **** 
1303:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1304:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1305:Generated_Source\PSoC5/core_cm3.h **** 
1306:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1307:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1308:Generated_Source\PSoC5/core_cm3.h **** 
1309:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1310:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1311:Generated_Source\PSoC5/core_cm3.h **** 
1312:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1313:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1314:Generated_Source\PSoC5/core_cm3.h **** 
1315:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1316:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 26


1317:Generated_Source\PSoC5/core_cm3.h **** 
1318:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1319:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1320:Generated_Source\PSoC5/core_cm3.h **** 
1321:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1322:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1323:Generated_Source\PSoC5/core_cm3.h **** 
1324:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1325:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1326:Generated_Source\PSoC5/core_cm3.h **** 
1327:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1328:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1329:Generated_Source\PSoC5/core_cm3.h **** 
1330:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1331:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1332:Generated_Source\PSoC5/core_cm3.h **** 
1333:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1334:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1335:Generated_Source\PSoC5/core_cm3.h **** 
1336:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1337:Generated_Source\PSoC5/core_cm3.h **** 
1338:Generated_Source\PSoC5/core_cm3.h **** 
1339:Generated_Source\PSoC5/core_cm3.h **** /**
1340:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
1341:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1342:Generated_Source\PSoC5/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1343:Generated_Source\PSoC5/core_cm3.h ****   @{
1344:Generated_Source\PSoC5/core_cm3.h ****  */
1345:Generated_Source\PSoC5/core_cm3.h **** 
1346:Generated_Source\PSoC5/core_cm3.h **** /**
1347:Generated_Source\PSoC5/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1348:Generated_Source\PSoC5/core_cm3.h ****   \param[in] field  Name of the register bit field.
1349:Generated_Source\PSoC5/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1350:Generated_Source\PSoC5/core_cm3.h ****   \return           Masked and shifted value.
1351:Generated_Source\PSoC5/core_cm3.h **** */
1352:Generated_Source\PSoC5/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1353:Generated_Source\PSoC5/core_cm3.h **** 
1354:Generated_Source\PSoC5/core_cm3.h **** /**
1355:Generated_Source\PSoC5/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1356:Generated_Source\PSoC5/core_cm3.h ****   \param[in] field  Name of the register bit field.
1357:Generated_Source\PSoC5/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1358:Generated_Source\PSoC5/core_cm3.h ****   \return           Masked and shifted bit field value.
1359:Generated_Source\PSoC5/core_cm3.h **** */
1360:Generated_Source\PSoC5/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1361:Generated_Source\PSoC5/core_cm3.h **** 
1362:Generated_Source\PSoC5/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1363:Generated_Source\PSoC5/core_cm3.h **** 
1364:Generated_Source\PSoC5/core_cm3.h **** 
1365:Generated_Source\PSoC5/core_cm3.h **** /**
1366:Generated_Source\PSoC5/core_cm3.h ****   \ingroup    CMSIS_core_register
1367:Generated_Source\PSoC5/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1368:Generated_Source\PSoC5/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1369:Generated_Source\PSoC5/core_cm3.h ****   @{
1370:Generated_Source\PSoC5/core_cm3.h ****  */
1371:Generated_Source\PSoC5/core_cm3.h **** 
1372:Generated_Source\PSoC5/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1373:Generated_Source\PSoC5/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 27


1374:Generated_Source\PSoC5/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1375:Generated_Source\PSoC5/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1376:Generated_Source\PSoC5/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1377:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1378:Generated_Source\PSoC5/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1379:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1380:Generated_Source\PSoC5/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1381:Generated_Source\PSoC5/core_cm3.h **** 
1382:Generated_Source\PSoC5/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1383:Generated_Source\PSoC5/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1384:Generated_Source\PSoC5/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1385:Generated_Source\PSoC5/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1386:Generated_Source\PSoC5/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1387:Generated_Source\PSoC5/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1388:Generated_Source\PSoC5/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1389:Generated_Source\PSoC5/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1390:Generated_Source\PSoC5/core_cm3.h **** 
1391:Generated_Source\PSoC5/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1392:Generated_Source\PSoC5/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1393:Generated_Source\PSoC5/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1394:Generated_Source\PSoC5/core_cm3.h **** #endif
1395:Generated_Source\PSoC5/core_cm3.h **** 
1396:Generated_Source\PSoC5/core_cm3.h **** /*@} */
1397:Generated_Source\PSoC5/core_cm3.h **** 
1398:Generated_Source\PSoC5/core_cm3.h **** 
1399:Generated_Source\PSoC5/core_cm3.h **** 
1400:Generated_Source\PSoC5/core_cm3.h **** /*******************************************************************************
1401:Generated_Source\PSoC5/core_cm3.h ****  *                Hardware Abstraction Layer
1402:Generated_Source\PSoC5/core_cm3.h ****   Core Function Interface contains:
1403:Generated_Source\PSoC5/core_cm3.h ****   - Core NVIC Functions
1404:Generated_Source\PSoC5/core_cm3.h ****   - Core SysTick Functions
1405:Generated_Source\PSoC5/core_cm3.h ****   - Core Debug Functions
1406:Generated_Source\PSoC5/core_cm3.h ****   - Core Register Access Functions
1407:Generated_Source\PSoC5/core_cm3.h ****  ******************************************************************************/
1408:Generated_Source\PSoC5/core_cm3.h **** /**
1409:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1410:Generated_Source\PSoC5/core_cm3.h **** */
1411:Generated_Source\PSoC5/core_cm3.h **** 
1412:Generated_Source\PSoC5/core_cm3.h **** 
1413:Generated_Source\PSoC5/core_cm3.h **** 
1414:Generated_Source\PSoC5/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1415:Generated_Source\PSoC5/core_cm3.h **** /**
1416:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1417:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1418:Generated_Source\PSoC5/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1419:Generated_Source\PSoC5/core_cm3.h ****   @{
1420:Generated_Source\PSoC5/core_cm3.h ****  */
1421:Generated_Source\PSoC5/core_cm3.h **** 
1422:Generated_Source\PSoC5/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1423:Generated_Source\PSoC5/core_cm3.h **** 
1424:Generated_Source\PSoC5/core_cm3.h **** 
1425:Generated_Source\PSoC5/core_cm3.h **** 
1426:Generated_Source\PSoC5/core_cm3.h **** /**
1427:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Priority Grouping
1428:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1429:Generated_Source\PSoC5/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1430:Generated_Source\PSoC5/core_cm3.h ****            Only values from 0..7 are used.
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 28


1431:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1432:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1433:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1434:Generated_Source\PSoC5/core_cm3.h ****  */
1435:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1436:Generated_Source\PSoC5/core_cm3.h **** {
1437:Generated_Source\PSoC5/core_cm3.h ****   uint32_t reg_value;
1438:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1439:Generated_Source\PSoC5/core_cm3.h **** 
1440:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1441:Generated_Source\PSoC5/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1442:Generated_Source\PSoC5/core_cm3.h ****   reg_value  =  (reg_value                                   |
1443:Generated_Source\PSoC5/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1444:Generated_Source\PSoC5/core_cm3.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1445:Generated_Source\PSoC5/core_cm3.h ****   SCB->AIRCR =  reg_value;
1446:Generated_Source\PSoC5/core_cm3.h **** }
1447:Generated_Source\PSoC5/core_cm3.h **** 
1448:Generated_Source\PSoC5/core_cm3.h **** 
1449:Generated_Source\PSoC5/core_cm3.h **** /**
1450:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Priority Grouping
1451:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1452:Generated_Source\PSoC5/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1453:Generated_Source\PSoC5/core_cm3.h ****  */
1454:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1455:Generated_Source\PSoC5/core_cm3.h **** {
1456:Generated_Source\PSoC5/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1457:Generated_Source\PSoC5/core_cm3.h **** }
1458:Generated_Source\PSoC5/core_cm3.h **** 
1459:Generated_Source\PSoC5/core_cm3.h **** 
1460:Generated_Source\PSoC5/core_cm3.h **** /**
1461:Generated_Source\PSoC5/core_cm3.h ****   \brief   Enable Interrupt
1462:Generated_Source\PSoC5/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1463:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1464:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1465:Generated_Source\PSoC5/core_cm3.h ****  */
1466:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1467:Generated_Source\PSoC5/core_cm3.h **** {
1468:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1469:Generated_Source\PSoC5/core_cm3.h ****   {
1470:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1471:Generated_Source\PSoC5/core_cm3.h ****   }
1472:Generated_Source\PSoC5/core_cm3.h **** }
1473:Generated_Source\PSoC5/core_cm3.h **** 
1474:Generated_Source\PSoC5/core_cm3.h **** 
1475:Generated_Source\PSoC5/core_cm3.h **** /**
1476:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Interrupt Enable status
1477:Generated_Source\PSoC5/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1478:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1479:Generated_Source\PSoC5/core_cm3.h ****   \return             0  Interrupt is not enabled.
1480:Generated_Source\PSoC5/core_cm3.h ****   \return             1  Interrupt is enabled.
1481:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1482:Generated_Source\PSoC5/core_cm3.h ****  */
1483:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetEnableIRQ(IRQn_Type IRQn)
1484:Generated_Source\PSoC5/core_cm3.h **** {
1485:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1486:Generated_Source\PSoC5/core_cm3.h ****   {
1487:Generated_Source\PSoC5/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 29


1488:Generated_Source\PSoC5/core_cm3.h ****   }
1489:Generated_Source\PSoC5/core_cm3.h ****   else
1490:Generated_Source\PSoC5/core_cm3.h ****   {
1491:Generated_Source\PSoC5/core_cm3.h ****     return(0U);
1492:Generated_Source\PSoC5/core_cm3.h ****   }
1493:Generated_Source\PSoC5/core_cm3.h **** }
1494:Generated_Source\PSoC5/core_cm3.h **** 
1495:Generated_Source\PSoC5/core_cm3.h **** 
1496:Generated_Source\PSoC5/core_cm3.h **** /**
1497:Generated_Source\PSoC5/core_cm3.h ****   \brief   Disable Interrupt
1498:Generated_Source\PSoC5/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1499:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1500:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1501:Generated_Source\PSoC5/core_cm3.h ****  */
1502:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1503:Generated_Source\PSoC5/core_cm3.h **** {
1504:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1505:Generated_Source\PSoC5/core_cm3.h ****   {
1506:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1507:Generated_Source\PSoC5/core_cm3.h ****   }
1508:Generated_Source\PSoC5/core_cm3.h **** }
1509:Generated_Source\PSoC5/core_cm3.h **** 
1510:Generated_Source\PSoC5/core_cm3.h **** 
1511:Generated_Source\PSoC5/core_cm3.h **** /**
1512:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Pending Interrupt
1513:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1514:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1515:Generated_Source\PSoC5/core_cm3.h ****   \return             0  Interrupt status is not pending.
1516:Generated_Source\PSoC5/core_cm3.h ****   \return             1  Interrupt status is pending.
1517:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1518:Generated_Source\PSoC5/core_cm3.h ****  */
1519:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1520:Generated_Source\PSoC5/core_cm3.h **** {
1521:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1522:Generated_Source\PSoC5/core_cm3.h ****   {
1523:Generated_Source\PSoC5/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1524:Generated_Source\PSoC5/core_cm3.h ****   }
1525:Generated_Source\PSoC5/core_cm3.h ****   else
1526:Generated_Source\PSoC5/core_cm3.h ****   {
1527:Generated_Source\PSoC5/core_cm3.h ****     return(0U);
1528:Generated_Source\PSoC5/core_cm3.h ****   }
1529:Generated_Source\PSoC5/core_cm3.h **** }
1530:Generated_Source\PSoC5/core_cm3.h **** 
1531:Generated_Source\PSoC5/core_cm3.h **** 
1532:Generated_Source\PSoC5/core_cm3.h **** /**
1533:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Pending Interrupt
1534:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1535:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1536:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1537:Generated_Source\PSoC5/core_cm3.h ****  */
1538:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1539:Generated_Source\PSoC5/core_cm3.h **** {
1540:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1541:Generated_Source\PSoC5/core_cm3.h ****   {
1542:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1543:Generated_Source\PSoC5/core_cm3.h ****   }
1544:Generated_Source\PSoC5/core_cm3.h **** }
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 30


1545:Generated_Source\PSoC5/core_cm3.h **** 
1546:Generated_Source\PSoC5/core_cm3.h **** 
1547:Generated_Source\PSoC5/core_cm3.h **** /**
1548:Generated_Source\PSoC5/core_cm3.h ****   \brief   Clear Pending Interrupt
1549:Generated_Source\PSoC5/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1550:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1551:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1552:Generated_Source\PSoC5/core_cm3.h ****  */
1553:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1554:Generated_Source\PSoC5/core_cm3.h **** {
1555:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1556:Generated_Source\PSoC5/core_cm3.h ****   {
1557:Generated_Source\PSoC5/core_cm3.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1558:Generated_Source\PSoC5/core_cm3.h ****   }
1559:Generated_Source\PSoC5/core_cm3.h **** }
1560:Generated_Source\PSoC5/core_cm3.h **** 
1561:Generated_Source\PSoC5/core_cm3.h **** 
1562:Generated_Source\PSoC5/core_cm3.h **** /**
1563:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Active Interrupt
1564:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1565:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1566:Generated_Source\PSoC5/core_cm3.h ****   \return             0  Interrupt status is not active.
1567:Generated_Source\PSoC5/core_cm3.h ****   \return             1  Interrupt status is active.
1568:Generated_Source\PSoC5/core_cm3.h ****   \note    IRQn must not be negative.
1569:Generated_Source\PSoC5/core_cm3.h ****  */
1570:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1571:Generated_Source\PSoC5/core_cm3.h **** {
1572:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1573:Generated_Source\PSoC5/core_cm3.h ****   {
1574:Generated_Source\PSoC5/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1575:Generated_Source\PSoC5/core_cm3.h ****   }
1576:Generated_Source\PSoC5/core_cm3.h ****   else
1577:Generated_Source\PSoC5/core_cm3.h ****   {
1578:Generated_Source\PSoC5/core_cm3.h ****     return(0U);
1579:Generated_Source\PSoC5/core_cm3.h ****   }
1580:Generated_Source\PSoC5/core_cm3.h **** }
1581:Generated_Source\PSoC5/core_cm3.h **** 
1582:Generated_Source\PSoC5/core_cm3.h **** 
1583:Generated_Source\PSoC5/core_cm3.h **** /**
1584:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Interrupt Priority
1585:Generated_Source\PSoC5/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1586:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1587:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
1588:Generated_Source\PSoC5/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1589:Generated_Source\PSoC5/core_cm3.h ****   \param [in]  priority  Priority to set.
1590:Generated_Source\PSoC5/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1591:Generated_Source\PSoC5/core_cm3.h ****  */
1592:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1593:Generated_Source\PSoC5/core_cm3.h **** {
1594:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1595:Generated_Source\PSoC5/core_cm3.h ****   {
1596:Generated_Source\PSoC5/core_cm3.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1597:Generated_Source\PSoC5/core_cm3.h ****   }
1598:Generated_Source\PSoC5/core_cm3.h ****   else
1599:Generated_Source\PSoC5/core_cm3.h ****   {
1600:Generated_Source\PSoC5/core_cm3.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1601:Generated_Source\PSoC5/core_cm3.h ****   }
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 31


1602:Generated_Source\PSoC5/core_cm3.h **** }
1603:Generated_Source\PSoC5/core_cm3.h **** 
1604:Generated_Source\PSoC5/core_cm3.h **** 
1605:Generated_Source\PSoC5/core_cm3.h **** /**
1606:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Interrupt Priority
1607:Generated_Source\PSoC5/core_cm3.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1608:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1609:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
1610:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1611:Generated_Source\PSoC5/core_cm3.h ****   \return             Interrupt Priority.
1612:Generated_Source\PSoC5/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1613:Generated_Source\PSoC5/core_cm3.h ****  */
1614:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1615:Generated_Source\PSoC5/core_cm3.h **** {
1616:Generated_Source\PSoC5/core_cm3.h **** 
1617:Generated_Source\PSoC5/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1618:Generated_Source\PSoC5/core_cm3.h ****   {
1619:Generated_Source\PSoC5/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1620:Generated_Source\PSoC5/core_cm3.h ****   }
1621:Generated_Source\PSoC5/core_cm3.h ****   else
1622:Generated_Source\PSoC5/core_cm3.h ****   {
1623:Generated_Source\PSoC5/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1624:Generated_Source\PSoC5/core_cm3.h ****   }
1625:Generated_Source\PSoC5/core_cm3.h **** }
1626:Generated_Source\PSoC5/core_cm3.h **** 
1627:Generated_Source\PSoC5/core_cm3.h **** 
1628:Generated_Source\PSoC5/core_cm3.h **** /**
1629:Generated_Source\PSoC5/core_cm3.h ****   \brief   Encode Priority
1630:Generated_Source\PSoC5/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1631:Generated_Source\PSoC5/core_cm3.h ****            preemptive priority value, and subpriority value.
1632:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1633:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1634:Generated_Source\PSoC5/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1635:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1636:Generated_Source\PSoC5/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1637:Generated_Source\PSoC5/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1638:Generated_Source\PSoC5/core_cm3.h ****  */
1639:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1640:Generated_Source\PSoC5/core_cm3.h **** {
1641:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1642:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PreemptPriorityBits;
1643:Generated_Source\PSoC5/core_cm3.h ****   uint32_t SubPriorityBits;
1644:Generated_Source\PSoC5/core_cm3.h **** 
1645:Generated_Source\PSoC5/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1646:Generated_Source\PSoC5/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1647:Generated_Source\PSoC5/core_cm3.h **** 
1648:Generated_Source\PSoC5/core_cm3.h ****   return (
1649:Generated_Source\PSoC5/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1650:Generated_Source\PSoC5/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1651:Generated_Source\PSoC5/core_cm3.h ****          );
1652:Generated_Source\PSoC5/core_cm3.h **** }
1653:Generated_Source\PSoC5/core_cm3.h **** 
1654:Generated_Source\PSoC5/core_cm3.h **** 
1655:Generated_Source\PSoC5/core_cm3.h **** /**
1656:Generated_Source\PSoC5/core_cm3.h ****   \brief   Decode Priority
1657:Generated_Source\PSoC5/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1658:Generated_Source\PSoC5/core_cm3.h ****            preemptive priority value and subpriority value.
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 32


1659:Generated_Source\PSoC5/core_cm3.h ****            In case of a conflict between priority grouping and available
1660:Generated_Source\PSoC5/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1661:Generated_Source\PSoC5/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1662:Generated_Source\PSoC5/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1663:Generated_Source\PSoC5/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1664:Generated_Source\PSoC5/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1665:Generated_Source\PSoC5/core_cm3.h ****  */
1666:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1667:Generated_Source\PSoC5/core_cm3.h **** {
1668:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1669:Generated_Source\PSoC5/core_cm3.h ****   uint32_t PreemptPriorityBits;
1670:Generated_Source\PSoC5/core_cm3.h ****   uint32_t SubPriorityBits;
1671:Generated_Source\PSoC5/core_cm3.h **** 
1672:Generated_Source\PSoC5/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1673:Generated_Source\PSoC5/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1674:Generated_Source\PSoC5/core_cm3.h **** 
1675:Generated_Source\PSoC5/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1676:Generated_Source\PSoC5/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1677:Generated_Source\PSoC5/core_cm3.h **** }
1678:Generated_Source\PSoC5/core_cm3.h **** 
1679:Generated_Source\PSoC5/core_cm3.h **** 
1680:Generated_Source\PSoC5/core_cm3.h **** /**
1681:Generated_Source\PSoC5/core_cm3.h ****   \brief   Set Interrupt Vector
1682:Generated_Source\PSoC5/core_cm3.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1683:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1684:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
1685:Generated_Source\PSoC5/core_cm3.h ****            VTOR must been relocated to SRAM before.
1686:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   IRQn      Interrupt number
1687:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   vector    Address of interrupt handler function
1688:Generated_Source\PSoC5/core_cm3.h ****  */
1689:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1690:Generated_Source\PSoC5/core_cm3.h **** {
1691:Generated_Source\PSoC5/core_cm3.h ****     uint32_t *vectors = (uint32_t *)SCB->VTOR;
1692:Generated_Source\PSoC5/core_cm3.h ****     vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1693:Generated_Source\PSoC5/core_cm3.h **** }
1694:Generated_Source\PSoC5/core_cm3.h **** 
1695:Generated_Source\PSoC5/core_cm3.h **** 
1696:Generated_Source\PSoC5/core_cm3.h **** /**
1697:Generated_Source\PSoC5/core_cm3.h ****   \brief   Get Interrupt Vector
1698:Generated_Source\PSoC5/core_cm3.h ****   \details Reads an interrupt vector from interrupt vector table.
1699:Generated_Source\PSoC5/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1700:Generated_Source\PSoC5/core_cm3.h ****            or negative to specify a processor exception.
1701:Generated_Source\PSoC5/core_cm3.h ****   \param [in]   IRQn      Interrupt number.
1702:Generated_Source\PSoC5/core_cm3.h ****   \return                 Address of interrupt handler function
1703:Generated_Source\PSoC5/core_cm3.h ****  */
1704:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetVector(IRQn_Type IRQn)
1705:Generated_Source\PSoC5/core_cm3.h **** {
1706:Generated_Source\PSoC5/core_cm3.h ****     uint32_t *vectors = (uint32_t *)SCB->VTOR;
1707:Generated_Source\PSoC5/core_cm3.h ****     return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1708:Generated_Source\PSoC5/core_cm3.h **** }
1709:Generated_Source\PSoC5/core_cm3.h **** 
1710:Generated_Source\PSoC5/core_cm3.h **** 
1711:Generated_Source\PSoC5/core_cm3.h **** /**
1712:Generated_Source\PSoC5/core_cm3.h ****   \brief   System Reset
1713:Generated_Source\PSoC5/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1714:Generated_Source\PSoC5/core_cm3.h ****  */
1715:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE void NVIC_SystemReset(void)
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 33


1716:Generated_Source\PSoC5/core_cm3.h **** {
1717:Generated_Source\PSoC5/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1718:Generated_Source\PSoC5/core_cm3.h ****                                                                        buffered write are completed
1719:Generated_Source\PSoC5/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1720:Generated_Source\PSoC5/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1721:Generated_Source\PSoC5/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1722:Generated_Source\PSoC5/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1723:Generated_Source\PSoC5/core_cm3.h **** 
1724:Generated_Source\PSoC5/core_cm3.h ****   for(;;)                                                           /* wait until reset */
1725:Generated_Source\PSoC5/core_cm3.h ****   {
1726:Generated_Source\PSoC5/core_cm3.h ****     __NOP();
1727:Generated_Source\PSoC5/core_cm3.h ****   }
1728:Generated_Source\PSoC5/core_cm3.h **** }
1729:Generated_Source\PSoC5/core_cm3.h **** 
1730:Generated_Source\PSoC5/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1731:Generated_Source\PSoC5/core_cm3.h **** 
1732:Generated_Source\PSoC5/core_cm3.h **** 
1733:Generated_Source\PSoC5/core_cm3.h **** /* ##########################  FPU functions  #################################### */
1734:Generated_Source\PSoC5/core_cm3.h **** /**
1735:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1736:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1737:Generated_Source\PSoC5/core_cm3.h ****   \brief    Function that provides FPU type.
1738:Generated_Source\PSoC5/core_cm3.h ****   @{
1739:Generated_Source\PSoC5/core_cm3.h ****  */
1740:Generated_Source\PSoC5/core_cm3.h **** 
1741:Generated_Source\PSoC5/core_cm3.h **** /**
1742:Generated_Source\PSoC5/core_cm3.h ****   \brief   get FPU type
1743:Generated_Source\PSoC5/core_cm3.h ****   \details returns the FPU type
1744:Generated_Source\PSoC5/core_cm3.h ****   \returns
1745:Generated_Source\PSoC5/core_cm3.h ****    - \b  0: No FPU
1746:Generated_Source\PSoC5/core_cm3.h ****    - \b  1: Single precision FPU
1747:Generated_Source\PSoC5/core_cm3.h ****    - \b  2: Double + Single precision FPU
1748:Generated_Source\PSoC5/core_cm3.h ****  */
1749:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1750:Generated_Source\PSoC5/core_cm3.h **** {
1751:Generated_Source\PSoC5/core_cm3.h ****     return 0U;           /* No FPU */
1752:Generated_Source\PSoC5/core_cm3.h **** }
1753:Generated_Source\PSoC5/core_cm3.h **** 
1754:Generated_Source\PSoC5/core_cm3.h **** 
1755:Generated_Source\PSoC5/core_cm3.h **** /*@} end of CMSIS_Core_FpuFunctions */
1756:Generated_Source\PSoC5/core_cm3.h **** 
1757:Generated_Source\PSoC5/core_cm3.h **** 
1758:Generated_Source\PSoC5/core_cm3.h **** 
1759:Generated_Source\PSoC5/core_cm3.h **** /* ##################################    SysTick function  ########################################
1760:Generated_Source\PSoC5/core_cm3.h **** /**
1761:Generated_Source\PSoC5/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1762:Generated_Source\PSoC5/core_cm3.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1763:Generated_Source\PSoC5/core_cm3.h ****   \brief    Functions that configure the System.
1764:Generated_Source\PSoC5/core_cm3.h ****   @{
1765:Generated_Source\PSoC5/core_cm3.h ****  */
1766:Generated_Source\PSoC5/core_cm3.h **** 
1767:Generated_Source\PSoC5/core_cm3.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1768:Generated_Source\PSoC5/core_cm3.h **** 
1769:Generated_Source\PSoC5/core_cm3.h **** /**
1770:Generated_Source\PSoC5/core_cm3.h ****   \brief   System Tick Configuration
1771:Generated_Source\PSoC5/core_cm3.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1772:Generated_Source\PSoC5/core_cm3.h ****            Counter is in free running mode to generate periodic interrupts.
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 34


1773:Generated_Source\PSoC5/core_cm3.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1774:Generated_Source\PSoC5/core_cm3.h ****   \return          0  Function succeeded.
1775:Generated_Source\PSoC5/core_cm3.h ****   \return          1  Function failed.
1776:Generated_Source\PSoC5/core_cm3.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1777:Generated_Source\PSoC5/core_cm3.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1778:Generated_Source\PSoC5/core_cm3.h ****            must contain a vendor-specific implementation of this function.
1779:Generated_Source\PSoC5/core_cm3.h ****  */
1780:Generated_Source\PSoC5/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1781:Generated_Source\PSoC5/core_cm3.h **** {
1782:Generated_Source\PSoC5/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1783:Generated_Source\PSoC5/core_cm3.h ****   {
1784:Generated_Source\PSoC5/core_cm3.h ****     return (1UL);                                                   /* Reload value impossible */
1785:Generated_Source\PSoC5/core_cm3.h ****   }
1786:Generated_Source\PSoC5/core_cm3.h **** 
1787:Generated_Source\PSoC5/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  87              		.loc 2 1787 0
  88 0016 084B     		ldr	r3, .L8+8
  89 0018 45F6BF52 		movw	r2, #23999
  90 001c 5A60     		str	r2, [r3, #4]
  91              	.LVL3:
  92              	.LBB10:
  93              	.LBB11:
1600:Generated_Source\PSoC5/core_cm3.h ****   }
  94              		.loc 2 1600 0
  95 001e E021     		movs	r1, #224
  96 0020 064A     		ldr	r2, .L8+12
  97 0022 82F82310 		strb	r1, [r2, #35]
  98              	.LVL4:
  99              	.LBE11:
 100              	.LBE10:
1788:Generated_Source\PSoC5/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
1789:Generated_Source\PSoC5/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 101              		.loc 2 1789 0
 102 0026 0022     		movs	r2, #0
 103 0028 9A60     		str	r2, [r3, #8]
1790:Generated_Source\PSoC5/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 104              		.loc 2 1790 0
 105 002a 0722     		movs	r2, #7
 106 002c 1A60     		str	r2, [r3]
 107              	.LVL5:
 108              	.L5:
 109 002e 08BD     		pop	{r3, pc}
 110              	.L9:
 111              		.align	2
 112              	.L8:
 113 0030 00000000 		.word	.LANCHOR0
 114 0034 00000000 		.word	USER_ISR
 115 0038 10E000E0 		.word	-536813552
 116 003c 00ED00E0 		.word	-536810240
 117              	.LBE9:
 118              	.LBE8:
 119              		.cfi_endproc
 120              	.LFE64:
 121              		.size	Systick_Start, .-Systick_Start
 122              		.section	.text.GetTicks,"ax",%progbits
 123              		.align	2
 124              		.global	GetTicks
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 35


 125              		.thumb
 126              		.thumb_func
 127              		.type	GetTicks, %function
 128              	GetTicks:
 129              	.LFB65:
  24:ZumoLibrary/Systick.c ****         // Enable Systick timer with desired period/number of ticks
  25:ZumoLibrary/Systick.c ****         SysTick_Config(BCLK__BUS_CLK__HZ / 1000);  
  26:ZumoLibrary/Systick.c ****     }
  27:ZumoLibrary/Systick.c **** }
  28:ZumoLibrary/Systick.c **** 
  29:ZumoLibrary/Systick.c **** uint32_t GetTicks(void)
  30:ZumoLibrary/Systick.c **** {
 130              		.loc 1 30 0
 131              		.cfi_startproc
 132              		@ args = 0, pretend = 0, frame = 0
 133              		@ frame_needed = 0, uses_anonymous_args = 0
 134              		@ link register save eliminated.
  31:ZumoLibrary/Systick.c ****     return systicks;
 135              		.loc 1 31 0
 136 0000 014B     		ldr	r3, .L11
 137 0002 1868     		ldr	r0, [r3]
  32:ZumoLibrary/Systick.c **** }
 138              		.loc 1 32 0
 139 0004 7047     		bx	lr
 140              	.L12:
 141 0006 00BF     		.align	2
 142              	.L11:
 143 0008 00000000 		.word	.LANCHOR0
 144              		.cfi_endproc
 145              	.LFE65:
 146              		.size	GetTicks, .-GetTicks
 147              		.bss
 148              		.align	2
 149              		.set	.LANCHOR0,. + 0
 150              		.type	systicks, %object
 151              		.size	systicks, 4
 152              	systicks:
 153 0000 00000000 		.space	4
 154              		.type	init.6823, %object
 155              		.size	init.6823, 1
 156              	init.6823:
 157 0004 00       		.space	1
 158              		.text
 159              	.Letext0:
 160              		.file 3 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 161              		.file 4 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 162              		.file 5 "Generated_Source\\PSoC5/core_cm3_psoc5.h"
 163              		.file 6 "ZumoLibrary\\Ultra.h"
 164              		.file 7 "ZumoLibrary\\Reflectance.h"
 165              		.file 8 "Generated_Source\\PSoC5/CyLib.h"
 166              		.section	.debug_info,"",%progbits
 167              	.Ldebug_info0:
 168 0000 93050000 		.4byte	0x593
 169 0004 0400     		.2byte	0x4
 170 0006 00000000 		.4byte	.Ldebug_abbrev0
 171 000a 04       		.byte	0x4
 172 000b 01       		.uleb128 0x1
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 36


 173 000c 36030000 		.4byte	.LASF73
 174 0010 0C       		.byte	0xc
 175 0011 6A000000 		.4byte	.LASF74
 176 0015 DC020000 		.4byte	.LASF75
 177 0019 00000000 		.4byte	.Ldebug_ranges0+0
 178 001d 00000000 		.4byte	0
 179 0021 00000000 		.4byte	.Ldebug_line0
 180 0025 02       		.uleb128 0x2
 181 0026 01       		.byte	0x1
 182 0027 06       		.byte	0x6
 183 0028 85010000 		.4byte	.LASF0
 184 002c 03       		.uleb128 0x3
 185 002d 20010000 		.4byte	.LASF4
 186 0031 03       		.byte	0x3
 187 0032 1D       		.byte	0x1d
 188 0033 37000000 		.4byte	0x37
 189 0037 02       		.uleb128 0x2
 190 0038 01       		.byte	0x1
 191 0039 08       		.byte	0x8
 192 003a 4F010000 		.4byte	.LASF1
 193 003e 02       		.uleb128 0x2
 194 003f 02       		.byte	0x2
 195 0040 05       		.byte	0x5
 196 0041 36000000 		.4byte	.LASF2
 197 0045 02       		.uleb128 0x2
 198 0046 02       		.byte	0x2
 199 0047 07       		.byte	0x7
 200 0048 F1010000 		.4byte	.LASF3
 201 004c 03       		.uleb128 0x3
 202 004d D2020000 		.4byte	.LASF5
 203 0051 03       		.byte	0x3
 204 0052 3F       		.byte	0x3f
 205 0053 57000000 		.4byte	0x57
 206 0057 02       		.uleb128 0x2
 207 0058 04       		.byte	0x4
 208 0059 05       		.byte	0x5
 209 005a 17010000 		.4byte	.LASF6
 210 005e 03       		.uleb128 0x3
 211 005f AA020000 		.4byte	.LASF7
 212 0063 03       		.byte	0x3
 213 0064 41       		.byte	0x41
 214 0065 69000000 		.4byte	0x69
 215 0069 02       		.uleb128 0x2
 216 006a 04       		.byte	0x4
 217 006b 07       		.byte	0x7
 218 006c 82020000 		.4byte	.LASF8
 219 0070 02       		.uleb128 0x2
 220 0071 08       		.byte	0x8
 221 0072 05       		.byte	0x5
 222 0073 E9000000 		.4byte	.LASF9
 223 0077 02       		.uleb128 0x2
 224 0078 08       		.byte	0x8
 225 0079 07       		.byte	0x7
 226 007a 91010000 		.4byte	.LASF10
 227 007e 04       		.uleb128 0x4
 228 007f 04       		.byte	0x4
 229 0080 05       		.byte	0x5
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 37


 230 0081 696E7400 		.ascii	"int\000"
 231 0085 02       		.uleb128 0x2
 232 0086 04       		.byte	0x4
 233 0087 07       		.byte	0x7
 234 0088 B1010000 		.4byte	.LASF11
 235 008c 03       		.uleb128 0x3
 236 008d 9F000000 		.4byte	.LASF12
 237 0091 04       		.byte	0x4
 238 0092 18       		.byte	0x18
 239 0093 2C000000 		.4byte	0x2c
 240 0097 03       		.uleb128 0x3
 241 0098 1F020000 		.4byte	.LASF13
 242 009c 04       		.byte	0x4
 243 009d 2C       		.byte	0x2c
 244 009e 4C000000 		.4byte	0x4c
 245 00a2 03       		.uleb128 0x3
 246 00a3 A8010000 		.4byte	.LASF14
 247 00a7 04       		.byte	0x4
 248 00a8 30       		.byte	0x30
 249 00a9 5E000000 		.4byte	0x5e
 250 00ad 02       		.uleb128 0x2
 251 00ae 04       		.byte	0x4
 252 00af 04       		.byte	0x4
 253 00b0 D5000000 		.4byte	.LASF15
 254 00b4 02       		.uleb128 0x2
 255 00b5 08       		.byte	0x8
 256 00b6 04       		.byte	0x4
 257 00b7 22030000 		.4byte	.LASF16
 258 00bb 02       		.uleb128 0x2
 259 00bc 01       		.byte	0x1
 260 00bd 08       		.byte	0x8
 261 00be 04020000 		.4byte	.LASF17
 262 00c2 02       		.uleb128 0x2
 263 00c3 08       		.byte	0x8
 264 00c4 04       		.byte	0x4
 265 00c5 00000000 		.4byte	.LASF18
 266 00c9 02       		.uleb128 0x2
 267 00ca 04       		.byte	0x4
 268 00cb 07       		.byte	0x7
 269 00cc 40000000 		.4byte	.LASF19
 270 00d0 05       		.uleb128 0x5
 271 00d1 80000000 		.4byte	.LASF62
 272 00d5 01       		.byte	0x1
 273 00d6 25000000 		.4byte	0x25
 274 00da 05       		.byte	0x5
 275 00db 17       		.byte	0x17
 276 00dc 17010000 		.4byte	0x117
 277 00e0 06       		.uleb128 0x6
 278 00e1 B5020000 		.4byte	.LASF20
 279 00e5 72       		.sleb128 -14
 280 00e6 06       		.uleb128 0x6
 281 00e7 5B000000 		.4byte	.LASF21
 282 00eb 73       		.sleb128 -13
 283 00ec 06       		.uleb128 0x6
 284 00ed 94020000 		.4byte	.LASF22
 285 00f1 74       		.sleb128 -12
 286 00f2 06       		.uleb128 0x6
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 38


 287 00f3 C4010000 		.4byte	.LASF23
 288 00f7 75       		.sleb128 -11
 289 00f8 06       		.uleb128 0x6
 290 00f9 C5000000 		.4byte	.LASF24
 291 00fd 76       		.sleb128 -10
 292 00fe 06       		.uleb128 0x6
 293 00ff D8010000 		.4byte	.LASF25
 294 0103 7B       		.sleb128 -5
 295 0104 06       		.uleb128 0x6
 296 0105 49000000 		.4byte	.LASF26
 297 0109 7C       		.sleb128 -4
 298 010a 06       		.uleb128 0x6
 299 010b 0B010000 		.4byte	.LASF27
 300 010f 7E       		.sleb128 -2
 301 0110 06       		.uleb128 0x6
 302 0111 17000000 		.4byte	.LASF28
 303 0115 7F       		.sleb128 -1
 304 0116 00       		.byte	0
 305 0117 03       		.uleb128 0x3
 306 0118 6C010000 		.4byte	.LASF29
 307 011c 05       		.byte	0x5
 308 011d 25       		.byte	0x25
 309 011e D0000000 		.4byte	0xd0
 310 0122 07       		.uleb128 0x7
 311 0123 040E     		.2byte	0xe04
 312 0125 02       		.byte	0x2
 313 0126 5201     		.2byte	0x152
 314 0128 DE010000 		.4byte	0x1de
 315 012c 08       		.uleb128 0x8
 316 012d 4B020000 		.4byte	.LASF30
 317 0131 02       		.byte	0x2
 318 0132 5401     		.2byte	0x154
 319 0134 F3010000 		.4byte	0x1f3
 320 0138 00       		.byte	0
 321 0139 08       		.uleb128 0x8
 322 013a 90000000 		.4byte	.LASF31
 323 013e 02       		.byte	0x2
 324 013f 5501     		.2byte	0x155
 325 0141 F8010000 		.4byte	0x1f8
 326 0145 20       		.byte	0x20
 327 0146 08       		.uleb128 0x8
 328 0147 41020000 		.4byte	.LASF32
 329 014b 02       		.byte	0x2
 330 014c 5601     		.2byte	0x156
 331 014e 08020000 		.4byte	0x208
 332 0152 80       		.byte	0x80
 333 0153 08       		.uleb128 0x8
 334 0154 E0000000 		.4byte	.LASF33
 335 0158 02       		.byte	0x2
 336 0159 5701     		.2byte	0x157
 337 015b F8010000 		.4byte	0x1f8
 338 015f A0       		.byte	0xa0
 339 0160 09       		.uleb128 0x9
 340 0161 2C020000 		.4byte	.LASF34
 341 0165 02       		.byte	0x2
 342 0166 5801     		.2byte	0x158
 343 0168 0D020000 		.4byte	0x20d
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 39


 344 016c 0001     		.2byte	0x100
 345 016e 09       		.uleb128 0x9
 346 016f 50020000 		.4byte	.LASF35
 347 0173 02       		.byte	0x2
 348 0174 5901     		.2byte	0x159
 349 0176 F8010000 		.4byte	0x1f8
 350 017a 2001     		.2byte	0x120
 351 017c 09       		.uleb128 0x9
 352 017d 80010000 		.4byte	.LASF36
 353 0181 02       		.byte	0x2
 354 0182 5A01     		.2byte	0x15a
 355 0184 12020000 		.4byte	0x212
 356 0188 8001     		.2byte	0x180
 357 018a 09       		.uleb128 0x9
 358 018b 5A020000 		.4byte	.LASF37
 359 018f 02       		.byte	0x2
 360 0190 5B01     		.2byte	0x15b
 361 0192 F8010000 		.4byte	0x1f8
 362 0196 A001     		.2byte	0x1a0
 363 0198 09       		.uleb128 0x9
 364 0199 12000000 		.4byte	.LASF38
 365 019d 02       		.byte	0x2
 366 019e 5C01     		.2byte	0x15c
 367 01a0 17020000 		.4byte	0x217
 368 01a4 0002     		.2byte	0x200
 369 01a6 09       		.uleb128 0x9
 370 01a7 64020000 		.4byte	.LASF39
 371 01ab 02       		.byte	0x2
 372 01ac 5D01     		.2byte	0x15d
 373 01ae 1C020000 		.4byte	0x21c
 374 01b2 2002     		.2byte	0x220
 375 01b4 0A       		.uleb128 0xa
 376 01b5 495000   		.ascii	"IP\000"
 377 01b8 02       		.byte	0x2
 378 01b9 5E01     		.2byte	0x15e
 379 01bb 41020000 		.4byte	0x241
 380 01bf 0003     		.2byte	0x300
 381 01c1 09       		.uleb128 0x9
 382 01c2 B6000000 		.4byte	.LASF40
 383 01c6 02       		.byte	0x2
 384 01c7 5F01     		.2byte	0x15f
 385 01c9 46020000 		.4byte	0x246
 386 01cd F003     		.2byte	0x3f0
 387 01cf 09       		.uleb128 0x9
 388 01d0 C0000000 		.4byte	.LASF41
 389 01d4 02       		.byte	0x2
 390 01d5 6001     		.2byte	0x160
 391 01d7 EE010000 		.4byte	0x1ee
 392 01db 000E     		.2byte	0xe00
 393 01dd 00       		.byte	0
 394 01de 0B       		.uleb128 0xb
 395 01df EE010000 		.4byte	0x1ee
 396 01e3 EE010000 		.4byte	0x1ee
 397 01e7 0C       		.uleb128 0xc
 398 01e8 C9000000 		.4byte	0xc9
 399 01ec 07       		.byte	0x7
 400 01ed 00       		.byte	0
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 40


 401 01ee 0D       		.uleb128 0xd
 402 01ef A2000000 		.4byte	0xa2
 403 01f3 0D       		.uleb128 0xd
 404 01f4 DE010000 		.4byte	0x1de
 405 01f8 0B       		.uleb128 0xb
 406 01f9 A2000000 		.4byte	0xa2
 407 01fd 08020000 		.4byte	0x208
 408 0201 0C       		.uleb128 0xc
 409 0202 C9000000 		.4byte	0xc9
 410 0206 17       		.byte	0x17
 411 0207 00       		.byte	0
 412 0208 0D       		.uleb128 0xd
 413 0209 DE010000 		.4byte	0x1de
 414 020d 0D       		.uleb128 0xd
 415 020e DE010000 		.4byte	0x1de
 416 0212 0D       		.uleb128 0xd
 417 0213 DE010000 		.4byte	0x1de
 418 0217 0D       		.uleb128 0xd
 419 0218 DE010000 		.4byte	0x1de
 420 021c 0B       		.uleb128 0xb
 421 021d A2000000 		.4byte	0xa2
 422 0221 2C020000 		.4byte	0x22c
 423 0225 0C       		.uleb128 0xc
 424 0226 C9000000 		.4byte	0xc9
 425 022a 37       		.byte	0x37
 426 022b 00       		.byte	0
 427 022c 0B       		.uleb128 0xb
 428 022d 3C020000 		.4byte	0x23c
 429 0231 3C020000 		.4byte	0x23c
 430 0235 0C       		.uleb128 0xc
 431 0236 C9000000 		.4byte	0xc9
 432 023a EF       		.byte	0xef
 433 023b 00       		.byte	0
 434 023c 0D       		.uleb128 0xd
 435 023d 8C000000 		.4byte	0x8c
 436 0241 0D       		.uleb128 0xd
 437 0242 2C020000 		.4byte	0x22c
 438 0246 0B       		.uleb128 0xb
 439 0247 A2000000 		.4byte	0xa2
 440 024b 57020000 		.4byte	0x257
 441 024f 0E       		.uleb128 0xe
 442 0250 C9000000 		.4byte	0xc9
 443 0254 8302     		.2byte	0x283
 444 0256 00       		.byte	0
 445 0257 0F       		.uleb128 0xf
 446 0258 76010000 		.4byte	.LASF42
 447 025c 02       		.byte	0x2
 448 025d 6101     		.2byte	0x161
 449 025f 22010000 		.4byte	0x122
 450 0263 10       		.uleb128 0x10
 451 0264 8C       		.byte	0x8c
 452 0265 02       		.byte	0x2
 453 0266 7401     		.2byte	0x174
 454 0268 7E030000 		.4byte	0x37e
 455 026c 08       		.uleb128 0x8
 456 026d 85000000 		.4byte	.LASF43
 457 0271 02       		.byte	0x2
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 41


 458 0272 7601     		.2byte	0x176
 459 0274 7E030000 		.4byte	0x37e
 460 0278 00       		.byte	0
 461 0279 08       		.uleb128 0x8
 462 027a DB000000 		.4byte	.LASF44
 463 027e 02       		.byte	0x2
 464 027f 7701     		.2byte	0x177
 465 0281 EE010000 		.4byte	0x1ee
 466 0285 04       		.byte	0x4
 467 0286 08       		.uleb128 0x8
 468 0287 FD000000 		.4byte	.LASF45
 469 028b 02       		.byte	0x2
 470 028c 7801     		.2byte	0x178
 471 028e EE010000 		.4byte	0x1ee
 472 0292 08       		.byte	0x8
 473 0293 08       		.uleb128 0x8
 474 0294 5D010000 		.4byte	.LASF46
 475 0298 02       		.byte	0x2
 476 0299 7901     		.2byte	0x179
 477 029b EE010000 		.4byte	0x1ee
 478 029f 0C       		.byte	0xc
 479 02a0 11       		.uleb128 0x11
 480 02a1 53435200 		.ascii	"SCR\000"
 481 02a5 02       		.byte	0x2
 482 02a6 7A01     		.2byte	0x17a
 483 02a8 EE010000 		.4byte	0x1ee
 484 02ac 10       		.byte	0x10
 485 02ad 11       		.uleb128 0x11
 486 02ae 43435200 		.ascii	"CCR\000"
 487 02b2 02       		.byte	0x2
 488 02b3 7B01     		.2byte	0x17b
 489 02b5 EE010000 		.4byte	0x1ee
 490 02b9 14       		.byte	0x14
 491 02ba 11       		.uleb128 0x11
 492 02bb 53485000 		.ascii	"SHP\000"
 493 02bf 02       		.byte	0x2
 494 02c0 7C01     		.2byte	0x17c
 495 02c2 93030000 		.4byte	0x393
 496 02c6 18       		.byte	0x18
 497 02c7 08       		.uleb128 0x8
 498 02c8 BE010000 		.4byte	.LASF47
 499 02cc 02       		.byte	0x2
 500 02cd 7D01     		.2byte	0x17d
 501 02cf EE010000 		.4byte	0x1ee
 502 02d3 24       		.byte	0x24
 503 02d4 08       		.uleb128 0x8
 504 02d5 2A010000 		.4byte	.LASF48
 505 02d9 02       		.byte	0x2
 506 02da 7E01     		.2byte	0x17e
 507 02dc EE010000 		.4byte	0x1ee
 508 02e0 28       		.byte	0x28
 509 02e1 08       		.uleb128 0x8
 510 02e2 3C020000 		.4byte	.LASF49
 511 02e6 02       		.byte	0x2
 512 02e7 7F01     		.2byte	0x17f
 513 02e9 EE010000 		.4byte	0x1ee
 514 02ed 2C       		.byte	0x2c
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 42


 515 02ee 08       		.uleb128 0x8
 516 02ef 31020000 		.4byte	.LASF50
 517 02f3 02       		.byte	0x2
 518 02f4 8001     		.2byte	0x180
 519 02f6 EE010000 		.4byte	0x1ee
 520 02fa 30       		.byte	0x30
 521 02fb 08       		.uleb128 0x8
 522 02fc D2010000 		.4byte	.LASF51
 523 0300 02       		.byte	0x2
 524 0301 8101     		.2byte	0x181
 525 0303 EE010000 		.4byte	0x1ee
 526 0307 34       		.byte	0x34
 527 0308 08       		.uleb128 0x8
 528 0309 9A000000 		.4byte	.LASF52
 529 030d 02       		.byte	0x2
 530 030e 8201     		.2byte	0x182
 531 0310 EE010000 		.4byte	0x1ee
 532 0314 38       		.byte	0x38
 533 0315 08       		.uleb128 0x8
 534 0316 1D030000 		.4byte	.LASF53
 535 031a 02       		.byte	0x2
 536 031b 8301     		.2byte	0x183
 537 031d EE010000 		.4byte	0x1ee
 538 0321 3C       		.byte	0x3c
 539 0322 11       		.uleb128 0x11
 540 0323 50465200 		.ascii	"PFR\000"
 541 0327 02       		.byte	0x2
 542 0328 8401     		.2byte	0x184
 543 032a AD030000 		.4byte	0x3ad
 544 032e 40       		.byte	0x40
 545 032f 11       		.uleb128 0x11
 546 0330 44465200 		.ascii	"DFR\000"
 547 0334 02       		.byte	0x2
 548 0335 8501     		.2byte	0x185
 549 0337 7E030000 		.4byte	0x37e
 550 033b 48       		.byte	0x48
 551 033c 11       		.uleb128 0x11
 552 033d 41445200 		.ascii	"ADR\000"
 553 0341 02       		.byte	0x2
 554 0342 8601     		.2byte	0x186
 555 0344 7E030000 		.4byte	0x37e
 556 0348 4C       		.byte	0x4c
 557 0349 08       		.uleb128 0x8
 558 034a 46020000 		.4byte	.LASF54
 559 034e 02       		.byte	0x2
 560 034f 8701     		.2byte	0x187
 561 0351 C7030000 		.4byte	0x3c7
 562 0355 50       		.byte	0x50
 563 0356 08       		.uleb128 0x8
 564 0357 27020000 		.4byte	.LASF55
 565 035b 02       		.byte	0x2
 566 035c 8801     		.2byte	0x188
 567 035e E1030000 		.4byte	0x3e1
 568 0362 60       		.byte	0x60
 569 0363 08       		.uleb128 0x8
 570 0364 90000000 		.4byte	.LASF31
 571 0368 02       		.byte	0x2
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 43


 572 0369 8901     		.2byte	0x189
 573 036b E6030000 		.4byte	0x3e6
 574 036f 74       		.byte	0x74
 575 0370 08       		.uleb128 0x8
 576 0371 C4030000 		.4byte	.LASF56
 577 0375 02       		.byte	0x2
 578 0376 8A01     		.2byte	0x18a
 579 0378 EE010000 		.4byte	0x1ee
 580 037c 88       		.byte	0x88
 581 037d 00       		.byte	0
 582 037e 12       		.uleb128 0x12
 583 037f EE010000 		.4byte	0x1ee
 584 0383 0B       		.uleb128 0xb
 585 0384 3C020000 		.4byte	0x23c
 586 0388 93030000 		.4byte	0x393
 587 038c 0C       		.uleb128 0xc
 588 038d C9000000 		.4byte	0xc9
 589 0391 0B       		.byte	0xb
 590 0392 00       		.byte	0
 591 0393 0D       		.uleb128 0xd
 592 0394 83030000 		.4byte	0x383
 593 0398 0B       		.uleb128 0xb
 594 0399 7E030000 		.4byte	0x37e
 595 039d A8030000 		.4byte	0x3a8
 596 03a1 0C       		.uleb128 0xc
 597 03a2 C9000000 		.4byte	0xc9
 598 03a6 01       		.byte	0x1
 599 03a7 00       		.byte	0
 600 03a8 0D       		.uleb128 0xd
 601 03a9 98030000 		.4byte	0x398
 602 03ad 12       		.uleb128 0x12
 603 03ae A8030000 		.4byte	0x3a8
 604 03b2 0B       		.uleb128 0xb
 605 03b3 7E030000 		.4byte	0x37e
 606 03b7 C2030000 		.4byte	0x3c2
 607 03bb 0C       		.uleb128 0xc
 608 03bc C9000000 		.4byte	0xc9
 609 03c0 03       		.byte	0x3
 610 03c1 00       		.byte	0
 611 03c2 0D       		.uleb128 0xd
 612 03c3 B2030000 		.4byte	0x3b2
 613 03c7 12       		.uleb128 0x12
 614 03c8 C2030000 		.4byte	0x3c2
 615 03cc 0B       		.uleb128 0xb
 616 03cd 7E030000 		.4byte	0x37e
 617 03d1 DC030000 		.4byte	0x3dc
 618 03d5 0C       		.uleb128 0xc
 619 03d6 C9000000 		.4byte	0xc9
 620 03da 04       		.byte	0x4
 621 03db 00       		.byte	0
 622 03dc 0D       		.uleb128 0xd
 623 03dd CC030000 		.4byte	0x3cc
 624 03e1 12       		.uleb128 0x12
 625 03e2 DC030000 		.4byte	0x3dc
 626 03e6 0B       		.uleb128 0xb
 627 03e7 A2000000 		.4byte	0xa2
 628 03eb F6030000 		.4byte	0x3f6
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 44


 629 03ef 0C       		.uleb128 0xc
 630 03f0 C9000000 		.4byte	0xc9
 631 03f4 04       		.byte	0x4
 632 03f5 00       		.byte	0
 633 03f6 0F       		.uleb128 0xf
 634 03f7 63010000 		.4byte	.LASF57
 635 03fb 02       		.byte	0x2
 636 03fc 8B01     		.2byte	0x18b
 637 03fe 63020000 		.4byte	0x263
 638 0402 10       		.uleb128 0x10
 639 0403 10       		.byte	0x10
 640 0404 02       		.byte	0x2
 641 0405 B402     		.2byte	0x2b4
 642 0407 40040000 		.4byte	0x440
 643 040b 08       		.uleb128 0x8
 644 040c 8B000000 		.4byte	.LASF58
 645 0410 02       		.byte	0x2
 646 0411 B602     		.2byte	0x2b6
 647 0413 EE010000 		.4byte	0x1ee
 648 0417 00       		.byte	0
 649 0418 08       		.uleb128 0x8
 650 0419 18030000 		.4byte	.LASF59
 651 041d 02       		.byte	0x2
 652 041e B702     		.2byte	0x2b7
 653 0420 EE010000 		.4byte	0x1ee
 654 0424 04       		.byte	0x4
 655 0425 11       		.uleb128 0x11
 656 0426 56414C00 		.ascii	"VAL\000"
 657 042a 02       		.byte	0x2
 658 042b B802     		.2byte	0x2b8
 659 042d EE010000 		.4byte	0x1ee
 660 0431 08       		.byte	0x8
 661 0432 08       		.uleb128 0x8
 662 0433 F7000000 		.4byte	.LASF60
 663 0437 02       		.byte	0x2
 664 0438 B902     		.2byte	0x2b9
 665 043a 7E030000 		.4byte	0x37e
 666 043e 0C       		.byte	0xc
 667 043f 00       		.byte	0
 668 0440 0F       		.uleb128 0xf
 669 0441 E4010000 		.4byte	.LASF61
 670 0445 02       		.byte	0x2
 671 0446 BA02     		.2byte	0x2ba
 672 0448 02040000 		.4byte	0x402
 673 044c 13       		.uleb128 0x13
 674 044d 0E020000 		.4byte	.LASF76
 675 0451 02       		.byte	0x2
 676 0452 3806     		.2byte	0x638
 677 0454 03       		.byte	0x3
 678 0455 72040000 		.4byte	0x472
 679 0459 14       		.uleb128 0x14
 680 045a 80000000 		.4byte	.LASF62
 681 045e 02       		.byte	0x2
 682 045f 3806     		.2byte	0x638
 683 0461 17010000 		.4byte	0x117
 684 0465 14       		.uleb128 0x14
 685 0466 24000000 		.4byte	.LASF63
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 45


 686 046a 02       		.byte	0x2
 687 046b 3806     		.2byte	0x638
 688 046d A2000000 		.4byte	0xa2
 689 0471 00       		.byte	0
 690 0472 15       		.uleb128 0x15
 691 0473 A7000000 		.4byte	.LASF77
 692 0477 02       		.byte	0x2
 693 0478 F406     		.2byte	0x6f4
 694 047a A2000000 		.4byte	0xa2
 695 047e 03       		.byte	0x3
 696 047f 90040000 		.4byte	0x490
 697 0483 14       		.uleb128 0x14
 698 0484 0C000000 		.4byte	.LASF64
 699 0488 02       		.byte	0x2
 700 0489 F406     		.2byte	0x6f4
 701 048b A2000000 		.4byte	0xa2
 702 048f 00       		.byte	0
 703 0490 16       		.uleb128 0x16
 704 0491 02010000 		.4byte	.LASF65
 705 0495 01       		.byte	0x1
 706 0496 0A       		.byte	0xa
 707 0497 00000000 		.4byte	.LFB63
 708 049b 18000000 		.4byte	.LFE63-.LFB63
 709 049f 01       		.uleb128 0x1
 710 04a0 9C       		.byte	0x9c
 711 04a1 B8040000 		.4byte	0x4b8
 712 04a5 17       		.uleb128 0x17
 713 04a6 0E000000 		.4byte	.LVL0
 714 04aa 75050000 		.4byte	0x575
 715 04ae 17       		.uleb128 0x17
 716 04af 12000000 		.4byte	.LVL1
 717 04b3 80050000 		.4byte	0x580
 718 04b7 00       		.byte	0
 719 04b8 16       		.uleb128 0x16
 720 04b9 41010000 		.4byte	.LASF66
 721 04bd 01       		.byte	0x1
 722 04be 11       		.byte	0x11
 723 04bf 00000000 		.4byte	.LFB64
 724 04c3 40000000 		.4byte	.LFE64-.LFB64
 725 04c7 01       		.uleb128 0x1
 726 04c8 9C       		.byte	0x9c
 727 04c9 37050000 		.4byte	0x537
 728 04cd 18       		.uleb128 0x18
 729 04ce 09020000 		.4byte	.LASF68
 730 04d2 01       		.byte	0x1
 731 04d3 13       		.byte	0x13
 732 04d4 37050000 		.4byte	0x537
 733 04d8 05       		.uleb128 0x5
 734 04d9 03       		.byte	0x3
 735 04da 04000000 		.4byte	init.6823
 736 04de 19       		.uleb128 0x19
 737 04df 72040000 		.4byte	0x472
 738 04e3 16000000 		.4byte	.LBB8
 739 04e7 2A000000 		.4byte	.LBE8-.LBB8
 740 04eb 01       		.byte	0x1
 741 04ec 19       		.byte	0x19
 742 04ed 1E050000 		.4byte	0x51e
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 46


 743 04f1 1A       		.uleb128 0x1a
 744 04f2 83040000 		.4byte	0x483
 745 04f6 00000000 		.4byte	.LLST0
 746 04fa 1B       		.uleb128 0x1b
 747 04fb 4C040000 		.4byte	0x44c
 748 04ff 1E000000 		.4byte	.LBB10
 749 0503 08000000 		.4byte	.LBE10-.LBB10
 750 0507 02       		.byte	0x2
 751 0508 FC06     		.2byte	0x6fc
 752 050a 1A       		.uleb128 0x1a
 753 050b 65040000 		.4byte	0x465
 754 050f 16000000 		.4byte	.LLST1
 755 0513 1A       		.uleb128 0x1a
 756 0514 59040000 		.4byte	0x459
 757 0518 2A000000 		.4byte	.LLST2
 758 051c 00       		.byte	0
 759 051d 00       		.byte	0
 760 051e 1C       		.uleb128 0x1c
 761 051f 16000000 		.4byte	.LVL2
 762 0523 8B050000 		.4byte	0x58b
 763 0527 1D       		.uleb128 0x1d
 764 0528 01       		.uleb128 0x1
 765 0529 50       		.byte	0x50
 766 052a 01       		.uleb128 0x1
 767 052b 3F       		.byte	0x3f
 768 052c 1D       		.uleb128 0x1d
 769 052d 01       		.uleb128 0x1
 770 052e 51       		.byte	0x51
 771 052f 05       		.uleb128 0x5
 772 0530 03       		.byte	0x3
 773 0531 00000000 		.4byte	USER_ISR
 774 0535 00       		.byte	0
 775 0536 00       		.byte	0
 776 0537 02       		.uleb128 0x2
 777 0538 01       		.byte	0x1
 778 0539 02       		.byte	0x2
 779 053a 36020000 		.4byte	.LASF67
 780 053e 1E       		.uleb128 0x1e
 781 053f C9020000 		.4byte	.LASF78
 782 0543 01       		.byte	0x1
 783 0544 1D       		.byte	0x1d
 784 0545 A2000000 		.4byte	0xa2
 785 0549 00000000 		.4byte	.LFB65
 786 054d 0C000000 		.4byte	.LFE65-.LFB65
 787 0551 01       		.uleb128 0x1
 788 0552 9C       		.byte	0x9c
 789 0553 18       		.uleb128 0x18
 790 0554 2D000000 		.4byte	.LASF69
 791 0558 01       		.byte	0x1
 792 0559 06       		.byte	0x6
 793 055a EE010000 		.4byte	0x1ee
 794 055e 05       		.uleb128 0x5
 795 055f 03       		.byte	0x3
 796 0560 00000000 		.4byte	systicks
 797 0564 1F       		.uleb128 0x1f
 798 0565 29030000 		.4byte	.LASF79
 799 0569 02       		.byte	0x2
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 47


 800 056a 1207     		.2byte	0x712
 801 056c 70050000 		.4byte	0x570
 802 0570 0D       		.uleb128 0xd
 803 0571 97000000 		.4byte	0x97
 804 0575 20       		.uleb128 0x20
 805 0576 CA030000 		.4byte	.LASF70
 806 057a CA030000 		.4byte	.LASF70
 807 057e 06       		.byte	0x6
 808 057f 09       		.byte	0x9
 809 0580 20       		.uleb128 0x20
 810 0581 6E020000 		.4byte	.LASF71
 811 0585 6E020000 		.4byte	.LASF71
 812 0589 07       		.byte	0x7
 813 058a 17       		.byte	0x17
 814 058b 20       		.uleb128 0x20
 815 058c 2F010000 		.4byte	.LASF72
 816 0590 2F010000 		.4byte	.LASF72
 817 0594 08       		.byte	0x8
 818 0595 84       		.byte	0x84
 819 0596 00       		.byte	0
 820              		.section	.debug_abbrev,"",%progbits
 821              	.Ldebug_abbrev0:
 822 0000 01       		.uleb128 0x1
 823 0001 11       		.uleb128 0x11
 824 0002 01       		.byte	0x1
 825 0003 25       		.uleb128 0x25
 826 0004 0E       		.uleb128 0xe
 827 0005 13       		.uleb128 0x13
 828 0006 0B       		.uleb128 0xb
 829 0007 03       		.uleb128 0x3
 830 0008 0E       		.uleb128 0xe
 831 0009 1B       		.uleb128 0x1b
 832 000a 0E       		.uleb128 0xe
 833 000b 55       		.uleb128 0x55
 834 000c 17       		.uleb128 0x17
 835 000d 11       		.uleb128 0x11
 836 000e 01       		.uleb128 0x1
 837 000f 10       		.uleb128 0x10
 838 0010 17       		.uleb128 0x17
 839 0011 00       		.byte	0
 840 0012 00       		.byte	0
 841 0013 02       		.uleb128 0x2
 842 0014 24       		.uleb128 0x24
 843 0015 00       		.byte	0
 844 0016 0B       		.uleb128 0xb
 845 0017 0B       		.uleb128 0xb
 846 0018 3E       		.uleb128 0x3e
 847 0019 0B       		.uleb128 0xb
 848 001a 03       		.uleb128 0x3
 849 001b 0E       		.uleb128 0xe
 850 001c 00       		.byte	0
 851 001d 00       		.byte	0
 852 001e 03       		.uleb128 0x3
 853 001f 16       		.uleb128 0x16
 854 0020 00       		.byte	0
 855 0021 03       		.uleb128 0x3
 856 0022 0E       		.uleb128 0xe
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 48


 857 0023 3A       		.uleb128 0x3a
 858 0024 0B       		.uleb128 0xb
 859 0025 3B       		.uleb128 0x3b
 860 0026 0B       		.uleb128 0xb
 861 0027 49       		.uleb128 0x49
 862 0028 13       		.uleb128 0x13
 863 0029 00       		.byte	0
 864 002a 00       		.byte	0
 865 002b 04       		.uleb128 0x4
 866 002c 24       		.uleb128 0x24
 867 002d 00       		.byte	0
 868 002e 0B       		.uleb128 0xb
 869 002f 0B       		.uleb128 0xb
 870 0030 3E       		.uleb128 0x3e
 871 0031 0B       		.uleb128 0xb
 872 0032 03       		.uleb128 0x3
 873 0033 08       		.uleb128 0x8
 874 0034 00       		.byte	0
 875 0035 00       		.byte	0
 876 0036 05       		.uleb128 0x5
 877 0037 04       		.uleb128 0x4
 878 0038 01       		.byte	0x1
 879 0039 03       		.uleb128 0x3
 880 003a 0E       		.uleb128 0xe
 881 003b 0B       		.uleb128 0xb
 882 003c 0B       		.uleb128 0xb
 883 003d 49       		.uleb128 0x49
 884 003e 13       		.uleb128 0x13
 885 003f 3A       		.uleb128 0x3a
 886 0040 0B       		.uleb128 0xb
 887 0041 3B       		.uleb128 0x3b
 888 0042 0B       		.uleb128 0xb
 889 0043 01       		.uleb128 0x1
 890 0044 13       		.uleb128 0x13
 891 0045 00       		.byte	0
 892 0046 00       		.byte	0
 893 0047 06       		.uleb128 0x6
 894 0048 28       		.uleb128 0x28
 895 0049 00       		.byte	0
 896 004a 03       		.uleb128 0x3
 897 004b 0E       		.uleb128 0xe
 898 004c 1C       		.uleb128 0x1c
 899 004d 0D       		.uleb128 0xd
 900 004e 00       		.byte	0
 901 004f 00       		.byte	0
 902 0050 07       		.uleb128 0x7
 903 0051 13       		.uleb128 0x13
 904 0052 01       		.byte	0x1
 905 0053 0B       		.uleb128 0xb
 906 0054 05       		.uleb128 0x5
 907 0055 3A       		.uleb128 0x3a
 908 0056 0B       		.uleb128 0xb
 909 0057 3B       		.uleb128 0x3b
 910 0058 05       		.uleb128 0x5
 911 0059 01       		.uleb128 0x1
 912 005a 13       		.uleb128 0x13
 913 005b 00       		.byte	0
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 49


 914 005c 00       		.byte	0
 915 005d 08       		.uleb128 0x8
 916 005e 0D       		.uleb128 0xd
 917 005f 00       		.byte	0
 918 0060 03       		.uleb128 0x3
 919 0061 0E       		.uleb128 0xe
 920 0062 3A       		.uleb128 0x3a
 921 0063 0B       		.uleb128 0xb
 922 0064 3B       		.uleb128 0x3b
 923 0065 05       		.uleb128 0x5
 924 0066 49       		.uleb128 0x49
 925 0067 13       		.uleb128 0x13
 926 0068 38       		.uleb128 0x38
 927 0069 0B       		.uleb128 0xb
 928 006a 00       		.byte	0
 929 006b 00       		.byte	0
 930 006c 09       		.uleb128 0x9
 931 006d 0D       		.uleb128 0xd
 932 006e 00       		.byte	0
 933 006f 03       		.uleb128 0x3
 934 0070 0E       		.uleb128 0xe
 935 0071 3A       		.uleb128 0x3a
 936 0072 0B       		.uleb128 0xb
 937 0073 3B       		.uleb128 0x3b
 938 0074 05       		.uleb128 0x5
 939 0075 49       		.uleb128 0x49
 940 0076 13       		.uleb128 0x13
 941 0077 38       		.uleb128 0x38
 942 0078 05       		.uleb128 0x5
 943 0079 00       		.byte	0
 944 007a 00       		.byte	0
 945 007b 0A       		.uleb128 0xa
 946 007c 0D       		.uleb128 0xd
 947 007d 00       		.byte	0
 948 007e 03       		.uleb128 0x3
 949 007f 08       		.uleb128 0x8
 950 0080 3A       		.uleb128 0x3a
 951 0081 0B       		.uleb128 0xb
 952 0082 3B       		.uleb128 0x3b
 953 0083 05       		.uleb128 0x5
 954 0084 49       		.uleb128 0x49
 955 0085 13       		.uleb128 0x13
 956 0086 38       		.uleb128 0x38
 957 0087 05       		.uleb128 0x5
 958 0088 00       		.byte	0
 959 0089 00       		.byte	0
 960 008a 0B       		.uleb128 0xb
 961 008b 01       		.uleb128 0x1
 962 008c 01       		.byte	0x1
 963 008d 49       		.uleb128 0x49
 964 008e 13       		.uleb128 0x13
 965 008f 01       		.uleb128 0x1
 966 0090 13       		.uleb128 0x13
 967 0091 00       		.byte	0
 968 0092 00       		.byte	0
 969 0093 0C       		.uleb128 0xc
 970 0094 21       		.uleb128 0x21
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 50


 971 0095 00       		.byte	0
 972 0096 49       		.uleb128 0x49
 973 0097 13       		.uleb128 0x13
 974 0098 2F       		.uleb128 0x2f
 975 0099 0B       		.uleb128 0xb
 976 009a 00       		.byte	0
 977 009b 00       		.byte	0
 978 009c 0D       		.uleb128 0xd
 979 009d 35       		.uleb128 0x35
 980 009e 00       		.byte	0
 981 009f 49       		.uleb128 0x49
 982 00a0 13       		.uleb128 0x13
 983 00a1 00       		.byte	0
 984 00a2 00       		.byte	0
 985 00a3 0E       		.uleb128 0xe
 986 00a4 21       		.uleb128 0x21
 987 00a5 00       		.byte	0
 988 00a6 49       		.uleb128 0x49
 989 00a7 13       		.uleb128 0x13
 990 00a8 2F       		.uleb128 0x2f
 991 00a9 05       		.uleb128 0x5
 992 00aa 00       		.byte	0
 993 00ab 00       		.byte	0
 994 00ac 0F       		.uleb128 0xf
 995 00ad 16       		.uleb128 0x16
 996 00ae 00       		.byte	0
 997 00af 03       		.uleb128 0x3
 998 00b0 0E       		.uleb128 0xe
 999 00b1 3A       		.uleb128 0x3a
 1000 00b2 0B       		.uleb128 0xb
 1001 00b3 3B       		.uleb128 0x3b
 1002 00b4 05       		.uleb128 0x5
 1003 00b5 49       		.uleb128 0x49
 1004 00b6 13       		.uleb128 0x13
 1005 00b7 00       		.byte	0
 1006 00b8 00       		.byte	0
 1007 00b9 10       		.uleb128 0x10
 1008 00ba 13       		.uleb128 0x13
 1009 00bb 01       		.byte	0x1
 1010 00bc 0B       		.uleb128 0xb
 1011 00bd 0B       		.uleb128 0xb
 1012 00be 3A       		.uleb128 0x3a
 1013 00bf 0B       		.uleb128 0xb
 1014 00c0 3B       		.uleb128 0x3b
 1015 00c1 05       		.uleb128 0x5
 1016 00c2 01       		.uleb128 0x1
 1017 00c3 13       		.uleb128 0x13
 1018 00c4 00       		.byte	0
 1019 00c5 00       		.byte	0
 1020 00c6 11       		.uleb128 0x11
 1021 00c7 0D       		.uleb128 0xd
 1022 00c8 00       		.byte	0
 1023 00c9 03       		.uleb128 0x3
 1024 00ca 08       		.uleb128 0x8
 1025 00cb 3A       		.uleb128 0x3a
 1026 00cc 0B       		.uleb128 0xb
 1027 00cd 3B       		.uleb128 0x3b
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 51


 1028 00ce 05       		.uleb128 0x5
 1029 00cf 49       		.uleb128 0x49
 1030 00d0 13       		.uleb128 0x13
 1031 00d1 38       		.uleb128 0x38
 1032 00d2 0B       		.uleb128 0xb
 1033 00d3 00       		.byte	0
 1034 00d4 00       		.byte	0
 1035 00d5 12       		.uleb128 0x12
 1036 00d6 26       		.uleb128 0x26
 1037 00d7 00       		.byte	0
 1038 00d8 49       		.uleb128 0x49
 1039 00d9 13       		.uleb128 0x13
 1040 00da 00       		.byte	0
 1041 00db 00       		.byte	0
 1042 00dc 13       		.uleb128 0x13
 1043 00dd 2E       		.uleb128 0x2e
 1044 00de 01       		.byte	0x1
 1045 00df 03       		.uleb128 0x3
 1046 00e0 0E       		.uleb128 0xe
 1047 00e1 3A       		.uleb128 0x3a
 1048 00e2 0B       		.uleb128 0xb
 1049 00e3 3B       		.uleb128 0x3b
 1050 00e4 05       		.uleb128 0x5
 1051 00e5 27       		.uleb128 0x27
 1052 00e6 19       		.uleb128 0x19
 1053 00e7 20       		.uleb128 0x20
 1054 00e8 0B       		.uleb128 0xb
 1055 00e9 01       		.uleb128 0x1
 1056 00ea 13       		.uleb128 0x13
 1057 00eb 00       		.byte	0
 1058 00ec 00       		.byte	0
 1059 00ed 14       		.uleb128 0x14
 1060 00ee 05       		.uleb128 0x5
 1061 00ef 00       		.byte	0
 1062 00f0 03       		.uleb128 0x3
 1063 00f1 0E       		.uleb128 0xe
 1064 00f2 3A       		.uleb128 0x3a
 1065 00f3 0B       		.uleb128 0xb
 1066 00f4 3B       		.uleb128 0x3b
 1067 00f5 05       		.uleb128 0x5
 1068 00f6 49       		.uleb128 0x49
 1069 00f7 13       		.uleb128 0x13
 1070 00f8 00       		.byte	0
 1071 00f9 00       		.byte	0
 1072 00fa 15       		.uleb128 0x15
 1073 00fb 2E       		.uleb128 0x2e
 1074 00fc 01       		.byte	0x1
 1075 00fd 03       		.uleb128 0x3
 1076 00fe 0E       		.uleb128 0xe
 1077 00ff 3A       		.uleb128 0x3a
 1078 0100 0B       		.uleb128 0xb
 1079 0101 3B       		.uleb128 0x3b
 1080 0102 05       		.uleb128 0x5
 1081 0103 27       		.uleb128 0x27
 1082 0104 19       		.uleb128 0x19
 1083 0105 49       		.uleb128 0x49
 1084 0106 13       		.uleb128 0x13
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 52


 1085 0107 20       		.uleb128 0x20
 1086 0108 0B       		.uleb128 0xb
 1087 0109 01       		.uleb128 0x1
 1088 010a 13       		.uleb128 0x13
 1089 010b 00       		.byte	0
 1090 010c 00       		.byte	0
 1091 010d 16       		.uleb128 0x16
 1092 010e 2E       		.uleb128 0x2e
 1093 010f 01       		.byte	0x1
 1094 0110 3F       		.uleb128 0x3f
 1095 0111 19       		.uleb128 0x19
 1096 0112 03       		.uleb128 0x3
 1097 0113 0E       		.uleb128 0xe
 1098 0114 3A       		.uleb128 0x3a
 1099 0115 0B       		.uleb128 0xb
 1100 0116 3B       		.uleb128 0x3b
 1101 0117 0B       		.uleb128 0xb
 1102 0118 27       		.uleb128 0x27
 1103 0119 19       		.uleb128 0x19
 1104 011a 11       		.uleb128 0x11
 1105 011b 01       		.uleb128 0x1
 1106 011c 12       		.uleb128 0x12
 1107 011d 06       		.uleb128 0x6
 1108 011e 40       		.uleb128 0x40
 1109 011f 18       		.uleb128 0x18
 1110 0120 9742     		.uleb128 0x2117
 1111 0122 19       		.uleb128 0x19
 1112 0123 01       		.uleb128 0x1
 1113 0124 13       		.uleb128 0x13
 1114 0125 00       		.byte	0
 1115 0126 00       		.byte	0
 1116 0127 17       		.uleb128 0x17
 1117 0128 898201   		.uleb128 0x4109
 1118 012b 00       		.byte	0
 1119 012c 11       		.uleb128 0x11
 1120 012d 01       		.uleb128 0x1
 1121 012e 31       		.uleb128 0x31
 1122 012f 13       		.uleb128 0x13
 1123 0130 00       		.byte	0
 1124 0131 00       		.byte	0
 1125 0132 18       		.uleb128 0x18
 1126 0133 34       		.uleb128 0x34
 1127 0134 00       		.byte	0
 1128 0135 03       		.uleb128 0x3
 1129 0136 0E       		.uleb128 0xe
 1130 0137 3A       		.uleb128 0x3a
 1131 0138 0B       		.uleb128 0xb
 1132 0139 3B       		.uleb128 0x3b
 1133 013a 0B       		.uleb128 0xb
 1134 013b 49       		.uleb128 0x49
 1135 013c 13       		.uleb128 0x13
 1136 013d 02       		.uleb128 0x2
 1137 013e 18       		.uleb128 0x18
 1138 013f 00       		.byte	0
 1139 0140 00       		.byte	0
 1140 0141 19       		.uleb128 0x19
 1141 0142 1D       		.uleb128 0x1d
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 53


 1142 0143 01       		.byte	0x1
 1143 0144 31       		.uleb128 0x31
 1144 0145 13       		.uleb128 0x13
 1145 0146 11       		.uleb128 0x11
 1146 0147 01       		.uleb128 0x1
 1147 0148 12       		.uleb128 0x12
 1148 0149 06       		.uleb128 0x6
 1149 014a 58       		.uleb128 0x58
 1150 014b 0B       		.uleb128 0xb
 1151 014c 59       		.uleb128 0x59
 1152 014d 0B       		.uleb128 0xb
 1153 014e 01       		.uleb128 0x1
 1154 014f 13       		.uleb128 0x13
 1155 0150 00       		.byte	0
 1156 0151 00       		.byte	0
 1157 0152 1A       		.uleb128 0x1a
 1158 0153 05       		.uleb128 0x5
 1159 0154 00       		.byte	0
 1160 0155 31       		.uleb128 0x31
 1161 0156 13       		.uleb128 0x13
 1162 0157 02       		.uleb128 0x2
 1163 0158 17       		.uleb128 0x17
 1164 0159 00       		.byte	0
 1165 015a 00       		.byte	0
 1166 015b 1B       		.uleb128 0x1b
 1167 015c 1D       		.uleb128 0x1d
 1168 015d 01       		.byte	0x1
 1169 015e 31       		.uleb128 0x31
 1170 015f 13       		.uleb128 0x13
 1171 0160 11       		.uleb128 0x11
 1172 0161 01       		.uleb128 0x1
 1173 0162 12       		.uleb128 0x12
 1174 0163 06       		.uleb128 0x6
 1175 0164 58       		.uleb128 0x58
 1176 0165 0B       		.uleb128 0xb
 1177 0166 59       		.uleb128 0x59
 1178 0167 05       		.uleb128 0x5
 1179 0168 00       		.byte	0
 1180 0169 00       		.byte	0
 1181 016a 1C       		.uleb128 0x1c
 1182 016b 898201   		.uleb128 0x4109
 1183 016e 01       		.byte	0x1
 1184 016f 11       		.uleb128 0x11
 1185 0170 01       		.uleb128 0x1
 1186 0171 31       		.uleb128 0x31
 1187 0172 13       		.uleb128 0x13
 1188 0173 00       		.byte	0
 1189 0174 00       		.byte	0
 1190 0175 1D       		.uleb128 0x1d
 1191 0176 8A8201   		.uleb128 0x410a
 1192 0179 00       		.byte	0
 1193 017a 02       		.uleb128 0x2
 1194 017b 18       		.uleb128 0x18
 1195 017c 9142     		.uleb128 0x2111
 1196 017e 18       		.uleb128 0x18
 1197 017f 00       		.byte	0
 1198 0180 00       		.byte	0
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 54


 1199 0181 1E       		.uleb128 0x1e
 1200 0182 2E       		.uleb128 0x2e
 1201 0183 00       		.byte	0
 1202 0184 3F       		.uleb128 0x3f
 1203 0185 19       		.uleb128 0x19
 1204 0186 03       		.uleb128 0x3
 1205 0187 0E       		.uleb128 0xe
 1206 0188 3A       		.uleb128 0x3a
 1207 0189 0B       		.uleb128 0xb
 1208 018a 3B       		.uleb128 0x3b
 1209 018b 0B       		.uleb128 0xb
 1210 018c 27       		.uleb128 0x27
 1211 018d 19       		.uleb128 0x19
 1212 018e 49       		.uleb128 0x49
 1213 018f 13       		.uleb128 0x13
 1214 0190 11       		.uleb128 0x11
 1215 0191 01       		.uleb128 0x1
 1216 0192 12       		.uleb128 0x12
 1217 0193 06       		.uleb128 0x6
 1218 0194 40       		.uleb128 0x40
 1219 0195 18       		.uleb128 0x18
 1220 0196 9742     		.uleb128 0x2117
 1221 0198 19       		.uleb128 0x19
 1222 0199 00       		.byte	0
 1223 019a 00       		.byte	0
 1224 019b 1F       		.uleb128 0x1f
 1225 019c 34       		.uleb128 0x34
 1226 019d 00       		.byte	0
 1227 019e 03       		.uleb128 0x3
 1228 019f 0E       		.uleb128 0xe
 1229 01a0 3A       		.uleb128 0x3a
 1230 01a1 0B       		.uleb128 0xb
 1231 01a2 3B       		.uleb128 0x3b
 1232 01a3 05       		.uleb128 0x5
 1233 01a4 49       		.uleb128 0x49
 1234 01a5 13       		.uleb128 0x13
 1235 01a6 3F       		.uleb128 0x3f
 1236 01a7 19       		.uleb128 0x19
 1237 01a8 3C       		.uleb128 0x3c
 1238 01a9 19       		.uleb128 0x19
 1239 01aa 00       		.byte	0
 1240 01ab 00       		.byte	0
 1241 01ac 20       		.uleb128 0x20
 1242 01ad 2E       		.uleb128 0x2e
 1243 01ae 00       		.byte	0
 1244 01af 3F       		.uleb128 0x3f
 1245 01b0 19       		.uleb128 0x19
 1246 01b1 3C       		.uleb128 0x3c
 1247 01b2 19       		.uleb128 0x19
 1248 01b3 6E       		.uleb128 0x6e
 1249 01b4 0E       		.uleb128 0xe
 1250 01b5 03       		.uleb128 0x3
 1251 01b6 0E       		.uleb128 0xe
 1252 01b7 3A       		.uleb128 0x3a
 1253 01b8 0B       		.uleb128 0xb
 1254 01b9 3B       		.uleb128 0x3b
 1255 01ba 0B       		.uleb128 0xb
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 55


 1256 01bb 00       		.byte	0
 1257 01bc 00       		.byte	0
 1258 01bd 00       		.byte	0
 1259              		.section	.debug_loc,"",%progbits
 1260              	.Ldebug_loc0:
 1261              	.LLST0:
 1262 0000 16000000 		.4byte	.LVL2
 1263 0004 2E000000 		.4byte	.LVL5
 1264 0008 0400     		.2byte	0x4
 1265 000a 0A       		.byte	0xa
 1266 000b C05D     		.2byte	0x5dc0
 1267 000d 9F       		.byte	0x9f
 1268 000e 00000000 		.4byte	0
 1269 0012 00000000 		.4byte	0
 1270              	.LLST1:
 1271 0016 1E000000 		.4byte	.LVL3
 1272 001a 26000000 		.4byte	.LVL4
 1273 001e 0200     		.2byte	0x2
 1274 0020 37       		.byte	0x37
 1275 0021 9F       		.byte	0x9f
 1276 0022 00000000 		.4byte	0
 1277 0026 00000000 		.4byte	0
 1278              	.LLST2:
 1279 002a 1E000000 		.4byte	.LVL3
 1280 002e 26000000 		.4byte	.LVL4
 1281 0032 0300     		.2byte	0x3
 1282 0034 09       		.byte	0x9
 1283 0035 FF       		.byte	0xff
 1284 0036 9F       		.byte	0x9f
 1285 0037 00000000 		.4byte	0
 1286 003b 00000000 		.4byte	0
 1287              		.section	.debug_aranges,"",%progbits
 1288 0000 2C000000 		.4byte	0x2c
 1289 0004 0200     		.2byte	0x2
 1290 0006 00000000 		.4byte	.Ldebug_info0
 1291 000a 04       		.byte	0x4
 1292 000b 00       		.byte	0
 1293 000c 0000     		.2byte	0
 1294 000e 0000     		.2byte	0
 1295 0010 00000000 		.4byte	.LFB63
 1296 0014 18000000 		.4byte	.LFE63-.LFB63
 1297 0018 00000000 		.4byte	.LFB64
 1298 001c 40000000 		.4byte	.LFE64-.LFB64
 1299 0020 00000000 		.4byte	.LFB65
 1300 0024 0C000000 		.4byte	.LFE65-.LFB65
 1301 0028 00000000 		.4byte	0
 1302 002c 00000000 		.4byte	0
 1303              		.section	.debug_ranges,"",%progbits
 1304              	.Ldebug_ranges0:
 1305 0000 00000000 		.4byte	.LFB63
 1306 0004 18000000 		.4byte	.LFE63
 1307 0008 00000000 		.4byte	.LFB64
 1308 000c 40000000 		.4byte	.LFE64
 1309 0010 00000000 		.4byte	.LFB65
 1310 0014 0C000000 		.4byte	.LFE65
 1311 0018 00000000 		.4byte	0
 1312 001c 00000000 		.4byte	0
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 56


 1313              		.section	.debug_line,"",%progbits
 1314              	.Ldebug_line0:
 1315 0000 D3010000 		.section	.debug_str,"MS",%progbits,1
 1315      02008901 
 1315      00000201 
 1315      FB0E0D00 
 1315      01010101 
 1316              	.LASF18:
 1317 0000 6C6F6E67 		.ascii	"long double\000"
 1317      20646F75 
 1317      626C6500 
 1318              	.LASF64:
 1319 000c 7469636B 		.ascii	"ticks\000"
 1319      7300
 1320              	.LASF38:
 1321 0012 49414252 		.ascii	"IABR\000"
 1321      00
 1322              	.LASF28:
 1323 0017 53797354 		.ascii	"SysTick_IRQn\000"
 1323      69636B5F 
 1323      4952516E 
 1323      00
 1324              	.LASF63:
 1325 0024 7072696F 		.ascii	"priority\000"
 1325      72697479 
 1325      00
 1326              	.LASF69:
 1327 002d 73797374 		.ascii	"systicks\000"
 1327      69636B73 
 1327      00
 1328              	.LASF2:
 1329 0036 73686F72 		.ascii	"short int\000"
 1329      7420696E 
 1329      7400
 1330              	.LASF19:
 1331 0040 73697A65 		.ascii	"sizetype\000"
 1331      74797065 
 1331      00
 1332              	.LASF26:
 1333 0049 44656275 		.ascii	"DebugMonitor_IRQn\000"
 1333      674D6F6E 
 1333      69746F72 
 1333      5F495251 
 1333      6E00
 1334              	.LASF21:
 1335 005b 48617264 		.ascii	"HardFault_IRQn\000"
 1335      4661756C 
 1335      745F4952 
 1335      516E00
 1336              	.LASF74:
 1337 006a 5A756D6F 		.ascii	"ZumoLibrary\\Systick.c\000"
 1337      4C696272 
 1337      6172795C 
 1337      53797374 
 1337      69636B2E 
 1338              	.LASF62:
 1339 0080 4952516E 		.ascii	"IRQn\000"
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 57


 1339      00
 1340              	.LASF43:
 1341 0085 43505549 		.ascii	"CPUID\000"
 1341      4400
 1342              	.LASF58:
 1343 008b 4354524C 		.ascii	"CTRL\000"
 1343      00
 1344              	.LASF31:
 1345 0090 52455345 		.ascii	"RESERVED0\000"
 1345      52564544 
 1345      3000
 1346              	.LASF52:
 1347 009a 42464152 		.ascii	"BFAR\000"
 1347      00
 1348              	.LASF12:
 1349 009f 75696E74 		.ascii	"uint8_t\000"
 1349      385F7400 
 1350              	.LASF77:
 1351 00a7 53797354 		.ascii	"SysTick_Config\000"
 1351      69636B5F 
 1351      436F6E66 
 1351      696700
 1352              	.LASF40:
 1353 00b6 52455345 		.ascii	"RESERVED5\000"
 1353      52564544 
 1353      3500
 1354              	.LASF41:
 1355 00c0 53544952 		.ascii	"STIR\000"
 1355      00
 1356              	.LASF24:
 1357 00c5 55736167 		.ascii	"UsageFault_IRQn\000"
 1357      65466175 
 1357      6C745F49 
 1357      52516E00 
 1358              	.LASF15:
 1359 00d5 666C6F61 		.ascii	"float\000"
 1359      7400
 1360              	.LASF44:
 1361 00db 49435352 		.ascii	"ICSR\000"
 1361      00
 1362              	.LASF33:
 1363 00e0 52534552 		.ascii	"RSERVED1\000"
 1363      56454431 
 1363      00
 1364              	.LASF9:
 1365 00e9 6C6F6E67 		.ascii	"long long int\000"
 1365      206C6F6E 
 1365      6720696E 
 1365      7400
 1366              	.LASF60:
 1367 00f7 43414C49 		.ascii	"CALIB\000"
 1367      4200
 1368              	.LASF45:
 1369 00fd 56544F52 		.ascii	"VTOR\000"
 1369      00
 1370              	.LASF65:
 1371 0102 55534552 		.ascii	"USER_ISR\000"
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 58


 1371      5F495352 
 1371      00
 1372              	.LASF27:
 1373 010b 50656E64 		.ascii	"PendSV_IRQn\000"
 1373      53565F49 
 1373      52516E00 
 1374              	.LASF6:
 1375 0117 6C6F6E67 		.ascii	"long int\000"
 1375      20696E74 
 1375      00
 1376              	.LASF4:
 1377 0120 5F5F7569 		.ascii	"__uint8_t\000"
 1377      6E74385F 
 1377      7400
 1378              	.LASF48:
 1379 012a 43465352 		.ascii	"CFSR\000"
 1379      00
 1380              	.LASF72:
 1381 012f 4379496E 		.ascii	"CyIntSetSysVector\000"
 1381      74536574 
 1381      53797356 
 1381      6563746F 
 1381      7200
 1382              	.LASF66:
 1383 0141 53797374 		.ascii	"Systick_Start\000"
 1383      69636B5F 
 1383      53746172 
 1383      7400
 1384              	.LASF1:
 1385 014f 756E7369 		.ascii	"unsigned char\000"
 1385      676E6564 
 1385      20636861 
 1385      7200
 1386              	.LASF46:
 1387 015d 41495243 		.ascii	"AIRCR\000"
 1387      5200
 1388              	.LASF57:
 1389 0163 5343425F 		.ascii	"SCB_Type\000"
 1389      54797065 
 1389      00
 1390              	.LASF29:
 1391 016c 4952516E 		.ascii	"IRQn_Type\000"
 1391      5F547970 
 1391      6500
 1392              	.LASF42:
 1393 0176 4E564943 		.ascii	"NVIC_Type\000"
 1393      5F547970 
 1393      6500
 1394              	.LASF36:
 1395 0180 49435052 		.ascii	"ICPR\000"
 1395      00
 1396              	.LASF0:
 1397 0185 7369676E 		.ascii	"signed char\000"
 1397      65642063 
 1397      68617200 
 1398              	.LASF10:
 1399 0191 6C6F6E67 		.ascii	"long long unsigned int\000"
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 59


 1399      206C6F6E 
 1399      6720756E 
 1399      7369676E 
 1399      65642069 
 1400              	.LASF14:
 1401 01a8 75696E74 		.ascii	"uint32_t\000"
 1401      33325F74 
 1401      00
 1402              	.LASF11:
 1403 01b1 756E7369 		.ascii	"unsigned int\000"
 1403      676E6564 
 1403      20696E74 
 1403      00
 1404              	.LASF47:
 1405 01be 53484353 		.ascii	"SHCSR\000"
 1405      5200
 1406              	.LASF23:
 1407 01c4 42757346 		.ascii	"BusFault_IRQn\000"
 1407      61756C74 
 1407      5F495251 
 1407      6E00
 1408              	.LASF51:
 1409 01d2 4D4D4641 		.ascii	"MMFAR\000"
 1409      5200
 1410              	.LASF25:
 1411 01d8 53564361 		.ascii	"SVCall_IRQn\000"
 1411      6C6C5F49 
 1411      52516E00 
 1412              	.LASF61:
 1413 01e4 53797354 		.ascii	"SysTick_Type\000"
 1413      69636B5F 
 1413      54797065 
 1413      00
 1414              	.LASF3:
 1415 01f1 73686F72 		.ascii	"short unsigned int\000"
 1415      7420756E 
 1415      7369676E 
 1415      65642069 
 1415      6E7400
 1416              	.LASF17:
 1417 0204 63686172 		.ascii	"char\000"
 1417      00
 1418              	.LASF68:
 1419 0209 696E6974 		.ascii	"init\000"
 1419      00
 1420              	.LASF76:
 1421 020e 4E564943 		.ascii	"NVIC_SetPriority\000"
 1421      5F536574 
 1421      5072696F 
 1421      72697479 
 1421      00
 1422              	.LASF13:
 1423 021f 696E7433 		.ascii	"int32_t\000"
 1423      325F7400 
 1424              	.LASF55:
 1425 0227 49534152 		.ascii	"ISAR\000"
 1425      00
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 60


 1426              	.LASF34:
 1427 022c 49535052 		.ascii	"ISPR\000"
 1427      00
 1428              	.LASF50:
 1429 0231 44465352 		.ascii	"DFSR\000"
 1429      00
 1430              	.LASF67:
 1431 0236 5F426F6F 		.ascii	"_Bool\000"
 1431      6C00
 1432              	.LASF49:
 1433 023c 48465352 		.ascii	"HFSR\000"
 1433      00
 1434              	.LASF32:
 1435 0241 49434552 		.ascii	"ICER\000"
 1435      00
 1436              	.LASF54:
 1437 0246 4D4D4652 		.ascii	"MMFR\000"
 1437      00
 1438              	.LASF30:
 1439 024b 49534552 		.ascii	"ISER\000"
 1439      00
 1440              	.LASF35:
 1441 0250 52455345 		.ascii	"RESERVED2\000"
 1441      52564544 
 1441      3200
 1442              	.LASF37:
 1443 025a 52455345 		.ascii	"RESERVED3\000"
 1443      52564544 
 1443      3300
 1444              	.LASF39:
 1445 0264 52455345 		.ascii	"RESERVED4\000"
 1445      52564544 
 1445      3400
 1446              	.LASF71:
 1447 026e 7265666C 		.ascii	"reflectance_handler\000"
 1447      65637461 
 1447      6E63655F 
 1447      68616E64 
 1447      6C657200 
 1448              	.LASF8:
 1449 0282 6C6F6E67 		.ascii	"long unsigned int\000"
 1449      20756E73 
 1449      69676E65 
 1449      6420696E 
 1449      7400
 1450              	.LASF22:
 1451 0294 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 1451      72794D61 
 1451      6E616765 
 1451      6D656E74 
 1451      5F495251 
 1452              	.LASF7:
 1453 02aa 5F5F7569 		.ascii	"__uint32_t\000"
 1453      6E743332 
 1453      5F7400
 1454              	.LASF20:
 1455 02b5 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 61


 1455      61736B61 
 1455      626C6549 
 1455      6E745F49 
 1455      52516E00 
 1456              	.LASF78:
 1457 02c9 47657454 		.ascii	"GetTicks\000"
 1457      69636B73 
 1457      00
 1458              	.LASF5:
 1459 02d2 5F5F696E 		.ascii	"__int32_t\000"
 1459      7433325F 
 1459      7400
 1460              	.LASF75:
 1461 02dc 433A5C55 		.ascii	"C:\\Users\\manuelfu\\Documents\\PSoC Creator\\zumo\\"
 1461      73657273 
 1461      5C6D616E 
 1461      75656C66 
 1461      755C446F 
 1462 030a 5A756D6F 		.ascii	"ZumoBot.cydsn\000"
 1462      426F742E 
 1462      63796473 
 1462      6E00
 1463              	.LASF59:
 1464 0318 4C4F4144 		.ascii	"LOAD\000"
 1464      00
 1465              	.LASF53:
 1466 031d 41465352 		.ascii	"AFSR\000"
 1466      00
 1467              	.LASF16:
 1468 0322 646F7562 		.ascii	"double\000"
 1468      6C6500
 1469              	.LASF79:
 1470 0329 49544D5F 		.ascii	"ITM_RxBuffer\000"
 1470      52784275 
 1470      66666572 
 1470      00
 1471              	.LASF73:
 1472 0336 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 1472      43313120 
 1472      352E342E 
 1472      31203230 
 1472      31363036 
 1473 0369 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 1473      20726576 
 1473      6973696F 
 1473      6E203233 
 1473      37373135 
 1474 039c 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 1474      66756E63 
 1474      74696F6E 
 1474      2D736563 
 1474      74696F6E 
 1475              	.LASF56:
 1476 03c4 43504143 		.ascii	"CPACR\000"
 1476      5200
 1477              	.LASF70:
 1478 03ca 756C7472 		.ascii	"ultrasonic_handler\000"
ARM GAS  C:\Users\manuelfu\AppData\Local\Temp\ccrlKxnK.s 			page 62


 1478      61736F6E 
 1478      69635F68 
 1478      616E646C 
 1478      657200
 1479              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
