<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>ESS</spirit:vendor>
  <spirit:library>ess</spirit:library>
  <spirit:name>ess_openEVR</spirit:name>
  <spirit:version>0.1</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>ess_evr_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bae02627</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>ess_evr_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f37362dc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>i_ZYNQ_MRCC_LVDS_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_ZYNQ_MRCC_LVDS_N</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_ZYNQ_CLKREF0_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_ZYNQ_CLKREF0_N</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_EVR_TX_P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_EVR_TX_N</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_EVR_RX_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_EVR_RX_N</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_EVR_LINK_LED</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_EVR_EVNT_LED</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../constraints/ess_evr_ip.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>late</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../constraints/ess_evr_standalone.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vhdl/average.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vhdl/buf_bsram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vhdl/evr_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vhdl/databuf_rx_dc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vhdl/delay_adjust.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vhdl/delay_measure_wnd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vhdl/evr_dc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vhdl/transceiver_dc_k7.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vhdl/ess_evr_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4898c06b</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../vhdl/average.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vhdl/buf_bsram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vhdl/evr_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vhdl/databuf_rx_dc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vhdl/delay_adjust.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vhdl/delay_measure_wnd.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vhdl/evr_dc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vhdl/transceiver_dc_k7.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../vhdl/ess_evr_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ess_openEVR_v0_1.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ESS openEVR IP Core featuring support for the MRF timing protocol</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ess_evr_top_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ess_openevr_v0_1</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:vendorDisplayName>European Spallation Source</xilinx:vendorDisplayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>ESS:user:ess_evr_top:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2020-04-24T09:54:22Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@246206f2_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9dcefcd_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@465871d9_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60bbaa21_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4876b2e6_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b8ff2a_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69194cfd_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1527e617_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56df06fd_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7226fdd2_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c0c437_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18152e7e_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74201d5c_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77900ae1_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fdf9202_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c74c9e9_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4471f1d8_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44c0ec2d_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1445dbdd_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31dc8fb7_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76bfacf7_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3abb7c7d_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e94728_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f94bbe1_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f2db5d_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@722d7105_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2972060_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@610648d0_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b50c8df_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bae8d44_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4829f5e5_ARCHIVE_LOCATION">/home/felipe/workspace/ess-openevr_release/fpga/srcs/ip/ess_evr_ip</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="57f4e372"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a9a99ae0"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="7ab244df"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
