# MIPS32 single cycle CPU
Verilog implementation of a single-cycle MIPS32 cpu.

## Current status
- [X] Register file
- [ ] Control
  - [ ] Main control unit
  - [X] ALU control
- [X] ALU
- [ ] Memory (needs improvements)
- [ ] Testbenches (need rewrite)
