{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1411793779626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 32-bit " "Running Quartus II 32-bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1411793779626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 26 21:56:19 2014 " "Processing started: Fri Sep 26 21:56:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1411793779626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1411793779626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Timer -c Timer " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1411793779626 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Timer.sdc " "Synopsys Design Constraints File file not found: 'Timer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1411793779967 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1411793779967 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 2 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 2 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " TFlipFlop:move_to_minutes\|tOut " "Node  \"TFlipFlop:move_to_minutes\|tOut\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780037 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " TFlipFlop:start_stop\|tOut " "Node  \"TFlipFlop:start_stop\|tOut\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780037 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1411793780037 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " KEY\[0\] " "Node  \"KEY\[0\]\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1411793780047 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 3 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 3 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk_counter\[23\]~37 " "Node  \"clk_counter\[23\]~37\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 915 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " clk_counter\[23\]~36 " "Node  \"clk_counter\[23\]~36\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 914 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " CLOCK_50~clkctrl " "Node  \"CLOCK_50~clkctrl\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 1028 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1411793780047 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLOCK_50~clkctrl " "Node  \"CLOCK_50~clkctrl\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 1028 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " clk_counter\[23\]~37 " "Node  \"clk_counter\[23\]~37\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 915 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " clk_counter\[23\]~36 " "Node  \"clk_counter\[23\]~36\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 914 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " state\[2\]~_Duplicate_1 " "Node  \"state\[2\]~_Duplicate_1\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 1031 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " LessThan0~2 " "Node  \"LessThan0~2\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 629 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " state\[0\]~_Duplicate_1 " "Node  \"state\[0\]~_Duplicate_1\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 1029 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " state\[1\]~_Duplicate_1 " "Node  \"state\[1\]~_Duplicate_1\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 1030 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " ten_second_counter\[0\] " "Node  \"ten_second_counter\[0\]\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " ten_minute_counter\[0\] " "Node  \"ten_minute_counter\[0\]\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " ten_minute_counter\[1\] " "Node  \"ten_minute_counter\[1\]\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_7_result_int\[5\]~8 " "Node  \"lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_7_result_int\[5\]~8\"" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "D:/projects/Timer/db/alt_u_div_a2f.tdf" 61 22 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 828 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " one_minute_counter\[0\] " "Node  \"one_minute_counter\[0\]\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " one_second_counter\[1\] " "Node  \"one_second_counter\[1\]\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_6_result_int\[5\]~8 " "Node  \"lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_6_result_int\[5\]~8\"" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "D:/projects/Timer/db/alt_u_div_a2f.tdf" 56 22 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 812 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " ten_second_counter\[2\] " "Node  \"ten_second_counter\[2\]\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " one_second_counter\[0\] " "Node  \"one_second_counter\[0\]\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " ten_second_counter\[1\] " "Node  \"ten_second_counter\[1\]\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " Equal9~0 " "Node  \"Equal9~0\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 605 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " ten_minute_counter\[2\] " "Node  \"ten_minute_counter\[2\]\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " ten_second_counter\[3\] " "Node  \"ten_second_counter\[3\]\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " one_second_counter\[2\] " "Node  \"one_second_counter\[2\]\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " one_minute_counter\[1\] " "Node  \"one_minute_counter\[1\]\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " always0~0 " "Node  \"always0~0\"" {  } { { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 610 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " one_second_counter\[3\] " "Node  \"one_second_counter\[3\]\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " ten_minute_counter\[3\] " "Node  \"ten_minute_counter\[3\]\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " one_minute_counter\[2\] " "Node  \"one_minute_counter\[2\]\"" {  } { { "Timer.v" "" { Text "D:/projects/Timer/Timer.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " lpm_divide:Mod0\|lpm_divide_d6m:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_6_result_int\[5\]~8 " "Node  \"lpm_divide:Mod0\|lpm_divide_d6m:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_6_result_int\[5\]~8\"" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "D:/projects/Timer/db/alt_u_div_a2f.tdf" 56 22 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 691 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " lpm_divide:Mod0\|lpm_divide_d6m:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_3_result_int\[4\]~6 " "Node  \"lpm_divide:Mod0\|lpm_divide_d6m:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_3_result_int\[4\]~6\"" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "D:/projects/Timer/db/alt_u_div_a2f.tdf" 41 22 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 641 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " lpm_divide:Mod0\|lpm_divide_d6m:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_7_result_int\[5\]~8 " "Node  \"lpm_divide:Mod0\|lpm_divide_d6m:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_7_result_int\[5\]~8\"" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "D:/projects/Timer/db/alt_u_div_a2f.tdf" 61 22 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 707 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_NODES_INFO" " lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_3_result_int\[4\]~6 " "Node  \"lpm_divide:Div0\|lpm_divide_aem:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_a2f:divider\|add_sub_3_result_int\[4\]~6\"" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "D:/projects/Timer/db/alt_u_div_a2f.tdf" 41 22 0 } } { "temporary_test_loc" "" { Generic "D:/projects/Timer/" { { 0 { 0 ""} 0 762 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1411793780047 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1411793780047 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1411793780047 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "53 3 " "Design Assistant information: finished post-fitting analysis of current design -- generated 53 information messages and 3 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1411793780057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Design Assistant was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1411793780097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 26 21:56:20 2014 " "Processing ended: Fri Sep 26 21:56:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1411793780097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1411793780097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1411793780097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1411793780097 ""}
