###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       753486   # Number of WRITE/WRITEP commands
num_reads_done                 =      1316222   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1027410   # Number of read row buffer hits
num_read_cmds                  =      1316216   # Number of READ/READP commands
num_writes_done                =       753524   # Number of read requests issued
num_write_row_hits             =       636674   # Number of write row buffer hits
num_act_cmds                   =       409699   # Number of ACT commands
num_pre_cmds                   =       409670   # Number of PRE commands
num_ondemand_pres              =       382715   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9643354   # Cyles of rank active rank.0
rank_active_cycles.1           =      9549792   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       356646   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       450208   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2004633   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29701   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4905   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2443   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1978   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1641   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1453   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1504   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1586   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1912   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18006   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          235   # Write cmd latency (cycles)
write_latency[20-39]           =         2697   # Write cmd latency (cycles)
write_latency[40-59]           =         3609   # Write cmd latency (cycles)
write_latency[60-79]           =         5570   # Write cmd latency (cycles)
write_latency[80-99]           =         7535   # Write cmd latency (cycles)
write_latency[100-119]         =         9455   # Write cmd latency (cycles)
write_latency[120-139]         =        11587   # Write cmd latency (cycles)
write_latency[140-159]         =        13301   # Write cmd latency (cycles)
write_latency[160-179]         =        15888   # Write cmd latency (cycles)
write_latency[180-199]         =        18717   # Write cmd latency (cycles)
write_latency[200-]            =       664892   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       202625   # Read request latency (cycles)
read_latency[40-59]            =        99398   # Read request latency (cycles)
read_latency[60-79]            =       109658   # Read request latency (cycles)
read_latency[80-99]            =        76589   # Read request latency (cycles)
read_latency[100-119]          =        64832   # Read request latency (cycles)
read_latency[120-139]          =        56411   # Read request latency (cycles)
read_latency[140-159]          =        47805   # Read request latency (cycles)
read_latency[160-179]          =        41402   # Read request latency (cycles)
read_latency[180-199]          =        36179   # Read request latency (cycles)
read_latency[200-]             =       581313   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   3.7614e+09   # Write energy
read_energy                    =  5.30698e+09   # Read energy
act_energy                     =  1.12094e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.7119e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =    2.161e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01745e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.95907e+09   # Active standby energy rank.1
average_read_latency           =      327.387   # Average read request latency (cycles)
average_interarrival           =      4.83147   # Average request interarrival latency (cycles)
total_energy                   =  2.32578e+10   # Total energy (pJ)
average_power                  =      2325.78   # Average power (mW)
average_bandwidth              =      17.6618   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       760122   # Number of WRITE/WRITEP commands
num_reads_done                 =      1316597   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1026416   # Number of read row buffer hits
num_read_cmds                  =      1316586   # Number of READ/READP commands
num_writes_done                =       760165   # Number of read requests issued
num_write_row_hits             =       640119   # Number of write row buffer hits
num_act_cmds                   =       414334   # Number of ACT commands
num_pre_cmds                   =       414303   # Number of PRE commands
num_ondemand_pres              =       387582   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9618064   # Cyles of rank active rank.0
rank_active_cycles.1           =      9587537   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       381936   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       412463   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2011421   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30381   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4678   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2343   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2046   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1670   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1467   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1419   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1561   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1903   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17979   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          294   # Write cmd latency (cycles)
write_latency[20-39]           =         3064   # Write cmd latency (cycles)
write_latency[40-59]           =         3936   # Write cmd latency (cycles)
write_latency[60-79]           =         6188   # Write cmd latency (cycles)
write_latency[80-99]           =         8301   # Write cmd latency (cycles)
write_latency[100-119]         =        10307   # Write cmd latency (cycles)
write_latency[120-139]         =        11941   # Write cmd latency (cycles)
write_latency[140-159]         =        13977   # Write cmd latency (cycles)
write_latency[160-179]         =        16609   # Write cmd latency (cycles)
write_latency[180-199]         =        19300   # Write cmd latency (cycles)
write_latency[200-]            =       666205   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       202731   # Read request latency (cycles)
read_latency[40-59]            =       101824   # Read request latency (cycles)
read_latency[60-79]            =       111826   # Read request latency (cycles)
read_latency[80-99]            =        77731   # Read request latency (cycles)
read_latency[100-119]          =        65189   # Read request latency (cycles)
read_latency[120-139]          =        57272   # Read request latency (cycles)
read_latency[140-159]          =        47859   # Read request latency (cycles)
read_latency[160-179]          =        41540   # Read request latency (cycles)
read_latency[180-199]          =        36759   # Read request latency (cycles)
read_latency[200-]             =       573854   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.79453e+09   # Write energy
read_energy                    =  5.30847e+09   # Read energy
act_energy                     =  1.13362e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.83329e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.97982e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00167e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.98262e+09   # Active standby energy rank.1
average_read_latency           =      315.464   # Average read request latency (cycles)
average_interarrival           =      4.81493   # Average request interarrival latency (cycles)
total_energy                   =  2.33069e+10   # Total energy (pJ)
average_power                  =      2330.69   # Average power (mW)
average_bandwidth              =      17.7217   # Average bandwidth
