# 程式碼
``` vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity a is
    port(
        rst : in  STD_LOGIC;
        clk : in  STD_LOGIC;
        q   : out STD_LOGIC_VECTOR(3 downto 0);
        p   : out STD_LOGIC_VECTOR(7 downto 0)
    );
end a;

architecture Behavioral of a is
    type state_type is (S_COUNT1, S_COUNT2);
    signal state : state_type;

    signal Qn : unsigned(3 downto 0);
    signal Pn : unsigned(7 downto 0);

begin

    process(clk, rst)
    begin
        if rst = '1' then
            Pn <= "11111101";
        elsif rising_edge(clk) then
            case state is
                when S_COUNT1 =>
                    if Qn >= "1001" then
                        Pn <= "11111101";
                    else
                        Pn <= "11111101";
                    end if;
                
                when S_COUNT2 =>
                    if Pn < "00010011" then
                        Pn <= "11111101";
                    else
                        Pn <= Pn - 1;
                    end if;
            end case;
        end if;
    end process;
	
	    process(clk, rst)
    begin
        if rst = '1' then
            Qn <= "0000";
        elsif rising_edge(clk) then
            case state is
                when S_COUNT1 =>
                    if Qn >= "1001" then
                        Qn <= "0000";
                    else
                        Qn <= Qn + 1;
                    end if;
                
                when S_COUNT2 =>
                    if Pn < "00010011" then
                        Qn <= "0000";
                    else
                        Qn <= "0000";
                    end if;
            end case;
        end if;
    end process;
	
	    process(clk, rst)
    begin
        if rst = '1' then
            state <= S_COUNT1;
        elsif rising_edge(clk) then
            case state is
                when S_COUNT1 =>
                    if Qn >= "1001" then
                        state <= S_COUNT2;
                    else
                        state <= S_COUNT1;
                    end if;
                
                when S_COUNT2 =>
                    if Pn < "00010011" then
                        state <= S_COUNT1;
                    else
                        state <= S_COUNT2;
                    end if;
            end case;
        end if;
    end process;
    
    q <= std_logic_vector(Qn);
    p <= std_logic_vector(Pn);
    
end Behavioral;
```
