{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 24 17:27:54 2025 " "Info: Processing started: Thu Apr 24 17:27:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off kurs_sxem13 -c kurs_sxem13 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off kurs_sxem13 -c kurs_sxem13 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register Sum\[0\]~reg0 Sum\[3\]~reg0 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"Sum\[0\]~reg0\" and destination register \"Sum\[3\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.815 ns + Longest register register " "Info: + Longest register to register delay is 0.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sum\[0\]~reg0 1 REG LCFF_X13_Y18_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y18_N21; Fanout = 3; REG Node = 'Sum\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sum[0]~reg0 } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.309 ns) 0.523 ns Add1~3 2 COMB LCCOMB_X13_Y18_N0 2 " "Info: 2: + IC(0.214 ns) + CELL(0.309 ns) = 0.523 ns; Loc. = LCCOMB_X13_Y18_N0; Fanout = 2; COMB Node = 'Add1~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Sum[0]~reg0 Add1~3 } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.558 ns Add1~7 3 COMB LCCOMB_X13_Y18_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.558 ns; Loc. = LCCOMB_X13_Y18_N2; Fanout = 2; COMB Node = 'Add1~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~3 Add1~7 } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.593 ns Add1~11 4 COMB LCCOMB_X13_Y18_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.593 ns; Loc. = LCCOMB_X13_Y18_N4; Fanout = 1; COMB Node = 'Add1~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~7 Add1~11 } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.718 ns Add1~14 5 COMB LCCOMB_X13_Y18_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.718 ns; Loc. = LCCOMB_X13_Y18_N6; Fanout = 1; COMB Node = 'Add1~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~11 Add1~14 } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.815 ns Sum\[3\]~reg0 6 REG LCFF_X13_Y18_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.815 ns; Loc. = LCFF_X13_Y18_N7; Fanout = 2; REG Node = 'Sum\[3\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { Add1~14 Sum[3]~reg0 } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.601 ns ( 73.74 % ) " "Info: Total cell delay = 0.601 ns ( 73.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.214 ns ( 26.26 % ) " "Info: Total interconnect delay = 0.214 ns ( 26.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Sum[0]~reg0 Add1~3 Add1~7 Add1~11 Add1~14 Sum[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.815 ns" { Sum[0]~reg0 {} Add1~3 {} Add1~7 {} Add1~11 {} Add1~14 {} Sum[3]~reg0 {} } { 0.000ns 0.214ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.448 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.618 ns) 2.448 ns Sum\[3\]~reg0 3 REG LCFF_X13_Y18_N7 2 " "Info: 3: + IC(0.633 ns) + CELL(0.618 ns) = 2.448 ns; Loc. = LCFF_X13_Y18_N7; Fanout = 2; REG Node = 'Sum\[3\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { clk~clkctrl Sum[3]~reg0 } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.13 % ) " "Info: Total cell delay = 1.472 ns ( 60.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 39.87 % ) " "Info: Total interconnect delay = 0.976 ns ( 39.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { clk clk~clkctrl Sum[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { clk {} clk~combout {} clk~clkctrl {} Sum[3]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.633ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.448 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.618 ns) 2.448 ns Sum\[0\]~reg0 3 REG LCFF_X13_Y18_N21 3 " "Info: 3: + IC(0.633 ns) + CELL(0.618 ns) = 2.448 ns; Loc. = LCFF_X13_Y18_N21; Fanout = 3; REG Node = 'Sum\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { clk~clkctrl Sum[0]~reg0 } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.13 % ) " "Info: Total cell delay = 1.472 ns ( 60.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 39.87 % ) " "Info: Total interconnect delay = 0.976 ns ( 39.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { clk clk~clkctrl Sum[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { clk {} clk~combout {} clk~clkctrl {} Sum[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.633ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { clk clk~clkctrl Sum[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { clk {} clk~combout {} clk~clkctrl {} Sum[3]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.633ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { clk clk~clkctrl Sum[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { clk {} clk~combout {} clk~clkctrl {} Sum[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.633ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 23 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 23 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Sum[0]~reg0 Add1~3 Add1~7 Add1~11 Add1~14 Sum[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.815 ns" { Sum[0]~reg0 {} Add1~3 {} Add1~7 {} Add1~11 {} Add1~14 {} Sum[3]~reg0 {} } { 0.000ns 0.214ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { clk clk~clkctrl Sum[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { clk {} clk~combout {} clk~clkctrl {} Sum[3]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.633ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { clk clk~clkctrl Sum[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { clk {} clk~combout {} clk~clkctrl {} Sum[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.633ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sum[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Sum[3]~reg0 {} } {  } {  } "" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 23 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Sum\[0\]~reg0 A\[2\] clk 3.968 ns register " "Info: tsu for register \"Sum\[0\]~reg0\" (data pin = \"A\[2\]\", clock pin = \"clk\") is 3.968 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.326 ns + Longest pin register " "Info: + Longest pin to register delay is 6.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns A\[2\] 1 PIN PIN_B16 11 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B16; Fanout = 11; PIN Node = 'A\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.174 ns) + CELL(0.346 ns) 5.367 ns always0~0 2 COMB LCCOMB_X13_Y18_N22 4 " "Info: 2: + IC(4.174 ns) + CELL(0.346 ns) = 5.367 ns; Loc. = LCCOMB_X13_Y18_N22; Fanout = 4; COMB Node = 'always0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.520 ns" { A[2] always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.746 ns) 6.326 ns Sum\[0\]~reg0 3 REG LCFF_X13_Y18_N21 3 " "Info: 3: + IC(0.213 ns) + CELL(0.746 ns) = 6.326 ns; Loc. = LCFF_X13_Y18_N21; Fanout = 3; REG Node = 'Sum\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { always0~0 Sum[0]~reg0 } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 30.65 % ) " "Info: Total cell delay = 1.939 ns ( 30.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.387 ns ( 69.35 % ) " "Info: Total interconnect delay = 4.387 ns ( 69.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { A[2] always0~0 Sum[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.326 ns" { A[2] {} A[2]~combout {} always0~0 {} Sum[0]~reg0 {} } { 0.000ns 0.000ns 4.174ns 0.213ns } { 0.000ns 0.847ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 23 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.448 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.618 ns) 2.448 ns Sum\[0\]~reg0 3 REG LCFF_X13_Y18_N21 3 " "Info: 3: + IC(0.633 ns) + CELL(0.618 ns) = 2.448 ns; Loc. = LCFF_X13_Y18_N21; Fanout = 3; REG Node = 'Sum\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { clk~clkctrl Sum[0]~reg0 } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.13 % ) " "Info: Total cell delay = 1.472 ns ( 60.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 39.87 % ) " "Info: Total interconnect delay = 0.976 ns ( 39.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { clk clk~clkctrl Sum[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { clk {} clk~combout {} clk~clkctrl {} Sum[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.633ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { A[2] always0~0 Sum[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.326 ns" { A[2] {} A[2]~combout {} always0~0 {} Sum[0]~reg0 {} } { 0.000ns 0.000ns 4.174ns 0.213ns } { 0.000ns 0.847ns 0.346ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { clk clk~clkctrl Sum[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { clk {} clk~combout {} clk~clkctrl {} Sum[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.633ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Sum\[3\] Sum\[3\]~reg0 6.722 ns register " "Info: tco from clock \"clk\" to destination pin \"Sum\[3\]\" through register \"Sum\[3\]~reg0\" is 6.722 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.448 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.618 ns) 2.448 ns Sum\[3\]~reg0 3 REG LCFF_X13_Y18_N7 2 " "Info: 3: + IC(0.633 ns) + CELL(0.618 ns) = 2.448 ns; Loc. = LCFF_X13_Y18_N7; Fanout = 2; REG Node = 'Sum\[3\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { clk~clkctrl Sum[3]~reg0 } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.13 % ) " "Info: Total cell delay = 1.472 ns ( 60.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 39.87 % ) " "Info: Total interconnect delay = 0.976 ns ( 39.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { clk clk~clkctrl Sum[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { clk {} clk~combout {} clk~clkctrl {} Sum[3]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.633ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 23 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.180 ns + Longest register pin " "Info: + Longest register to pin delay is 4.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sum\[3\]~reg0 1 REG LCFF_X13_Y18_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y18_N7; Fanout = 2; REG Node = 'Sum\[3\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sum[3]~reg0 } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.218 ns) + CELL(1.962 ns) 4.180 ns Sum\[3\] 2 PIN PIN_Y14 0 " "Info: 2: + IC(2.218 ns) + CELL(1.962 ns) = 4.180 ns; Loc. = PIN_Y14; Fanout = 0; PIN Node = 'Sum\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.180 ns" { Sum[3]~reg0 Sum[3] } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.962 ns ( 46.94 % ) " "Info: Total cell delay = 1.962 ns ( 46.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.218 ns ( 53.06 % ) " "Info: Total interconnect delay = 2.218 ns ( 53.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.180 ns" { Sum[3]~reg0 Sum[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.180 ns" { Sum[3]~reg0 {} Sum[3] {} } { 0.000ns 2.218ns } { 0.000ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { clk clk~clkctrl Sum[3]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { clk {} clk~combout {} clk~clkctrl {} Sum[3]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.633ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.180 ns" { Sum[3]~reg0 Sum[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.180 ns" { Sum[3]~reg0 {} Sum[3] {} } { 0.000ns 2.218ns } { 0.000ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[2\] B\[2\] 9.428 ns Longest " "Info: Longest tpd from source pin \"A\[2\]\" to destination pin \"B\[2\]\" is 9.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns A\[2\] 1 PIN PIN_B16 11 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_B16; Fanout = 11; PIN Node = 'A\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.183 ns) + CELL(0.357 ns) 5.387 ns Logic:m_logic\|Decoder1~0 2 COMB LCCOMB_X13_Y18_N12 1 " "Info: 2: + IC(4.183 ns) + CELL(0.357 ns) = 5.387 ns; Loc. = LCCOMB_X13_Y18_N12; Fanout = 1; COMB Node = 'Logic:m_logic\|Decoder1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.540 ns" { A[2] Logic:m_logic|Decoder1~0 } "NODE_NAME" } } { "Logic.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/Logic.sv" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.039 ns) + CELL(2.002 ns) 9.428 ns B\[2\] 3 PIN PIN_AB18 0 " "Info: 3: + IC(2.039 ns) + CELL(2.002 ns) = 9.428 ns; Loc. = PIN_AB18; Fanout = 0; PIN Node = 'B\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.041 ns" { Logic:m_logic|Decoder1~0 B[2] } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.206 ns ( 34.01 % ) " "Info: Total cell delay = 3.206 ns ( 34.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.222 ns ( 65.99 % ) " "Info: Total interconnect delay = 6.222 ns ( 65.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.428 ns" { A[2] Logic:m_logic|Decoder1~0 B[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.428 ns" { A[2] {} A[2]~combout {} Logic:m_logic|Decoder1~0 {} B[2] {} } { 0.000ns 0.000ns 4.183ns 2.039ns } { 0.000ns 0.847ns 0.357ns 2.002ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Sum\[1\]~reg0 A\[0\] clk -2.894 ns register " "Info: th for register \"Sum\[1\]~reg0\" (data pin = \"A\[0\]\", clock pin = \"clk\") is -2.894 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.448 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.618 ns) 2.448 ns Sum\[1\]~reg0 3 REG LCFF_X13_Y18_N3 3 " "Info: 3: + IC(0.633 ns) + CELL(0.618 ns) = 2.448 ns; Loc. = LCFF_X13_Y18_N3; Fanout = 3; REG Node = 'Sum\[1\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { clk~clkctrl Sum[1]~reg0 } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.13 % ) " "Info: Total cell delay = 1.472 ns ( 60.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 39.87 % ) " "Info: Total interconnect delay = 0.976 ns ( 39.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { clk clk~clkctrl Sum[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { clk {} clk~combout {} clk~clkctrl {} Sum[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.633ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 23 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.491 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns A\[0\] 1 PIN PIN_E12 7 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E12; Fanout = 7; PIN Node = 'A\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.196 ns) + CELL(0.371 ns) 5.394 ns Add1~6 2 COMB LCCOMB_X13_Y18_N2 1 " "Info: 2: + IC(4.196 ns) + CELL(0.371 ns) = 5.394 ns; Loc. = LCCOMB_X13_Y18_N2; Fanout = 1; COMB Node = 'Add1~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.567 ns" { A[0] Add1~6 } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 5.491 ns Sum\[1\]~reg0 3 REG LCFF_X13_Y18_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 5.491 ns; Loc. = LCFF_X13_Y18_N3; Fanout = 3; REG Node = 'Sum\[1\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { Add1~6 Sum[1]~reg0 } "NODE_NAME" } } { "KursCode.sv" "" { Text "C:/altera/91/quartus/projects/kurs_sxem13/KursCode.sv" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.295 ns ( 23.58 % ) " "Info: Total cell delay = 1.295 ns ( 23.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.196 ns ( 76.42 % ) " "Info: Total interconnect delay = 4.196 ns ( 76.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.491 ns" { A[0] Add1~6 Sum[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.491 ns" { A[0] {} A[0]~combout {} Add1~6 {} Sum[1]~reg0 {} } { 0.000ns 0.000ns 4.196ns 0.000ns } { 0.000ns 0.827ns 0.371ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { clk clk~clkctrl Sum[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { clk {} clk~combout {} clk~clkctrl {} Sum[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.633ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.491 ns" { A[0] Add1~6 Sum[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.491 ns" { A[0] {} A[0]~combout {} Add1~6 {} Sum[1]~reg0 {} } { 0.000ns 0.000ns 4.196ns 0.000ns } { 0.000ns 0.827ns 0.371ns 0.097ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 24 17:27:54 2025 " "Info: Processing ended: Thu Apr 24 17:27:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
