/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2021 MediaTek Inc.
 * Author: Owen Chen <owen.chen@mediatek.com>
 */

#ifndef _DT_BINDINGS_CLK_MT6879_H
#define _DT_BINDINGS_CLK_MT6879_H

/* TOPCKGEN */
#define CLK_TOP_AXI_SEL					0
#define CLK_TOP_AXIP_SEL				1
#define CLK_TOP_AXI_U_SEL				2
#define CLK_TOP_BUS_AXIMEM_SEL				3
#define CLK_TOP_DISP0_SEL				4
#define CLK_TOP_MDP0_SEL				5
#define CLK_TOP_MMINFRA_SEL				6
#define CLK_TOP_MMUP_SEL				7
#define CLK_TOP_DSP_SEL					8
#define CLK_TOP_DSP1_SEL				9
#define CLK_TOP_DSP2_SEL				10
#define CLK_TOP_DSP3_SEL				11
#define CLK_TOP_DSP4_SEL				12
#define CLK_TOP_DSP5_SEL				13
#define CLK_TOP_DSP6_SEL				14
#define CLK_TOP_DSP7_SEL				15
#define CLK_TOP_IPU_IF_SEL				16
#define CLK_TOP_CAMTG_SEL				17
#define CLK_TOP_CAMTG2_SEL				18
#define CLK_TOP_CAMTG3_SEL				19
#define CLK_TOP_CAMTG4_SEL				20
#define CLK_TOP_CAMTG5_SEL				21
#define CLK_TOP_CAMTG6_SEL				22
#define CLK_TOP_SPI_SEL					23
#define CLK_TOP_MSDC_MACRO_SEL				24
#define CLK_TOP_MSDC30_1_SEL				25
#define CLK_TOP_AUDIO_SEL				26
#define CLK_TOP_AUD_INTBUS_SEL				27
#define CLK_TOP_ATB_SEL					28
#define CLK_TOP_DISP_PWM_SEL				29
#define CLK_TOP_USB_TOP_SEL				30
#define CLK_TOP_USB_XHCI_SEL				31
#define CLK_TOP_I2C_SEL					32
#define CLK_TOP_SENINF_SEL				33
#define CLK_TOP_SENINF1_SEL				34
#define CLK_TOP_SENINF2_SEL				35
#define CLK_TOP_SENINF3_SEL				36
#define CLK_TOP_DXCC_SEL				37
#define CLK_TOP_AUD_ENGEN1_SEL				38
#define CLK_TOP_AUD_ENGEN2_SEL				39
#define CLK_TOP_AES_UFSFDE_SEL				40
#define CLK_TOP_U_SEL					41
#define CLK_TOP_U_MBIST_SEL				42
#define CLK_TOP_AUD_1_SEL				43
#define CLK_TOP_AUD_2_SEL				44
#define CLK_TOP_ADSP_SEL				45
#define CLK_TOP_DPMAIF_MAIN_SEL				46
#define CLK_TOP_VENC_SEL				47
#define CLK_TOP_VDEC_SEL				48
#define CLK_TOP_PWM_SEL					49
#define CLK_TOP_AUDIO_H_SEL				50
#define CLK_TOP_MCUPM_SEL				51
#define CLK_TOP_MEM_SUB_SEL				52
#define CLK_TOP_MEM_SUBP_SEL				53
#define CLK_TOP_MEM_SUB_U_SEL				54
#define CLK_TOP_EMI_N_SEL				55
#define CLK_TOP_DSI_OCC_SEL				56
#define CLK_TOP_CCU_AHB_SEL				57
#define CLK_TOP_AP2CONN_HOST_SEL			58
#define CLK_TOP_MCU_ACP_SEL				59
#define CLK_TOP_DPI_SEL					60
#define CLK_TOP_IMG1_SEL				61
#define CLK_TOP_IPE_SEL					62
#define CLK_TOP_CAM_SEL					63
#define CLK_TOP_CCUSYS_SEL				64
#define CLK_TOP_CAMTM_SEL				65
#define CLK_TOP_APLL_I2S0_MCK_SEL			66
#define CLK_TOP_APLL_I2S1_MCK_SEL			67
#define CLK_TOP_APLL_I2S2_MCK_SEL			68
#define CLK_TOP_APLL_I2S3_MCK_SEL			69
#define CLK_TOP_APLL_I2S4_MCK_SEL			70
#define CLK_TOP_APLL_I2S5_MCK_SEL			71
#define CLK_TOP_APLL_I2S6_MCK_SEL			72
#define CLK_TOP_APLL_I2S7_MCK_SEL			73
#define CLK_TOP_APLL_I2S8_MCK_SEL			74
#define CLK_TOP_APLL_I2S9_MCK_SEL			75
#define CLK_TOP_APLL12_CK_DIV0				76
#define CLK_TOP_APLL12_CK_DIV1				77
#define CLK_TOP_APLL12_CK_DIV2				78
#define CLK_TOP_APLL12_CK_DIV3				79
#define CLK_TOP_APLL12_CK_DIV4				80
#define CLK_TOP_APLL12_CK_DIVB				81
#define CLK_TOP_APLL12_CK_DIV5				82
#define CLK_TOP_APLL12_CK_DIV6				83
#define CLK_TOP_APLL12_CK_DIV7				84
#define CLK_TOP_APLL12_CK_DIV8				85
#define CLK_TOP_APLL12_CK_DIV9				86
#define CLK_TOP_MAINPLL_D3				87
#define CLK_TOP_MAINPLL_D4				88
#define CLK_TOP_MAINPLL_D4_D2				89
#define CLK_TOP_MAINPLL_D4_D4				90
#define CLK_TOP_MAINPLL_D4_D8				91
#define CLK_TOP_MAINPLL_D4_D16				92
#define CLK_TOP_MAINPLL_D5				93
#define CLK_TOP_MAINPLL_D5_D2				94
#define CLK_TOP_MAINPLL_D5_D4				95
#define CLK_TOP_MAINPLL_D5_D8				96
#define CLK_TOP_MAINPLL_D6				97
#define CLK_TOP_MAINPLL_D6_D2				98
#define CLK_TOP_MAINPLL_D6_D4				99
#define CLK_TOP_MAINPLL_D6_D8				100
#define CLK_TOP_MAINPLL_D7				101
#define CLK_TOP_MAINPLL_D7_D2				102
#define CLK_TOP_MAINPLL_D7_D4				103
#define CLK_TOP_MAINPLL_D7_D8				104
#define CLK_TOP_MAINPLL_D9				105
#define CLK_TOP_UNIVPLL_D3				106
#define CLK_TOP_UNIVPLL_D4				107
#define CLK_TOP_UNIVPLL_D4_D2				108
#define CLK_TOP_UNIVPLL_D4_D4				109
#define CLK_TOP_UNIVPLL_D4_D8				110
#define CLK_TOP_UNIVPLL_D5				111
#define CLK_TOP_UNIVPLL_D5_D2				112
#define CLK_TOP_UNIVPLL_D5_D4				113
#define CLK_TOP_UNIVPLL_D6				114
#define CLK_TOP_UNIVPLL_D6_D2				115
#define CLK_TOP_UNIVPLL_D6_D4				116
#define CLK_TOP_UNIVPLL_D6_D8				117
#define CLK_TOP_UNIVPLL_D6_D16				118
#define CLK_TOP_UNIVPLL_D7				119
#define CLK_TOP_UNIVPLL_D7_D2				120
#define CLK_TOP_UNIVPLL_192M				121
#define CLK_TOP_UNIVPLL_192M_D2				122
#define CLK_TOP_UNIVPLL_192M_D4				123
#define CLK_TOP_UNIVPLL_192M_D8				124
#define CLK_TOP_UNIVPLL_192M_D10			125
#define CLK_TOP_UNIVPLL_192M_D16			126
#define CLK_TOP_UNIVPLL_192M_D32			127
#define CLK_TOP_APLL1					128
#define CLK_TOP_APLL1_D2				129
#define CLK_TOP_APLL1_D4				130
#define CLK_TOP_APLL1_D8				131
#define CLK_TOP_APLL2					132
#define CLK_TOP_APLL2_D2				133
#define CLK_TOP_APLL2_D4				134
#define CLK_TOP_APLL2_D8				135
#define CLK_TOP_ADSPPLL					136
#define CLK_TOP_IMGPLL_D2				137
#define CLK_TOP_IMGPLL_D5				138
#define CLK_TOP_MMPLL_D4				139
#define CLK_TOP_MMPLL_D4_D2				140
#define CLK_TOP_MMPLL_D5				141
#define CLK_TOP_MMPLL_D5_D2				142
#define CLK_TOP_MMPLL_D6				143
#define CLK_TOP_MMPLL_D6_D2				144
#define CLK_TOP_MMPLL_D7				145
#define CLK_TOP_MMPLL_D9				146
#define CLK_TOP_TVDPLL					147
#define CLK_TOP_TVDPLL_D2				148
#define CLK_TOP_TVDPLL_D4				149
#define CLK_TOP_TVDPLL_D8				150
#define CLK_TOP_TVDPLL_D16				151
#define CLK_TOP_MSDCPLL					152
#define CLK_TOP_MSDCPLL_D2				153
#define CLK_TOP_CLKRTC					154
#define CLK_TOP_TCK_26M_MX9				155
#define CLK_TOP_F26M_CK_D2				156
#define CLK_TOP_OSC					157
#define CLK_TOP_OSC_D2					158
#define CLK_TOP_OSC_D4					159
#define CLK_TOP_OSC_D7					160
#define CLK_TOP_OSC_D8					161
#define CLK_TOP_OSC_D16					162
#define CLK_TOP_OSC_D10					163
#define CLK_TOP_ULPOSC					164
#define CLK_TOP_F26M					165
#define CLK_TOP_RTC					166
#define CLK_TOP_AXI					167
#define CLK_TOP_AXI_PERI				168
#define CLK_TOP_AXI_UFS					169
#define CLK_TOP_DISP0					170
#define CLK_TOP_MDP0					171
#define CLK_TOP_MMINFRA					172
#define CLK_TOP_DSP					173
#define CLK_TOP_DSP1					174
#define CLK_TOP_DSP4					175
#define CLK_TOP_SPI					176
#define CLK_TOP_MSDC_MACRO				177
#define CLK_TOP_MSDC30_1				178
#define CLK_TOP_AUDIO					179
#define CLK_TOP_AUD_INTBUS				180
#define CLK_TOP_DISP_PWM				181
#define CLK_TOP_USB_TOP					182
#define CLK_TOP_USB_XHCI				183
#define CLK_TOP_I2C					184
#define CLK_TOP_DXCC					185
#define CLK_TOP_AUD_ENGEN1				186
#define CLK_TOP_AUD_ENGEN2				187
#define CLK_TOP_AES_UFSFDE				188
#define CLK_TOP_UFS					189
#define CLK_TOP_AUD_1					190
#define CLK_TOP_ADSP					191
#define CLK_TOP_DPMAIF_MAIN				192
#define CLK_TOP_VENC					193
#define CLK_TOP_VDEC					194
#define CLK_TOP_PWM					195
#define CLK_TOP_AUDIO_H					196
#define CLK_TOP_MEM_SUB					197
#define CLK_TOP_MEM_SUB_UFS				198
#define CLK_TOP_EMI_N					199
#define CLK_TOP_DSI_OCC					200
#define CLK_TOP_CCU_AHB					201
#define CLK_TOP_DPI					202
#define CLK_TOP_IMG1					203
#define CLK_TOP_IPE					204
#define CLK_TOP_CAM					205
#define CLK_TOP_CCUSYS					206
#define CLK_TOP_CAMTM					207
#define CLK_TOP_U_TICK1US				208
#define CLK_TOP_MD_32K					209
#define CLK_TOP_MD_26M					210
#define CLK_TOP_NR_CLK					211

/* INFRACFG_AO */
#define CLK_IFRAO_THERM					0
#define CLK_IFRAO_CCIF1_AP				1
#define CLK_IFRAO_CCIF1_MD				2
#define CLK_IFRAO_CCIF_AP				3
#define CLK_IFRAO_CCIF_MD				4
#define CLK_IFRAO_DXCC_SEC_CORE				5
#define CLK_IFRAO_CLDMA_BCLK				6
#define CLK_IFRAO_CQ_DMA				7
#define CLK_IFRAO_CCIF5_MD				8
#define CLK_IFRAO_CCIF2_AP				9
#define CLK_IFRAO_CCIF2_MD				10
#define CLK_IFRAO_FBIST2FPC				11
#define CLK_IFRAO_DPMAIF_MAIN				12
#define CLK_IFRAO_CCIF4_MD				13
#define CLK_IFRAO_RG_MMW_DPMAIF26M_CK			14
#define CLK_IFRAO_NR_CLK				15

/* APMIXEDSYS */
#define CLK_APMIXED_ARMPLL_LL				0
#define CLK_APMIXED_ARMPLL_BL				1
#define CLK_APMIXED_CCIPLL				2
#define CLK_APMIXED_MAINPLL				3
#define CLK_APMIXED_UNIVPLL				4
#define CLK_APMIXED_MSDCPLL				5
#define CLK_APMIXED_MMPLL				6
#define CLK_APMIXED_ADSPPLL				7
#define CLK_APMIXED_TVDPLL				8
#define CLK_APMIXED_APLL1				9
#define CLK_APMIXED_APLL2				10
#define CLK_APMIXED_MPLL				11
#define CLK_APMIXED_IMGPLL				12
#define CLK_APMIXED_NR_CLK				13

/* PERICFG_AO */
#define CLK_PERAOP_UART0				0
#define CLK_PERAOP_UART1				1
#define CLK_PERAOP_UART2				2
#define CLK_PERAOP_PWM_HCLK				3
#define CLK_PERAOP_PWM_BCLK				4
#define CLK_PERAOP_PWM_FBCLK1				5
#define CLK_PERAOP_PWM_FBCLK2				6
#define CLK_PERAOP_PWM_FBCLK3				7
#define CLK_PERAOP_PWM_FBCLK4				8
#define CLK_PERAOP_BTIF_BCLK				9
#define CLK_PERAOP_DISP_PWM0				10
#define CLK_PERAOP_SPI0_BCLK				11
#define CLK_PERAOP_SPI1_BCLK				12
#define CLK_PERAOP_SPI2_BCLK				13
#define CLK_PERAOP_SPI3_BCLK				14
#define CLK_PERAOP_SPI4_BCLK				15
#define CLK_PERAOP_SPI5_BCLK				16
#define CLK_PERAOP_SPI6_BCLK				17
#define CLK_PERAOP_SPI7_BCLK				18
#define CLK_PERAOP_APDMA				19
#define CLK_PERAOP_USB_FRMCNT				20
#define CLK_PERAOP_USB_SYS				21
#define CLK_PERAOP_USB_XHCI				22
#define CLK_PERAOP_MSDC1				23
#define CLK_PERAOP_MSDC1_HCLK				24
#define CLK_PERAO_NR_CLK				25

/* IMP_IIC_WRAP_C */
#define CLK_IMPC_AP_CLOCK_I2C10				0
#define CLK_IMPC_AP_CLOCK_I2C11				1
#define CLK_IMPC_NR_CLK					2

/* UFS_AO_CONFIG */
#define CLK_UFSAO_U_PHY_SAP_0				0
#define CLK_UFSAO_U_TX_SYMBOL_0				1
#define CLK_UFSAO_U_RX_SYMBOL_0				2
#define CLK_UFSAO_U_RX_SYM1_0				3
#define CLK_UFSAO_NR_CLK				4

/* UFS_PDN_CFG */
#define CLK_UFSPDN_UNIPRO_SYSCLK_SET_0			0
#define CLK_UFSPDN_UNIPRO_TICK1US_SET_0			1
#define CLK_UFSPDN_U_CK_SET_0				2
#define CLK_UFSPDN_AES_UFSFDE_CK_SET_0			3
#define CLK_UFSPDN_U_TICK1US_CK_SET_0			4
#define CLK_UFSPDN_NR_CLK				5

/* IMP_IIC_WRAP_E */
#define CLK_IMPE_AP_CLOCK_I2C2				0
#define CLK_IMPE_AP_CLOCK_I2C4				1
#define CLK_IMPE_AP_CLOCK_I2C9				2
#define CLK_IMPE_NR_CLK					3

/* IMP_IIC_WRAP_W */
#define CLK_IMPW_AP_CLOCK_I2C0				0
#define CLK_IMPW_AP_CLOCK_I2C1				1
#define CLK_IMPW_AP_CLOCK_I2C6				2
#define CLK_IMPW_NR_CLK					3

/* IMP_IIC_WRAP_EN */
#define CLK_IMPEN_AP_CLOCK_I2C3				0
#define CLK_IMPEN_AP_CLOCK_I2C5				1
#define CLK_IMPEN_AP_CLOCK_I2C7				2
#define CLK_IMPEN_AP_CLOCK_I2C8				3
#define CLK_IMPEN_NR_CLK				4

/* MFG_PLL_CTRL */
#define CLK_MFG_AO_MFGPLL				0
#define CLK_MFG_AO_MFGSCPLL				1
#define CLK_MFG_AO_NR_CLK				2

/* MFG_TOP_CONFIG */
#define CLK_MFGCFG_BG3D					0
#define CLK_MFGCFG_NR_CLK				1

/* DISPSYS_CONFIG */
#define CLK_MM_DISP_MUTEX0				0
#define CLK_MM_DISP_OVL0				1
#define CLK_MM_DISP_MERGE0				2
#define CLK_MM_DISP_FAKE_ENG0				3
#define CLK_MM_DISP_INLINEROT0				4
#define CLK_MM_DISP_WDMA0				5
#define CLK_MM_DISP_FAKE_ENG1				6
#define CLK_MM_DISP_DPI0				7
#define CLK_MM_DISP_OVL0_2L_NWCG			8
#define CLK_MM_DISP_RDMA0				9
#define CLK_MM_DISP_RDMA1				10
#define CLK_MM_DISP_RSZ0				11
#define CLK_MM_DISP_COLOR0				12
#define CLK_MM_DISP_CCORR0				13
#define CLK_MM_DISP_CCORR1				14
#define CLK_MM_DISP_AAL0				15
#define CLK_MM_DISP_GAMMA0				16
#define CLK_MM_DISP_POSTMASK0				17
#define CLK_MM_DISP_DITHER0				18
#define CLK_MM_DISP_CM0					19
#define CLK_MM_DISP_SPR0				20
#define CLK_MM_DISP_DSC_WRAP0				21
#define CLK_MM_DISP_DSI0				22
#define CLK_MM_DISP_UFBC_WDMA0				23
#define CLK_MM_DISP_WDMA1				24
#define CLK_MM_DISPSYS_CONFIG				25
#define CLK_MM_DISP_TDSHP0				26
#define CLK_MM_DISP_C3D0				27
#define CLK_MM_DISP_Y2R0				28
#define CLK_MM_DISP_CHIST0				29
#define CLK_MM_DISP_OVL0_2L				30
#define CLK_MM_DISP_DLI_ASYNC3				31
#define CLK_MM_DISP_DL0_ASYNC3				32
#define CLK_MM_SMI_LARB					33
#define CLK_MM_DSI_CLK					34
#define CLK_MM_DPI_CLK					35
#define CLK_MM_SIG_EMI					36
#define CLK_MM_NR_CLK					37

/* IMGSYS_MAIN */
#define CLK_IMG_LARB9					0
#define CLK_IMG_TRAW0					1
#define CLK_IMG_TRAW1					2
#define CLK_IMG_VCORE_GALS				3
#define CLK_IMG_DIP0					4
#define CLK_IMG_WPE0					5
#define CLK_IMG_IPE					6
#define CLK_IMG_WPE1					7
#define CLK_IMG_WPE2					8
#define CLK_IMG_ADL_LARB18_CGPDN_DUMMY			9
#define CLK_IMG_GALS					10
#define CLK_IMG_DIP0_DUMMY				11
#define CLK_IMG_WPE0_DUMMY				12
#define CLK_IMG_IPE_DUMMY				13
#define CLK_IMG_WPE1_DUMMY				14
#define CLK_IMG_WPE2_DUMMY				15
#define CLK_IMG_NR_CLK					16

/* DIP_TOP_DIP1 */
#define CLK_DIP_TOP_DIP1_LARB10				0
#define CLK_DIP_TOP_DIP1_DIP_TOP			1
#define CLK_DIP_TOP_DIP1_NR_CLK				2

/* DIP_NR_DIP1 */
#define CLK_DIP_NR_DIP1_LARB15				0
#define CLK_DIP_NR_DIP1_DIP_NR				1
#define CLK_DIP_NR_DIP1_NR_CLK				2

/* WPE1_DIP1 */
#define CLK_WPE1_DIP1_LARB11				0
#define CLK_WPE1_DIP1_WPE				1
#define CLK_WPE1_DIP1_NR_CLK				2

/* IPESYS */
#define CLK_IPE_DPE					0
#define CLK_IPE_FDVT					1
#define CLK_IPE_ME					2
#define CLK_IPESYS_TOP					3
#define CLK_IPE_SMI_LARB12				4
#define CLK_IPE_NR_CLK					5

/* WPE2_DIP1 */
#define CLK_WPE2_DIP1_LARB11				0
#define CLK_WPE2_DIP1_WPE				1
#define CLK_WPE2_DIP1_NR_CLK				2

/* WPE3_DIP1 */
#define CLK_WPE3_DIP1_LARB11				0
#define CLK_WPE3_DIP1_WPE				1
#define CLK_WPE3_DIP1_NR_CLK				2

/* VDEC_GCON_BASE */
#define CLK_VDE2_LARB1_CKEN				0
#define CLK_VDE2_MINI_MDP_CKEN_CFG_RG			1
#define CLK_VDE2_VDEC_CKEN				2
#define CLK_VDE2_VDEC_ACTIVE				3
#define CLK_VDE2_NR_CLK					4

/* VENC_GCON */
#define CLK_VEN1_CKE0_LARB				0
#define CLK_VEN1_CKE1_VENC				1
#define CLK_VEN1_CKE2_JPGENC				2
#define CLK_VEN1_CKE5_GALS				3
#define CLK_VEN1_NR_CLK					4

/* APU_PLL_CTRL */
#define CLK_APU_AO_APUPLL				0
#define CLK_APU_AO_NPUPLL				1
#define CLK_APU_AO_APUPLL1				2
#define CLK_APU_AO_APUPLL2				3
#define CLK_APU_AO_NR_CLK				4

/* VLP_CKSYS */
#define CLK_VLP_CK_SCP_SEL				0
#define CLK_VLP_CK_PWRAP_ULPOSC_SEL			1
#define CLK_VLP_CK_DXCC_VLP_SEL				2
#define CLK_VLP_CK_SPMI_P_MST_SEL			3
#define CLK_VLP_CK_SPMI_M_MST_SEL			4
#define CLK_VLP_CK_DVFSRC_SEL				5
#define CLK_VLP_CK_PWM_VLP_SEL				6
#define CLK_VLP_CK_AXI_VLP_SEL				7
#define CLK_VLP_CK_DBGAO_26M_SEL			8
#define CLK_VLP_CK_SYSTIMER_26M_SEL			9
#define CLK_VLP_CK_SSPM_SEL				10
#define CLK_VLP_CK_SSPM_F26M_SEL			11
#define CLK_VLP_CK_SRCK_SEL				12
#define CLK_VLP_CK_SRAMRC_SEL				13
#define CLK_VLP_CK_DXCC_VLP				14
#define CLK_VLP_CK_SSPM					15
#define CLK_VLP_CK_NR_CLK				16

/* CAM_MAIN_R1A */
#define CLK_CAM_MAIN_LARB13_CON				0
#define CLK_CAM_MAIN_LARB14_CON				1
#define CLK_CAM_MAIN_CAM_CON				2
#define CLK_CAM_MAIN_CAM_SUBA_CON			3
#define CLK_CAM_MAIN_CAM_SUBB_CON			4
#define CLK_CAM_MAIN_CAM_SUBC_CON			5
#define CLK_CAM_MAIN_CAM_MRAW_CON			6
#define CLK_CAM_MAIN_CAMTG_CON				7
#define CLK_CAM_MAIN_SENINF_CON				8
#define CLK_CAM_MAIN_GCAMSVA_CON			9
#define CLK_CAM_MAIN_GCAMSVB_CON			10
#define CLK_CAM_MAIN_GCAMSVC_CON			11
#define CLK_CAM_MAIN_GCAMSVD_CON			12
#define CLK_CAM_MAIN_GCAMSVE_CON			13
#define CLK_CAM_MAIN_GCAMSVF_CON			14
#define CLK_CAM_MAIN_GCAMSVG_CON			15
#define CLK_CAM_MAIN_GCAMSVH_CON			16
#define CLK_CAM_MAIN_GCAMSVI_CON			17
#define CLK_CAM_MAIN_GCAMSVJ_CON			18
#define CLK_CAM_MAIN_CAMSV_TOP_CON			19
#define CLK_CAM_MAIN_CAMSV_CQ_A_CON			20
#define CLK_CAM_MAIN_CAMSV_CQ_B_CON			21
#define CLK_CAM_MAIN_CAMSV_CQ_C_CON			22
#define CLK_CAM_MAIN_ADL_CON				23
#define CLK_CAM_MAIN_ASG_CON				24
#define CLK_CAM_MAIN_PDA0_CON				25
#define CLK_CAM_MAIN_PDA1_CON				26
#define CLK_CAM_MAIN_PDA2_CON				27
#define CLK_CAM_MAIN_FAKE_ENG_CON			28
#define CLK_CAM_MAIN_CAM2MM0_GALS_CON			29
#define CLK_CAM_MAIN_CAM2MM1_GALS_CON			30
#define CLK_CAM_MAIN_CAM2SYS_GALS_CON			31
#define CLK_CAM_MAIN_CAM_SUBA_CON_DUMMY			32
#define CLK_CAM_MAIN_CAM_SUBB_CON_DUMMY			33
#define CLK_CAM_MAIN_CAM_SUBC_CON_DUMMY			34
#define CLK_CAM_MAIN_CAM_MRAW_CON_DUMMY			35
#define CLK_CAM_M_NR_CLK				36

/* CAMSYS_RAWA */
#define CLK_CAM_RA_LARBX				0
#define CLK_CAM_RA_CAM					1
#define CLK_CAM_RA_CAMTG				2
#define CLK_CAM_RA_LARBX_DUMMY				3
#define CLK_CAM_RA_NR_CLK				4

/* CAMSYS_YUVA */
#define CLK_CAM_YA_LARBX				0
#define CLK_CAM_YA_CAM					1
#define CLK_CAM_YA_CAMTG				2
#define CLK_CAM_YA_LARBX_DUMMY				3
#define CLK_CAM_YA_NR_CLK				4

/* CAMSYS_RAWB */
#define CLK_CAM_RB_LARBX				0
#define CLK_CAM_RB_CAM					1
#define CLK_CAM_RB_CAMTG				2
#define CLK_CAM_RB_LARBX_DUMMY				3
#define CLK_CAM_RB_NR_CLK				4

/* CAMSYS_YUVB */
#define CLK_CAM_YB_LARBX				0
#define CLK_CAM_YB_CAM					1
#define CLK_CAM_YB_CAMTG				2
#define CLK_CAM_YB_LARBX_DUMMY				3
#define CLK_CAM_YB_NR_CLK				4

/* CAMSYS_MRAW */
#define CLK_CAM_MR_LARBX				0
#define CLK_CAM_MR_CAMTG				1
#define CLK_CAM_MR_MRAW0				2
#define CLK_CAM_MR_MRAW1				3
#define CLK_CAM_MR_MRAW2				4
#define CLK_CAM_MR_MRAW3				5
#define CLK_CAM_MR_PDA0					6
#define CLK_CAM_MR_PDA1					7
#define CLK_CAM_MR_LARBX_DUMMY				8
#define CLK_CAM_MR_NR_CLK				9

/* CCU_MAIN */
#define CLK_CCU_LARB19					0
#define CLK_CCU_AHB					1
#define CLK_CCUSYS_CCU0					2
#define CLK_CCUSYS_CCU1					3
#define CLK_CCU_NR_CLK					4

/* AFE */
#define CLK_AFE_AFE					0
#define CLK_AFE_22M					1
#define CLK_AFE_24M					2
#define CLK_AFE_APLL2_TUNER				3
#define CLK_AFE_APLL_TUNER				4
#define CLK_AFE_TDM					5
#define CLK_AFE_ADC					6
#define CLK_AFE_DAC					7
#define CLK_AFE_DAC_PREDIS				8
#define CLK_AFE_TML					9
#define CLK_AFE_NLE					10
#define CLK_AFE_GENERAL3_ASRC				11
#define CLK_AFE_CONNSYS_I2S_ASRC			12
#define CLK_AFE_GENERAL1_ASRC				13
#define CLK_AFE_GENERAL2_ASRC				14
#define CLK_AFE_DAC_HIRES				15
#define CLK_AFE_ADC_HIRES				16
#define CLK_AFE_ADC_HIRES_TML				17
#define CLK_AFE_ADDA6_ADC				18
#define CLK_AFE_ADDA6_ADC_HIRES				19
#define CLK_AFE_3RD_DAC					20
#define CLK_AFE_3RD_DAC_PREDIS				21
#define CLK_AFE_3RD_DAC_TML				22
#define CLK_AFE_3RD_DAC_HIRES				23
#define CLK_AFE_I2S5_BCLK				24
#define CLK_AFE_I2S6_BCLK				25
#define CLK_AFE_I2S7_BCLK				26
#define CLK_AFE_I2S8_BCLK				27
#define CLK_AFE_I2S9_BCLK				28
#define CLK_AFE_ETDM_IN0_BCLK				29
#define CLK_AFE_ETDM_OUT0_BCLK				30
#define CLK_AFE_I2S1_BCLK				31
#define CLK_AFE_I2S2_BCLK				32
#define CLK_AFE_I2S3_BCLK				33
#define CLK_AFE_I2S4_BCLK				34
#define CLK_AFE_ETDM_IN1_BCLK				35
#define CLK_AFE_ETDM_OUT1_BCLK				36
#define CLK_AFE_NR_CLK					37

/* MMINFRA_CONFIG */
#define CLK_MMINFRA_GCE_D				0
#define CLK_MMINFRA_GCE_M				1
#define CLK_MMINFRA_SMI					2
#define CLK_MMINFRA_GCE_26M				3
#define CLK_MMINFRA_CONFIG_NR_CLK			4

/* MDPSYS_CONFIG */
#define CLK_MDP_MUTEX0					0
#define CLK_MDP_APB_BUS					1
#define CLK_MDP_SMI0					2
#define CLK_MDP_RDMA0					3
#define CLK_MDP_HDR0					4
#define CLK_MDP_AAL0					5
#define CLK_MDP_RSZ0					6
#define CLK_MDP_TDSHP0					7
#define CLK_MDP_COLOR0					8
#define CLK_MDP_WROT0					9
#define CLK_MDP_FAKE_ENG0				10
#define CLK_MDP_DLI_ASYNC0				11
#define CLK_MDP_RDMA1					12
#define CLK_MDP_HDR1					13
#define CLK_MDP_AAL1					14
#define CLK_MDP_RSZ1					15
#define CLK_MDP_TDSHP1					16
#define CLK_MDP_COLOR1					17
#define CLK_MDP_WROT1					18
#define CLK_MDP_DLO_ASYNC0				19
#define CLK_MDP_HRE_TOP_MDPSYS				20
#define CLK_MDP_NR_CLK					21

#endif /* _DT_BINDINGS_CLK_MT6879_H */
