#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov 22 10:11:28 2021
# Process ID: 8560
# Current directory: C:/Users/Administrator/Desktop/memory_w_r
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6096 C:\Users\Administrator\Desktop\memory_w_r\memory_w_r.xpr
# Log file: C:/Users/Administrator/Desktop/memory_w_r/vivado.log
# Journal file: C:/Users/Administrator/Desktop/memory_w_r\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
*******dina is 0000000000000001
*******dina is 0000000000000011
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0000
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 790.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
***********dina is 0000000000000001
*******addra is 0001
***********dina is 0000000000000011
*******addra is 0001
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0000
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 801.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000001
**********i is 0001
*******addra is 0001
**************dina is 0000000000000011
**********i is 0001
*******addra is 0001
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0000
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 810.277 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000001
**********i is 0001
*******addra is 0001
**********i is 0001
**************dina is 0000000000000011
**********i is 0001
*******addra is 0001
**********i is 0001
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0000
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 810.277 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000001
**********i is 0001
*******addra is 0001
**********i is 0001
**************dina is 0000000000000011
**********i is 0010
*******addra is 0010
**********i is 0010
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0000
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 815.824 ; gain = 5.547
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000001
**********i is 0001
*******addra is 0001
**************dina is 0000000000000011
**********i is 0010
*******addra is 0010
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0000
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 815.824 ; gain = 0.000
add_bp {C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v} 79
remove_bps -file {C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v} -line 79
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000001
**********i is 0001
*******addra is 0001
**************dina is 0000000000000011
**********i is 0010
*******addra is 0010
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0000
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 836.719 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips led_mem]
generate_target all [get_files  C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/led_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'led_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'led_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'led_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'led_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'led_mem'...
catch { config_ip_cache -export [get_ips -all led_mem] }
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/led_mem.xci] -no_script -sync -force -quiet
reset_run led_mem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.runs/led_mem_synth_1

launch_runs -jobs 12 led_mem_synth_1
[Mon Nov 22 10:23:14 2021] Launched led_mem_synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.runs/led_mem_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/led_mem.xci] -directory C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000001
**********i is 0001
*******addra is 0001
**************dina is 0000000000000011
**********i is 0010
*******addra is 0010
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0003
test module: 0003
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1051.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000001
**********i is 0000
*******addra is 0000
**************dina is 0000000000000011
**********i is 0001
*******addra is 0001
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0003
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1051.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000001
**********i is 0000
*******addra is 0000
**************dina is 0000000000000011
**********i is 0000
*******addra is 0000
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0003
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1051.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000000
**********i is 0000
*******addra is 0000
**************dina is 0000000000000001
**********i is 0000
*******addra is 0000
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0001
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1051.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000000
**********i is 0000
*******addra is 0000
**************dina is 0000000000000001
**********i is 0000
*******addra is 0000
**************dina is 0000000000000011
**********i is 0000
*******addra is 0000
**************dina is 0000000000000111
**********i is 0000
*******addra is 0000
**************dina is 0000000000001111
**********i is 0000
*******addra is 0000
**************dina is 0000000000011111
**********i is 0000
*******addra is 0000
**************dina is 0000000000111111
**********i is 0000
*******addra is 0000
**************dina is 0000000001111111
**********i is 0000
*******addra is 0000
**************dina is 0000000011111111
**********i is 0000
*******addra is 0000
**************dina is 0000000111111111
**********i is 0000
*******addra is 0000
**************dina is 0000001111111111
**********i is 0000
*******addra is 0000
**************dina is 0000011111111111
**********i is 0000
*******addra is 0000
**************dina is 0000111111111111
**********i is 0000
*******addra is 0000
**************dina is 0001111111111111
**********i is 0000
*******addra is 0000
**************dina is 0011111111111111
**********i is 0000
*******addra is 0000
**************dina is 0111111111111111
**********i is 0000
*******addra is 0000
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1051.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000000
**********i is 0000
*******addra is 0000
**************dina is 0000000000000001
**********i is 0000
*******addra is 0000
**************dina is 0000000000000011
**********i is 0000
*******addra is 0000
**************dina is 0000000000000111
**********i is 0000
*******addra is 0000
**************dina is 0000000000001111
**********i is 0000
*******addra is 0000
**************dina is 0000000000011111
**********i is 0000
*******addra is 0000
**************dina is 0000000000111111
**********i is 0000
*******addra is 0000
**************dina is 0000000001111111
**********i is 0000
*******addra is 0000
**************dina is 0000000011111111
**********i is 0000
*******addra is 0000
**************dina is 0000000111111111
**********i is 0000
*******addra is 0000
**************dina is 0000001111111111
**********i is 0000
*******addra is 0000
**************dina is 0000011111111111
**********i is 0000
*******addra is 0000
**************dina is 0000111111111111
**********i is 0000
*******addra is 0000
**************dina is 0001111111111111
**********i is 0000
*******addra is 0000
**************dina is 0011111111111111
**********i is 0000
*******addra is 0000
**************dina is 0111111111111111
**********i is 0000
*******addra is 0000
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1051.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000001
**********i is 0000
*******addra is 0000
**************dina is 0000000000000011
**********i is 0001
*******addra is 0001
**************dina is 0000000000000111
**********i is 0010
*******addra is 0010
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0003
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1051.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000001
**********i is 0000
*******addra is 0000
**************dina is 0000000000000011
**********i is 0001
*******addra is 0001
**************dina is 0000000000000111
**********i is 0010
*******addra is 0010
wrong at index 0
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0003
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1051.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000000
**********i is 0000
*******addra is 0000
**************dina is 0000000000000001
**********i is 0000
*******addra is 0000
**************dina is 0000000000000011
**********i is 0000
*******addra is 0000
**************dina is 0000000000000111
**********i is 0000
*******addra is 0000
**************dina is 0000000000001111
**********i is 0000
*******addra is 0000
**************dina is 0000000000011111
**********i is 0000
*******addra is 0000
**************dina is 0000000000111111
**********i is 0000
*******addra is 0000
**************dina is 0000000001111111
**********i is 0000
*******addra is 0000
**************dina is 0000000011111111
**********i is 0000
*******addra is 0000
**************dina is 0000000111111111
**********i is 0000
*******addra is 0000
**************dina is 0000001111111111
**********i is 0000
*******addra is 0000
**************dina is 0000011111111111
**********i is 0000
*******addra is 0000
**************dina is 0000111111111111
**********i is 0000
*******addra is 0000
**************dina is 0001111111111111
**********i is 0000
*******addra is 0000
**************dina is 0011111111111111
**********i is 0000
*******addra is 0000
**************dina is 0111111111111111
**********i is 0000
*******addra is 0000
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1051.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000000
**********i is 0000
*******addra is 0000
**************dina is 0000000000000001
**********i is 0001
*******addra is 0001
**************dina is 0000000000000011
**********i is 0010
*******addra is 0010
**************dina is 0000000000000111
**********i is 0011
*******addra is 0011
**************dina is 0000000000001111
**********i is 0100
*******addra is 0100
**************dina is 0000000000011111
**********i is 0101
*******addra is 0101
**************dina is 0000000000111111
**********i is 0110
*******addra is 0110
**************dina is 0000000001111111
**********i is 0111
*******addra is 0111
**************dina is 0000000011111111
**********i is 1000
*******addra is 1000
**************dina is 0000000111111111
**********i is 1001
*******addra is 1001
**************dina is 0000001111111111
**********i is 1010
*******addra is 1010
**************dina is 0000011111111111
**********i is 1011
*******addra is 1011
**************dina is 0000111111111111
**********i is 1100
*******addra is 1100
**************dina is 0001111111111111
**********i is 1101
*******addra is 1101
**************dina is 0011111111111111
**********i is 1110
*******addra is 1110
**************dina is 0111111111111111
**********i is 1111
*******addra is 1111
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1051.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000000
**********i is 0000
*******addra is 0000
**************dina is 0000000000000000
**********i is 0001
*******addra is 0001
**************dina is 0000000000000000
**********i is 0010
*******addra is 0010
**************dina is 0000000000000000
**********i is 0011
*******addra is 0011
**************dina is 0000000000000000
**********i is 0100
*******addra is 0100
**************dina is 0000000000000000
**********i is 0101
*******addra is 0101
**************dina is 0000000000000000
**********i is 0110
*******addra is 0110
**************dina is 0000000000000000
**********i is 0111
*******addra is 0111
**************dina is 0000000000000000
**********i is 1000
*******addra is 1000
**************dina is 0000000000000000
**********i is 1001
*******addra is 1001
**************dina is 0000000000000000
**********i is 1010
*******addra is 1010
**************dina is 0000000000000000
**********i is 1011
*******addra is 1011
**************dina is 0000000000000000
**********i is 1100
*******addra is 1100
**************dina is 0000000000000000
**********i is 1101
*******addra is 1101
**************dina is 0000000000000000
**********i is 1110
*******addra is 1110
**************dina is 0000000000000000
**********i is 1111
*******addra is 1111
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1051.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000000
**********i is 0000
*******addra is 0000
**************dina is 0000000000000001
**********i is 0001
*******addra is 0001
**************dina is 0000000000000011
**********i is 0010
*******addra is 0010
**************dina is 0000000000000111
**********i is 0011
*******addra is 0011
**************dina is 0000000000001111
**********i is 0100
*******addra is 0100
**************dina is 0000000000011111
**********i is 0101
*******addra is 0101
**************dina is 0000000000111111
**********i is 0110
*******addra is 0110
**************dina is 0000000001111111
**********i is 0111
*******addra is 0111
**************dina is 0000000011111111
**********i is 1000
*******addra is 1000
**************dina is 0000000111111111
**********i is 1001
*******addra is 1001
**************dina is 0000001111111111
**********i is 1010
*******addra is 1010
**************dina is 0000011111111111
**********i is 1011
*******addra is 1011
**************dina is 0000111111111111
**********i is 1100
*******addra is 1100
**************dina is 0001111111111111
**********i is 1101
*******addra is 1101
**************dina is 0011111111111111
**********i is 1110
*******addra is 1110
**************dina is 0111111111111111
**********i is 1111
*******addra is 1111
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1051.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000001
**********i is 0000
*******addra is 0000
**************dina is 0000000000000011
**********i is 0001
*******addra is 0001
**************dina is 0000000000000111
**********i is 0010
*******addra is 0010
**************dina is 0000000000001111
**********i is 0011
*******addra is 0011
**************dina is 0000000000011111
**********i is 0100
*******addra is 0100
**************dina is 0000000000111111
**********i is 0101
*******addra is 0101
**************dina is 0000000001111111
**********i is 0110
*******addra is 0110
**************dina is 0000000011111111
**********i is 0111
*******addra is 0111
**************dina is 0000000111111111
**********i is 1000
*******addra is 1000
**************dina is 0000001111111111
**********i is 1001
*******addra is 1001
**************dina is 0000011111111111
**********i is 1010
*******addra is 1010
**************dina is 0000111111111111
**********i is 1011
*******addra is 1011
**************dina is 0001111111111111
**********i is 1100
*******addra is 1100
**************dina is 0011111111111111
**********i is 1101
*******addra is 1101
**************dina is 0111111111111111
**********i is 1110
*******addra is 1110
**************dina is 1111111111111111
**********i is 1111
*******addra is 1111
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1051.875 ; gain = 0.000
set_property -dict [list CONFIG.USE_RESET {false}] [get_ips clk_div]
generate_target all [get_files  C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_div'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_div'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_div'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_div'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_div'...
catch { config_ip_cache -export [get_ips -all clk_div] }
export_ip_user_files -of_objects [get_files C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.xci] -no_script -sync -force -quiet
reset_run clk_div_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.runs/clk_div_synth_1

launch_runs -jobs 12 clk_div_synth_1
[Mon Nov 22 10:52:26 2021] Launched clk_div_synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.runs/clk_div_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.xci] -directory C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000001
**********i is 0000
*******addra is 0000
**************dina is 0000000000000011
**********i is 0001
*******addra is 0001
**************dina is 0000000000000111
**********i is 0010
*******addra is 0010
**************dina is 0000000000001111
**********i is 0011
*******addra is 0011
**************dina is 0000000000011111
**********i is 0100
*******addra is 0100
**************dina is 0000000000111111
**********i is 0101
*******addra is 0101
**************dina is 0000000001111111
**********i is 0110
*******addra is 0110
**************dina is 0000000011111111
**********i is 0111
*******addra is 0111
**************dina is 0000000111111111
**********i is 1000
*******addra is 1000
**************dina is 0000001111111111
**********i is 1001
*******addra is 1001
**************dina is 0000011111111111
**********i is 1010
*******addra is 1010
**************dina is 0000111111111111
**********i is 1011
*******addra is 1011
**************dina is 0001111111111111
**********i is 1100
*******addra is 1100
**************dina is 0011111111111111
**********i is 1101
*******addra is 1101
**************dina is 0111111111111111
**********i is 1110
*******addra is 1110
**************dina is 1111111111111111
**********i is 1111
*******addra is 1111
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1139.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 2595 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1139.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000001
**********i is 0000
*******addra is 0000
**************dina is 0000000000000011
**********i is 0001
*******addra is 0001
**************dina is 0000000000000111
**********i is 0010
*******addra is 0010
**************dina is 0000000000001111
**********i is 0011
*******addra is 0011
**************dina is 0000000000011111
**********i is 0100
*******addra is 0100
**************dina is 0000000000111111
**********i is 0101
*******addra is 0101
**************dina is 0000000001111111
**********i is 0110
*******addra is 0110
**************dina is 0000000011111111
**********i is 0111
*******addra is 0111
**************dina is 0000000111111111
**********i is 1000
*******addra is 1000
**************dina is 0000001111111111
**********i is 1001
*******addra is 1001
**************dina is 0000011111111111
**********i is 1010
*******addra is 1010
**************dina is 0000111111111111
**********i is 1011
*******addra is 1011
**************dina is 0001111111111111
**********i is 1100
*******addra is 1100
**************dina is 0011111111111111
**********i is 1101
*******addra is 1101
**************dina is 0111111111111111
**********i is 1110
*******addra is 1110
**************dina is 1111111111111111
**********i is 1111
*******addra is 1111
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1139.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000001
**********i is 0000
*******addra is 0000
**************dina is 0000000000000011
**********i is 0001
*******addra is 0001
**************dina is 0000000000000111
**********i is 0010
*******addra is 0010
**************dina is 0000000000001111
**********i is 0011
*******addra is 0011
**************dina is 0000000000011111
**********i is 0100
*******addra is 0100
**************dina is 0000000000111111
**********i is 0101
*******addra is 0101
**************dina is 0000000001111111
**********i is 0110
*******addra is 0110
**************dina is 0000000011111111
**********i is 0111
*******addra is 0111
**************dina is 0000000111111111
**********i is 1000
*******addra is 1000
**************dina is 0000001111111111
**********i is 1001
*******addra is 1001
**************dina is 0000011111111111
**********i is 1010
*******addra is 1010
**************dina is 0000111111111111
**********i is 1011
*******addra is 1011
**************dina is 0001111111111111
**********i is 1100
*******addra is 1100
**************dina is 0011111111111111
**********i is 1101
*******addra is 1101
**************dina is 0111111111111111
**********i is 1110
*******addra is 1110
**************dina is 1111111111111111
**********i is 1111
*******addra is 1111
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1144.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000001
**********i is 0000
*******addra is 0000
**************dina is 0000000000000011
**********i is 0001
*******addra is 0001
**************dina is 0000000000000111
**********i is 0010
*******addra is 0010
**************dina is 0000000000001111
**********i is 0011
*******addra is 0011
**************dina is 0000000000011111
**********i is 0100
*******addra is 0100
**************dina is 0000000000111111
**********i is 0101
*******addra is 0101
**************dina is 0000000001111111
**********i is 0110
*******addra is 0110
**************dina is 0000000011111111
**********i is 0111
*******addra is 0111
**************dina is 0000000111111111
**********i is 1000
*******addra is 1000
**************dina is 0000001111111111
**********i is 1001
*******addra is 1001
**************dina is 0000011111111111
**********i is 1010
*******addra is 1010
**************dina is 0000111111111111
**********i is 1011
*******addra is 1011
**************dina is 0001111111111111
**********i is 1100
*******addra is 1100
**************dina is 0011111111111111
**********i is 1101
*******addra is 1101
**************dina is 0111111111111111
**********i is 1110
*******addra is 1110
**************dina is 1111111111111111
**********i is 1111
*******addra is 1111
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1146.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000001
**********i is 0000
*******addra is 0000
**************dina is 0000000000000011
**********i is 0001
*******addra is 0001
**************dina is 0000000000000111
**********i is 0010
*******addra is 0010
**************dina is 0000000000001111
**********i is 0011
*******addra is 0011
**************dina is 0000000000011111
**********i is 0100
*******addra is 0100
**************dina is 0000000000111111
**********i is 0101
*******addra is 0101
**************dina is 0000000001111111
**********i is 0110
*******addra is 0110
**************dina is 0000000011111111
**********i is 0111
*******addra is 0111
**************dina is 0000000111111111
**********i is 1000
*******addra is 1000
**************dina is 0000001111111111
**********i is 1001
*******addra is 1001
**************dina is 0000011111111111
**********i is 1010
*******addra is 1010
**************dina is 0000111111111111
**********i is 1011
*******addra is 1011
**************dina is 0001111111111111
**********i is 1100
*******addra is 1100
**************dina is 0011111111111111
**********i is 1101
*******addra is 1101
**************dina is 0111111111111111
**********i is 1110
*******addra is 1110
**************dina is 1111111111111111
**********i is 1111
*******addra is 1111
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1146.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:53]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000001
**********i is 0000
*******addra is 0000
**************dina is 0000000000000011
**********i is 0001
*******addra is 0001
**************dina is 0000000000000111
**********i is 0010
*******addra is 0010
**************dina is 0000000000001111
**********i is 0011
*******addra is 0011
**************dina is 0000000000011111
**********i is 0100
*******addra is 0100
**************dina is 0000000000111111
**********i is 0101
*******addra is 0101
**************dina is 0000000001111111
**********i is 0110
*******addra is 0110
**************dina is 0000000011111111
**********i is 0111
*******addra is 0111
**************dina is 0000000111111111
**********i is 1000
*******addra is 1000
**************dina is 0000001111111111
**********i is 1001
*******addra is 1001
**************dina is 0000011111111111
**********i is 1010
*******addra is 1010
**************dina is 0000111111111111
**********i is 1011
*******addra is 1011
**************dina is 0001111111111111
**********i is 1100
*******addra is 1100
**************dina is 0011111111111111
**********i is 1101
*******addra is 1101
**************dina is 0111111111111111
**********i is 1110
*******addra is 1110
**************dina is 1111111111111111
**********i is 1111
*******addra is 1111
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1146.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:40]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000001
**********i is 0000
*******addra is 0000
**************dina is 0000000000000011
**********i is 0001
*******addra is 0001
**************dina is 0000000000000111
**********i is 0010
*******addra is 0010
**************dina is 0000000000001111
**********i is 0011
*******addra is 0011
**************dina is 0000000000011111
**********i is 0100
*******addra is 0100
**************dina is 0000000000111111
**********i is 0101
*******addra is 0101
**************dina is 0000000001111111
**********i is 0110
*******addra is 0110
**************dina is 0000000011111111
**********i is 0111
*******addra is 0111
**************dina is 0000000111111111
**********i is 1000
*******addra is 1000
**************dina is 0000001111111111
**********i is 1001
*******addra is 1001
**************dina is 0000011111111111
**********i is 1010
*******addra is 1010
**************dina is 0000111111111111
**********i is 1011
*******addra is 1011
**************dina is 0001111111111111
**********i is 1100
*******addra is 1100
**************dina is 0011111111111111
**********i is 1101
*******addra is 1101
**************dina is 0111111111111111
**********i is 1110
*******addra is 1110
**************dina is 1111111111111111
**********i is 1111
*******addra is 1111
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1146.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/led_mem/sim/led_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/ip/clk_div/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_w_r
INFO: [VRFC 10-2458] undeclared symbol count_end, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:40]
INFO: [VRFC 10-2458] undeclared symbol count_increase, assumed default net type wire [C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.srcs/sources_1/new/memory_w_r.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c8c3678dac934b1eac5818e9e8984712 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_div_clk_wiz
Compiling module xil_defaultlib.clk_div
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.led_mem
Compiling module xil_defaultlib.memory_w_r
Compiling module xil_defaultlib.memory_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/memory_w_r/memory_w_r.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000000ns
Block Memory Generator module testbench.u_memory_top.u_led_mem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
**************dina is 0000000000000001
**********i is 0000
*******addra is 0000
**************dina is 0000000000000011
**********i is 0001
*******addra is 0001
**************dina is 0000000000000111
**********i is 0010
*******addra is 0010
**************dina is 0000000000001111
**********i is 0011
*******addra is 0011
**************dina is 0000000000011111
**********i is 0100
*******addra is 0100
**************dina is 0000000000111111
**********i is 0101
*******addra is 0101
**************dina is 0000000001111111
**********i is 0110
*******addra is 0110
**************dina is 0000000011111111
**********i is 0111
*******addra is 0111
**************dina is 0000000111111111
**********i is 1000
*******addra is 1000
**************dina is 0000001111111111
**********i is 1001
*******addra is 1001
**************dina is 0000011111111111
**********i is 1010
*******addra is 1010
**************dina is 0000111111111111
**********i is 1011
*******addra is 1011
**************dina is 0001111111111111
**********i is 1100
*******addra is 1100
**************dina is 0011111111111111
**********i is 1101
*******addra is 1101
**************dina is 0111111111111111
**********i is 1110
*******addra is 1110
**************dina is 1111111111111111
**********i is 1111
*******addra is 1111
wrong at index 1
=====================================
Test end!
----FAIL!!!
reference  : 0001
test module: 0000
$finish called at time : 6695 ns : File "C:/Users/Administrator/Desktop/memory_w_r/testbench.v" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1146.625 ; gain = 0.227
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 22 11:31:49 2021...
