# do /home/borg/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini -wlf /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/F-Computador/vunit_out/test_output/lib.tb_controlunit.all_a75fe8e1779f6a1f2b60e6ef62d1d0adf3793143/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_controlunit(tb) -L vunit_lib -L lib -g/tb_controlunit/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/F-Computador/vunit_out/test_output/lib.tb_controlunit.all_a75fe8e1779f6a1f2b60e6ef62d1d0adf3793143/,tb path : /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/F-Computador/testes/,use_color : true" 
# Start time: 14:35:36 on May 04,2022
# ** Warning: Design size of 21655 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_controlunit/uCU/muxALUI_A has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_controlunit/uCU/muxAM has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_controlunit/uCU/zx has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_controlunit/uCU/nx has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_controlunit/uCU/zy has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_controlunit/uCU/ny has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_controlunit/uCU/f has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_controlunit/uCU/no has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_controlunit/uCU/loadA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_controlunit/uCU/loadPC has no driver.
# This port will contribute value (U) to the signal network.
# ** Error: TESTE 5: loadA falso
#    Time: 900 ps  Iteration: 0  Process: /tb_controlunit/main File: /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/F-Computador/testes/tb_ControlUnit.vhd
# Break in Process main at /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/F-Computador/testes/tb_ControlUnit.vhd line 77
# Stopped at /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/F-Computador/testes/tb_ControlUnit.vhd line 77
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/elementos_de_sistemas/Z01.1-Boolean/Projetos/F-Computador/testes/tb_ControlUnit.vhd 77 return [address 0xf6d67afd] Process main
# 
# 
# Surrounding code from 'see' command
#   72 : 
#   73 :     -- Teste: loadA
#   74 :     instruction <= "10" & "0000000000100000";
#   75 :     wait until clk = '1';
#   76 :     assert(loadA = '0')
# ->77 :       report "TESTE 5: loadA falso" severity error;
#   78 : 
#   79 :     instruction <= "00" & "0111111111111111";
#   80 :     wait until clk = '1';
#   81 :     assert(loadA = '1' and loadM = '0' and loadD = '0')
# 
# End time: 14:35:36 on May 04,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 11
