#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Apr 20 11:36:30 2015
# Process ID: 24813
# Log file: /mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/impl_1/top_level.vdi
# Journal file: /mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'input_ram'
INFO: [Project 1-454] Reading design checkpoint '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'fft_ram'
INFO: [Project 1-454] Reading design checkpoint '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/c_addsub_0_synth_1/c_addsub_0.dcp' for cell 'disp_draw_inst/mag_inst/sumOfSquares'
INFO: [Project 1-454] Reading design checkpoint '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/clk_wiz_vga_synth_1/clk_wiz_vga.dcp' for cell 'vga_comp/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/cordic_0_synth_1/cordic_0.dcp' for cell 'disp_draw_inst/mag_inst/magSqRt'
INFO: [Project 1-454] Reading design checkpoint '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/mult_gen_0_synth_1/mult_gen_0.dcp' for cell 'disp_draw_inst/mag_inst/imagSquare'
INFO: [Project 1-454] Reading design checkpoint '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/mult_gen_0_synth_1/mult_gen_0.dcp' for cell 'disp_draw_inst/mag_inst/realSquare'
INFO: [Project 1-454] Reading design checkpoint '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/xfft_0_synth_1/xfft_0.dcp' for cell 'fft'
INFO: [Netlist 29-17] Analyzing 415 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /home/jmurray/Applications/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, vga_comp/clk_wiz/U0/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'vga_comp/clk_wiz/clk_100in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/impl_1/.Xil/Vivado-24813-jjmvi-AMD-ubuntu/dcp_5/clk_wiz_vga.edf:286]
Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga_board.xdc] for cell 'vga_comp/clk_wiz/U0'
Finished Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga_board.xdc] for cell 'vga_comp/clk_wiz/U0'
Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga.xdc] for cell 'vga_comp/clk_wiz/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga.xdc:56]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1614.578 ; gain = 486.461 ; free physical = 19972 ; free virtual = 28980
Finished Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.srcs/sources_1/ip/clk_wiz_vga/clk_wiz_vga.xdc] for cell 'vga_comp/clk_wiz/U0'
Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
Finished Parsing XDC File [/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/c_addsub_0_synth_1/c_addsub_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/clk_wiz_vga_synth_1/clk_wiz_vga.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/cordic_0_synth_1/cordic_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/mult_gen_0_synth_1/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/mult_gen_0_synth_1/mult_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/xfft_0_synth_1/xfft_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1614.578 ; gain = 753.191 ; free physical = 19978 ; free virtual = 28980
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1626.605 ; gain = 12.027 ; free physical = 19972 ; free virtual = 28974

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 39 inverter(s) to 42 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11e508368

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.71 . Memory (MB): peak = 1628.605 ; gain = 0.000 ; free physical = 19970 ; free virtual = 28972

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 123 cells.
Phase 2 Constant Propagation | Checksum: 1d5cf71d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1628.605 ; gain = 0.000 ; free physical = 19967 ; free virtual = 28969

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2972 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 826 unconnected cells.
Phase 3 Sweep | Checksum: 1a697e042

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1628.605 ; gain = 0.000 ; free physical = 19966 ; free virtual = 28968
Ending Logic Optimization Task | Checksum: 1a697e042

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1628.605 ; gain = 0.000 ; free physical = 19966 ; free virtual = 28968
Implement Debug Cores | Checksum: 80615fd2
Logic Optimization | Checksum: 80615fd2

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 3 Total Ports: 32
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1c90c64eb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1692.613 ; gain = 0.000 ; free physical = 19874 ; free virtual = 28876
Ending Power Optimization Task | Checksum: 1c90c64eb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1692.613 ; gain = 64.008 ; free physical = 19874 ; free virtual = 28876
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.613 ; gain = 78.035 ; free physical = 19874 ; free virtual = 28876
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1708.613 ; gain = 0.000 ; free physical = 19873 ; free virtual = 28876
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/impl_1/top_level_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
WARNING: [Drc 23-20] Rule violation (REQP-1723) DSP_Abus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1723) DSP_Abus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1723) DSP_Abus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1723) DSP_Abus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1723) DSP_Abus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1723) DSP_Abus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1724) DSP_Dbus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1724) DSP_Dbus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult1/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1724) DSP_Dbus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1724) DSP_Dbus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult2/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1724) DSP_Dbus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
WARNING: [Drc 23-20] Rule violation (REQP-1724) DSP_Dbus_sign_bit_restriction - fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.Mult3/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1: When using the PreAdder and USE_DPORT is TRUE, the D operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 138e96644

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1708.617 ; gain = 0.000 ; free physical = 19471 ; free virtual = 28541

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1708.617 ; gain = 0.000 ; free physical = 19470 ; free virtual = 28539
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1708.617 ; gain = 0.000 ; free physical = 19445 ; free virtual = 28515

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 422d3b38

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1708.617 ; gain = 0.000 ; free physical = 19443 ; free virtual = 28513
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 422d3b38

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1828.672 ; gain = 120.055 ; free physical = 19296 ; free virtual = 28379

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 422d3b38

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1828.672 ; gain = 120.055 ; free physical = 19295 ; free virtual = 28379

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 35adbcad

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1828.672 ; gain = 120.055 ; free physical = 19295 ; free virtual = 28379
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4607b7f6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1828.672 ; gain = 120.055 ; free physical = 19295 ; free virtual = 28379

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: af3e611c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1828.672 ; gain = 120.055 ; free physical = 19286 ; free virtual = 28371
Phase 2.1.2.1 Place Init Design | Checksum: 1428150f4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1828.672 ; gain = 120.055 ; free physical = 19132 ; free virtual = 28219
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1428150f4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1828.672 ; gain = 120.055 ; free physical = 19131 ; free virtual = 28217

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1428150f4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1828.672 ; gain = 120.055 ; free physical = 19126 ; free virtual = 28212
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1428150f4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1828.672 ; gain = 120.055 ; free physical = 19123 ; free virtual = 28209
Phase 2.1 Placer Initialization Core | Checksum: 1428150f4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1828.672 ; gain = 120.055 ; free physical = 19122 ; free virtual = 28208
Phase 2 Placer Initialization | Checksum: 1428150f4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1828.672 ; gain = 120.055 ; free physical = 19125 ; free virtual = 28211

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: f412477e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:21 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18470 ; free virtual = 27581

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: f412477e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:21 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18459 ; free virtual = 27569

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 107ae5bf2

Time (s): cpu = 00:01:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18380 ; free virtual = 27496

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 18ca4950b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18379 ; free virtual = 27495

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 18ca4950b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18379 ; free virtual = 27495

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 12daaca90

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18351 ; free virtual = 27466

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: dc6e4910

Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18379 ; free virtual = 27495

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 477b726a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18364 ; free virtual = 27480
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 477b726a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18364 ; free virtual = 27480

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 477b726a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18363 ; free virtual = 27479

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 477b726a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18363 ; free virtual = 27479
Phase 4.6 Small Shape Detail Placement | Checksum: 477b726a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18363 ; free virtual = 27479

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 477b726a

Time (s): cpu = 00:01:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18363 ; free virtual = 27479
Phase 4 Detail Placement | Checksum: 477b726a

Time (s): cpu = 00:01:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18363 ; free virtual = 27479

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: de1713c6

Time (s): cpu = 00:01:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18363 ; free virtual = 27479

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: de1713c6

Time (s): cpu = 00:01:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18363 ; free virtual = 27479

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 20670c207

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18343 ; free virtual = 27461
INFO: [Place 30-746] Post Placement Timing Summary WNS=-9.324. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 20670c207

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18343 ; free virtual = 27461
Phase 5.2.2 Post Placement Optimization | Checksum: 20670c207

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18343 ; free virtual = 27461
Phase 5.2 Post Commit Optimization | Checksum: 20670c207

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18343 ; free virtual = 27461

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 20670c207

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18343 ; free virtual = 27461

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 20670c207

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18343 ; free virtual = 27461

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 20670c207

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18343 ; free virtual = 27461
Phase 5.5 Placer Reporting | Checksum: 20670c207

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18343 ; free virtual = 27461

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 2458289fc

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18343 ; free virtual = 27461
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 2458289fc

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18342 ; free virtual = 27460
Ending Placer Task | Checksum: 1522f6831

Time (s): cpu = 00:01:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18342 ; free virtual = 27460
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:37 ; elapsed = 00:00:52 . Memory (MB): peak = 1860.688 ; gain = 152.070 ; free physical = 18342 ; free virtual = 27460
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1860.688 ; gain = 0.000 ; free physical = 18347 ; free virtual = 27475
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1860.688 ; gain = 0.000 ; free physical = 18357 ; free virtual = 27475
report_utilization: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1860.688 ; gain = 0.000 ; free physical = 18356 ; free virtual = 27475
report_control_sets: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1860.688 ; gain = 0.000 ; free physical = 18359 ; free virtual = 27477
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Phase 4.1: Begin power optimizations | Checksum: 3da51693
INFO: [Pwropt 34-50] Optimizing power for module top_level ...
INFO: [Pwropt 34-207] Design is in post-place state. Running in post-place mode.
PSMgr Creation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 1860.688 ; gain = 0.000 ; free physical = 18373 ; free virtual = 27493
Found 128 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 1860.688 ; gain = 0.000 ; free physical = 18360 ; free virtual = 27481
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1869.273 ; gain = 8.586 ; free physical = 18337 ; free virtual = 27458
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM adress flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1869.273 ; gain = 0.000 ; free physical = 18337 ; free virtual = 27457
Power optimization passes: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1869.273 ; gain = 8.586 ; free physical = 18337 ; free virtual = 27457

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1869.273 ; gain = 0.000 ; free physical = 18410 ; free virtual = 27531


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design top_level ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 2 accepted clusters 2
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 131 accepted clusters 5

Number of Slice Registers augmented: 0 newly gated: 23 Total: 6639
Number of SRLs augmented: 0  newly gated: 0 Total: 356
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Number of Flops added for Enable Generation: 0

Flops dropped: 2/63 RAMS dropped: 2/2 Clusters dropped: 3/8 Enables dropped: 0

Number of LUTs created for enable logic : 
    LUT1 : 0
    LUT2 : 1
    LUT3 : 1
    LUT4 : 0
    LUT5 : 1
    LUT6 : 0

Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 101ff0f61

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1957.316 ; gain = 88.043 ; free physical = 18332 ; free virtual = 27453
INFO: [Pwropt 34-30] Power optimization finished successfully.
Phase 4.2: End power optimizations | Checksum: 1a60a5fa
Power optimization: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 1957.316 ; gain = 96.629 ; free physical = 18334 ; free virtual = 27455
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 16279104 bytes
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1957.316 ; gain = 96.629 ; free physical = 18334 ; free virtual = 27455
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1957.316 ; gain = 0.000 ; free physical = 18323 ; free virtual = 27455
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 174f785ee

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1957.316 ; gain = 0.000 ; free physical = 18323 ; free virtual = 27445
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1957.316 ; gain = 0.000 ; free physical = 18323 ; free virtual = 27445
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.324 | TNS=-129.810 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 2 Fanout Optimization | Checksum: 1ce193dd6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1957.316 ; gain = 0.000 ; free physical = 18323 ; free virtual = 27445

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_31.  Did not re-place instance average[3]_i_31
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avgIn_reg[13][0].  Did not re-place instance disp_draw_inst/avgIn_reg[13][0]
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_48.  Did not re-place instance average[3]_i_48
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_32.  Did not re-place instance average[6]_i_32
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_6.  Did not re-place instance average[6]_i_6
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_63.  Did not re-place instance average[6]_i_63
INFO: [Physopt 32-662] Processed net disp_draw_inst/avg_inst/p_0_in[15].  Did not re-place instance average[15]_i_1
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_17.  Did not re-place instance average[3]_i_17
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_10.  Did not re-place instance average[6]_i_10
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_36.  Did not re-place instance average[6]_i_36
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_63.  Did not re-place instance average[7]_i_63
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_6.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_6
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[5]_i_19.  Did not re-place instance disp_draw_inst/avg_inst/average[5]_i_19
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[5]_i_44.  Did not re-place instance disp_draw_inst/avg_inst/average[5]_i_44
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_11.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_11
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avgIn_reg[12][1].  Did not re-place instance disp_draw_inst/avgIn_reg[12][1]
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_3.  Did not re-place instance average[10]_i_3
INFO: [Physopt 32-662] Processed net n_0_average[13]_i_45.  Did not re-place instance average[13]_i_45
INFO: [Physopt 32-662] Processed net n_0_average[14]_i_121.  Did not re-place instance average[14]_i_121
INFO: [Physopt 32-663] Processed net n_0_average[14]_i_51.  Re-placed instance average[14]_i_51
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_30.  Did not re-place instance average[3]_i_30
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_9.  Did not re-place instance average[3]_i_9
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_33.  Did not re-place instance average[7]_i_33
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_62.  Did not re-place instance average[7]_i_62
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_20.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_20
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_9.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_9
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[15]_i_6.  Did not re-place instance disp_draw_inst/avg_inst/average[15]_i_6
INFO: [Physopt 32-662] Processed net n_0_average[14]_i_120.  Did not re-place instance average[14]_i_120
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_7.  Did not re-place instance average[10]_i_7
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_25.  Did not re-place instance average[3]_i_25
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_6.  Did not re-place instance average[3]_i_6
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_46.  Did not re-place instance average[3]_i_46
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_59.  Did not re-place instance average[7]_i_59
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_66.  Did not re-place instance average[6]_i_66
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_4.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_4
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[15]_i_7.  Did not re-place instance disp_draw_inst/avg_inst/average[15]_i_7
INFO: [Physopt 32-663] Processed net n_0_average[7]_i_12.  Re-placed instance average[7]_i_12
INFO: [Physopt 32-662] Processed net n_0_average[14]_i_119.  Did not re-place instance average[14]_i_119
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_9.  Did not re-place instance average[7]_i_9
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_21.  Did not re-place instance average[3]_i_21
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_6.  Did not re-place instance average[7]_i_6
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_5.  Did not re-place instance average[3]_i_5
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_10.  Did not re-place instance average[7]_i_10
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_18.  Did not re-place instance average[7]_i_18
INFO: [Physopt 32-662] Processed net n_0_average[13]_i_44.  Did not re-place instance average[13]_i_44
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_10.  Did not re-place instance average[3]_i_10
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[5]_i_18.  Did not re-place instance disp_draw_inst/avg_inst/average[5]_i_18
INFO: [Physopt 32-663] Processed net n_0_disp_draw_inst/avgIn_reg[13][2].  Re-placed instance disp_draw_inst/avgIn_reg[13][2]
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avgIn_reg[14][0].  Did not re-place instance disp_draw_inst/avgIn_reg[14][0]
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_28.  Did not re-place instance average[3]_i_28
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_51.  Did not re-place instance average[3]_i_51
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_8.  Did not re-place instance average[3]_i_8
INFO: [Physopt 32-663] Processed net n_0_average[7]_i_57.  Re-placed instance average[7]_i_57
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_70.  Did not re-place instance average[7]_i_70
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_31.  Did not re-place instance average[7]_i_31
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_20.  Did not re-place instance average[3]_i_20
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_4.  Did not re-place instance average[3]_i_4
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_12.  Did not re-place instance average[3]_i_12
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_73.  Did not re-place instance average[10]_i_73
INFO: [Physopt 32-663] Processed net n_0_disp_draw_inst/avgIn_reg[13][1].  Re-placed instance disp_draw_inst/avgIn_reg[13][1]
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_58.  Did not re-place instance average[7]_i_58
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_32.  Did not re-place instance average[10]_i_32
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_66.  Did not re-place instance average[10]_i_66
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_3.  Did not re-place instance average[6]_i_3
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_12.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_12
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_19.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_19
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_44.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_44
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_11.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_11
INFO: [Physopt 32-663] Processed net n_0_disp_draw_inst/avgIn_reg[13][3].  Re-placed instance disp_draw_inst/avgIn_reg[13][3]
INFO: [Physopt 32-662] Processed net n_0_average[11]_i_57.  Did not re-place instance average[11]_i_57
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_19.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_19
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_8.  Did not re-place instance average[10]_i_8
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[15]_i_16.  Did not re-place instance disp_draw_inst/avg_inst/average[15]_i_16
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_13.  Did not re-place instance average[3]_i_13
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_20.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_20
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_9.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_9
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_67.  Did not re-place instance average[10]_i_67
INFO: [Physopt 32-662] Processed net n_0_average[6]_i_34.  Did not re-place instance average[6]_i_34
INFO: [Physopt 32-663] Processed net n_0_disp_draw_inst/avgIn_reg[0][2].  Re-placed instance disp_draw_inst/avgIn_reg[0][2]
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_37.  Did not re-place instance average[7]_i_37
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_64.  Did not re-place instance average[7]_i_64
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_32.  Did not re-place instance average[7]_i_32
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_4.  Did not re-place instance average[10]_i_4
INFO: [Physopt 32-663] Processed net n_0_disp_draw_inst/avgIn_reg[12][2].  Re-placed instance disp_draw_inst/avgIn_reg[12][2]
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_61.  Did not re-place instance average[7]_i_61
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_5.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_5
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[9]_i_18.  Did not re-place instance disp_draw_inst/avg_inst/average[9]_i_18
INFO: [Physopt 32-662] Processed net n_0_average[14]_i_122.  Did not re-place instance average[14]_i_122
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_10.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_10
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avg_inst/average[13]_i_18.  Did not re-place instance disp_draw_inst/avg_inst/average[13]_i_18
INFO: [Physopt 32-663] Processed net n_0_disp_draw_inst/avgIn_reg[15][1].  Re-placed instance disp_draw_inst/avgIn_reg[15][1]
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_34.  Did not re-place instance average[7]_i_34
INFO: [Physopt 32-662] Processed net n_0_average[7]_i_69.  Did not re-place instance average[7]_i_69
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_49.  Did not re-place instance average[3]_i_49
INFO: [Physopt 32-662] Processed net n_0_average[3]_i_50.  Did not re-place instance average[3]_i_50
INFO: [Physopt 32-662] Processed net n_0_average[2]_i_4.  Did not re-place instance average[2]_i_4
INFO: [Physopt 32-662] Processed net disp_draw_inst/avg_inst/p_0_in[14].  Did not re-place instance average[14]_i_1
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_31.  Did not re-place instance average[10]_i_31
INFO: [Physopt 32-662] Processed net n_0_disp_draw_inst/avgIn_reg[11][1].  Did not re-place instance disp_draw_inst/avgIn_reg[11][1]
INFO: [Physopt 32-662] Processed net n_0_average[10]_i_69.  Did not re-place instance average[10]_i_69
INFO: [Physopt 32-661] Optimized 9 nets.  Re-placed 9 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.324 | TNS=-129.810 |
Phase 3 Placement Based Optimization | Checksum: 102bcd8d9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1957.316 ; gain = 0.000 ; free physical = 18293 ; free virtual = 27417

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 11 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net n_0_average[3]_i_25. Rewired (signal push) n_7_average_reg[7]_i_14 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net n_0_average[11]_i_12. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net n_0_average[11]_i_19. Rewired (signal push) n_0_average[11]_i_4 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net n_0_average[7]_i_18. Rewired (signal push) n_4_average_reg[7]_i_14 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net n_0_average[3]_i_20. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net n_0_average[3]_i_14. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net n_0_average[14]_i_32. Rewired (signal push) n_0_average[14]_i_13 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net n_0_average[11]_i_18. Rewired (signal push) n_4_average_reg[11]_i_15 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net n_0_average[11]_i_11. Rewired (signal push) n_5_average_reg[14]_i_26 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net n_0_average[14]_i_23. Rewired (signal push) n_5_average_reg[15]_i_30 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net n_0_average[14]_i_31. Rewired (signal push) n_0_average[14]_i_12 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 8 nets. Created 1 new instance.

INFO: [Physopt 32-197] Pass 2. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-242] Processed net n_0_average[11]_i_19. Rewired (signal push) n_5_average_reg[14]_i_26 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-29] End Pass 2. Optimized 1 net. Created 0 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1957.316 ; gain = 0.000 ; free physical = 18292 ; free virtual = 27416
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.324 | TNS=-129.810 |
Phase 4 Rewire | Checksum: 21598a063

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1957.316 ; gain = 0.000 ; free physical = 18292 ; free virtual = 27416

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 31 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net n_0_average[3]_i_31 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[13][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[3]_i_48 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[6]_i_32 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[6]_i_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[6]_i_63 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[14][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[3]_i_12 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[12][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[3]_i_21 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[2]_i_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[10]_i_69 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[0][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net n_0_average[3]_i_6. Net driver average[3]_i_6_rewire was replaced.
INFO: [Physopt 32-601] Processed net n_0_disp_draw_inst/avgIn_reg[7][2]. Net driver disp_draw_inst/avgIn_reg[7][2] was replaced.
INFO: [Physopt 32-572] Net n_0_average[6]_i_31 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[11][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net n_0_average[2]_i_5. Net driver average[2]_i_5 was replaced.
INFO: [Physopt 32-601] Processed net n_0_disp_draw_inst/avgIn_reg[5][0]. Net driver disp_draw_inst/avgIn_reg[5][0] was replaced.
INFO: [Physopt 32-601] Processed net n_0_disp_draw_inst/avgIn_reg[7][0]. Net driver disp_draw_inst/avgIn_reg[7][0] was replaced.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[15][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[13][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[7][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[13][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[7]_i_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_disp_draw_inst/avgIn_reg[11][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net n_0_average[3]_i_14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net n_0_disp_draw_inst/avgIn_reg[12][2]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 6 nets. Created 1 new instance.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.324 | TNS=-131.636 |
Phase 5 Critical Cell Optimization | Checksum: 14a021018

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1957.316 ; gain = 0.000 ; free physical = 18227 ; free virtual = 27353

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 6 DSP Register Optimization | Checksum: 14a021018

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1957.316 ; gain = 0.000 ; free physical = 18227 ; free virtual = 27353

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[0].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[1].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[2].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/memories[3].blkmem_gen.use_bram_only.dpms/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'green_reg[3]_i_1' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'red_reg[3]_i_2' is 0. Skip BRAM Register Optimization on the cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 7 BRAM Register Optimization | Checksum: 14a021018

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1957.316 ; gain = 0.000 ; free physical = 18227 ; free virtual = 27353

Phase 8 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 8 Shift Register Optimization | Checksum: 14a021018

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1957.316 ; gain = 0.000 ; free physical = 18227 ; free virtual = 27353

Phase 9 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-613] Processed net n_0_disp_draw_inst/avgIn_reg[13][0].  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net n_0_average[6]_i_6.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_0_disp_draw_inst/avgIn_reg[14][0].  Swapped 2 critical pin.
INFO: [Physopt 32-609] Processed net disp_draw_inst/avg_inst/ARG[5].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net n_4_average_reg[10]_i_41.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_6_average_reg[7]_i_14.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net n_5_average_reg[7]_i_55.  Swapped 3 critical pin.
INFO: [Physopt 32-613] Processed net n_5_average_reg[7]_i_14.  Swapped 3 critical pin.
INFO: [Physopt 32-609] Processed net n_5_average_reg[14]_i_92.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net n_7_average_reg[11]_i_52.  Swapped 2 critical pin.
INFO: [Physopt 32-609] Processed net n_5_average_reg[14]_i_22.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net n_5_average_reg[7]_i_56.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net disp_draw_inst/avg_inst/ARG[9].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net n_4_average_reg[7]_i_14.  Swapped 2 critical pin.
INFO: [Physopt 32-609] Processed net n_6_average_reg[6]_i_13.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net n_7_average_reg[7]_i_14.  Swapped 1 critical pins.
INFO: [Physopt 32-609] Processed net n_4_average_reg[7]_i_56.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-609] Processed net n_0_disp_draw_inst/avgIn_reg[13][1].  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net n_4_average_reg[14]_i_92.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_4_average_reg[7]_i_55.  Swapped 2 critical pin.
INFO: [Physopt 32-613] Processed net n_6_average_reg[11]_i_52.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_4_average_reg[11]_i_15.  Swapped 2 critical pin.
INFO: [Physopt 32-609] Processed net n_5_average_reg[15]_i_25.  Critical pin optimization did not optimize the net.
INFO: [Physopt 32-613] Processed net n_0_average[11]_i_4.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_0_disp_draw_inst/avgIn_reg[0][10].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_6_average_reg[11]_i_53.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_0_disp_draw_inst/avgIn_reg[12][3].  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_0_average[11]_i_13.  Swapped 2 critical pin.
INFO: [Physopt 32-608] Optimized 20 nets.  Swapped 32 pins.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.171 | TNS=-129.372 |
Phase 9 Critical Pin Optimization | Checksum: 14a021018

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1957.316 ; gain = 0.000 ; free physical = 18206 ; free virtual = 27332

Phase 10 Very High Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 10 Very High Fanout Optimization | Checksum: 14a021018

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1957.316 ; gain = 0.000 ; free physical = 18206 ; free virtual = 27332

Phase 11 BRAM Enable Optimization
Phase 11 BRAM Enable Optimization | Checksum: 14a021018

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1957.316 ; gain = 0.000 ; free physical = 18206 ; free virtual = 27332
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1957.316 ; gain = 0.000 ; free physical = 18206 ; free virtual = 27332
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-9.171 | TNS=-129.372 |
Ending Physical Synthesis Task | Checksum: 21df2ee51

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1957.316 ; gain = 0.000 ; free physical = 18204 ; free virtual = 27330
INFO: [Common 17-83] Releasing license: Implementation
284 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1957.316 ; gain = 0.000 ; free physical = 18204 ; free virtual = 27330
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1957.316 ; gain = 0.000 ; free physical = 18182 ; free virtual = 27320
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d5656a5a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1957.316 ; gain = 0.000 ; free physical = 18044 ; free virtual = 27183

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d5656a5a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1957.316 ; gain = 0.000 ; free physical = 18042 ; free virtual = 27181

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d5656a5a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1957.316 ; gain = 0.000 ; free physical = 18014 ; free virtual = 27152
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 28bfef4c7

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 1976.215 ; gain = 18.898 ; free physical = 17985 ; free virtual = 27123
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.06  | TNS=-128   | WHS=-0.942 | THS=-167   |

Phase 2 Router Initialization | Checksum: 1f07003f8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 1976.215 ; gain = 18.898 ; free physical = 17976 ; free virtual = 27114

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c4178415

Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 1976.215 ; gain = 18.898 ; free physical = 17978 ; free virtual = 27117

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1732
 Number of Nodes with overlaps = 339
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1d6f16976

Time (s): cpu = 00:02:13 ; elapsed = 00:00:55 . Memory (MB): peak = 1976.215 ; gain = 18.898 ; free physical = 17946 ; free virtual = 27085
INFO: [Route 35-57] Estimated Timing Summary | WNS=-10.7  | TNS=-652   | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1c6ee8ed8

Time (s): cpu = 00:02:14 ; elapsed = 00:00:55 . Memory (MB): peak = 1976.215 ; gain = 18.898 ; free physical = 17959 ; free virtual = 27098

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1a05c53c1

Time (s): cpu = 00:02:15 ; elapsed = 00:00:56 . Memory (MB): peak = 1976.215 ; gain = 18.898 ; free physical = 17936 ; free virtual = 27075
Phase 4.1.2 GlobIterForTiming | Checksum: a0f2c074

Time (s): cpu = 00:02:15 ; elapsed = 00:00:56 . Memory (MB): peak = 1976.215 ; gain = 18.898 ; free physical = 17927 ; free virtual = 27066
Phase 4.1 Global Iteration 0 | Checksum: a0f2c074

Time (s): cpu = 00:02:15 ; elapsed = 00:00:56 . Memory (MB): peak = 1976.215 ; gain = 18.898 ; free physical = 17927 ; free virtual = 27066

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 385
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 157f8dcad

Time (s): cpu = 00:02:56 ; elapsed = 00:01:06 . Memory (MB): peak = 1976.215 ; gain = 18.898 ; free physical = 17868 ; free virtual = 27010
INFO: [Route 35-57] Estimated Timing Summary | WNS=-10.6  | TNS=-635   | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: d6123950

Time (s): cpu = 00:02:57 ; elapsed = 00:01:06 . Memory (MB): peak = 1976.215 ; gain = 18.898 ; free physical = 17867 ; free virtual = 27009
Phase 4 Rip-up And Reroute | Checksum: d6123950

Time (s): cpu = 00:02:57 ; elapsed = 00:01:06 . Memory (MB): peak = 1976.215 ; gain = 18.898 ; free physical = 17867 ; free virtual = 27009

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 10d3a4357

Time (s): cpu = 00:02:58 ; elapsed = 00:01:07 . Memory (MB): peak = 1976.215 ; gain = 18.898 ; free physical = 17869 ; free virtual = 27011
INFO: [Route 35-57] Estimated Timing Summary | WNS=-10.6  | TNS=-615   | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 141744e54

Time (s): cpu = 00:02:59 ; elapsed = 00:01:07 . Memory (MB): peak = 1976.215 ; gain = 18.898 ; free physical = 17866 ; free virtual = 27008

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 141744e54

Time (s): cpu = 00:02:59 ; elapsed = 00:01:07 . Memory (MB): peak = 1976.215 ; gain = 18.898 ; free physical = 17866 ; free virtual = 27008

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1e6e13cd9

Time (s): cpu = 00:03:02 ; elapsed = 00:01:08 . Memory (MB): peak = 1976.215 ; gain = 18.898 ; free physical = 17866 ; free virtual = 27008
INFO: [Route 35-57] Estimated Timing Summary | WNS=-10.5  | TNS=-614   | WHS=0.005  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 21a90c2e4

Time (s): cpu = 00:03:02 ; elapsed = 00:01:08 . Memory (MB): peak = 1976.215 ; gain = 18.898 ; free physical = 17866 ; free virtual = 27007

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.58176 %
  Global Horizontal Routing Utilization  = 2.30975 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
Phase 8 Route finalize | Checksum: 1eb42a88b

Time (s): cpu = 00:03:02 ; elapsed = 00:01:08 . Memory (MB): peak = 1976.215 ; gain = 18.898 ; free physical = 17866 ; free virtual = 27008

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1eb42a88b

Time (s): cpu = 00:03:02 ; elapsed = 00:01:08 . Memory (MB): peak = 1976.215 ; gain = 18.898 ; free physical = 17866 ; free virtual = 27008

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1c3af8c0d

Time (s): cpu = 00:03:03 ; elapsed = 00:01:08 . Memory (MB): peak = 1976.215 ; gain = 18.898 ; free physical = 17866 ; free virtual = 27008

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-10.5  | TNS=-614   | WHS=0.005  | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 1c3af8c0d

Time (s): cpu = 00:03:03 ; elapsed = 00:01:08 . Memory (MB): peak = 1976.215 ; gain = 18.898 ; free physical = 17866 ; free virtual = 27008
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:03:03 ; elapsed = 00:01:09 . Memory (MB): peak = 1976.215 ; gain = 18.898 ; free physical = 17866 ; free virtual = 27008
INFO: [Common 17-83] Releasing license: Implementation
300 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1976.215 ; gain = 18.898 ; free physical = 17866 ; free virtual = 27008
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1976.215 ; gain = 0.000 ; free physical = 17852 ; free virtual = 27009
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/git/Spring-2015/ECE551-Spring-2015/top_level2/top_level2.runs/impl_1/top_level_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 11:40:03 2015...
