Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 12 Nov 2018 15:15:33 -0000
Received: from icoremail.net (unknown [209.85.210.171])
	by mail-app2 (Coremail) with SMTP id by_KCgC3f0HOaulbU0J9AQ--.37337S3;
	Mon, 12 Nov 2018 19:58:07 +0800 (CST)
Received: from mail-pf1-f171.google.com (unknown [209.85.210.171])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwCHAE3LaulbRZoxAA--.3782S3;
	Mon, 12 Nov 2018 19:58:03 +0800 (CST)
Received: by mail-pf1-f171.google.com with SMTP id d13-v6so4239579pfo.3
        for <xuliker@zju.edu.cn>; Mon, 12 Nov 2018 03:58:03 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :from:to:cc:subject:date:message-id:in-reply-to:references:sender
         :precedence:list-id;
        bh=LkRLdCx/Y3EBF2xDjo9NvSvu93OQbilhvnHWXH1A5pg=;
        b=GP6DCpm+o7mtBaEo6Qj0bWbdGplfzkZT7rvHz1kpRssbTRo2Xw15BdFbyAWywT6dFL
         +ceUCv7/M2Y60k7fFjlb3/01KKNzboSnzCJpr29XIb9uPE6PJ3UoP68clem4bFfL5LY7
         3/RkErsA7l8htK08xTQcfYzMa6JyZLBq2JpLTniSakv42kZ0D5nhX2Oz5p385bGqQUXD
         UQQ39488q9tEFbIMtKMUy1I427nAn4InZ9F69D5DxKVrW60CACp8PeGvDuz7xYRyUzBD
         V+qPA56VMHhaVxcVCWhA3nG01HRGDbyeNxpDk/aphBDwCY7K8/dBdVY6yZyFvt60RepI
         hEPA==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gKZWfY0wqc+swhXeoJb7ZKpzQXeYy6imVfPeGTPoyC3Wrigndbm
	d8FsD/lBnBsigQiTcxw+cpPV12Vg/G8kw458789nvcXVDzj6t8eTYQ==
X-Received: by 2002:a62:3687:: with SMTP id d129-v6mr635476pfa.56.1542023882892;
        Mon, 12 Nov 2018 03:58:02 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp3094158pjt;
        Mon, 12 Nov 2018 03:58:02 -0800 (PST)
X-Google-Smtp-Source: AJdET5eMrY5L5sgGLBRB3eI/PmVm7qDaYzoQ5361KnEZxMBCj0Bl1AnXuaYhaJSp8CHRjLthmqtZ
X-Received: by 2002:a17:902:4827:: with SMTP id s36-v6mr639656pld.226.1542023882307;
        Mon, 12 Nov 2018 03:58:02 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542023882; cv=none;
        d=google.com; s=arc-20160816;
        b=XTV78w6DI6ylMsI5POuLvBvhhYyZwax89+yePaeTWK9xWAiroueyDZLwbBZFmXndUf
         k/kxBqdER/odfhLbEON8B8wlpOT1C5GV6WP9xX+P1ymXm0nQbt4c2T62G/6MtsgltSAM
         HY0MSFBd6/ks4jewCmjwLDSiSreh+k5EUJ7B8QIvO3/fIQRvrBX9hXgoj+b7Cc/iMzF8
         QMMS0MxmPLHjaBzT73idjuqtLZClbGZRNlzvfdDX7/5YXUPmk7O19xh5Rca+2kboS9dO
         63K6dEbJGkAkyXs6W5Iy9xVwnnH2P2RHKUCcISbdHaKIEooXeAe3XzGINWWqajLTv3s2
         j2kg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:references:in-reply-to:message-id:date
         :subject:cc:to:from;
        bh=LkRLdCx/Y3EBF2xDjo9NvSvu93OQbilhvnHWXH1A5pg=;
        b=EV3e6TJ03AJFkHGArWADwdRfHc+AbofJn3/laBDBThFyQCn8dKi72IjKi+dqbkkRBe
         Kjj/SimtCArZEpbP+04B3yrafmzo/LRTMIrCQqXqrUqaad1rzBKIadDIUFujefj3E7Qe
         HnJaShgw7po3cSTYIxXqvNhQ0RJLxJfiuQUv4J1fUNm5r+mPERARKoSI/qPQy3oXxAXi
         U/nlZCjXwWmLtdRNXpfxAKZQ/NQeYtDP3Wkw7FK4i2CqRlM/ITw8+vkoxoIXcJuUrA4N
         5TDes4sLfOome6w/V5LHAlpe3ap2cYp/qDrC0CxdQIIt+inKpXnsRwZGG/xoX6RM8to5
         gEOQ==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id 61-v6si18329536plz.40.2018.11.12.03.57.47;
        Mon, 12 Nov 2018 03:58:02 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729551AbeKLVu2 (ORCPT <rfc822;tomnomnom1@gmail.com>
        + 99 others); Mon, 12 Nov 2018 16:50:28 -0500
Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:34508 "EHLO
        foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1728302AbeKLVu2 (ORCPT <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 12 Nov 2018 16:50:28 -0500
Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249])
        by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id ED7F515BF;
        Mon, 12 Nov 2018 03:57:31 -0800 (PST)
Received: from e112298-lin.cambridge.arm.com (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249])
        by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id 00A743F5A0;
        Mon, 12 Nov 2018 03:57:29 -0800 (PST)
From: Julien Thierry <julien.thierry@arm.com>
To: linux-arm-kernel@lists.infradead.org
Cc: linux-kernel@vger.kernel.org, daniel.thompson@linaro.org,
        joel@joelfernandes.org, marc.zyngier@arm.com,
        christoffer.dall@arm.com, james.morse@arm.com,
        catalin.marinas@arm.com, will.deacon@arm.com,
        Julien Thierry <julien.thierry@arm.com>,
        Suzuki K Poulose <suzuki.poulose@arm.com>
Subject: [PATCH v6 02/24] arm64: cpufeature: Set SYSREG_GIC_CPUIF as a boot system feature
Date: Mon, 12 Nov 2018 11:56:53 +0000
Message-Id: <1542023835-21446-3-git-send-email-julien.thierry@arm.com>
X-Mailer: git-send-email 1.9.1
In-Reply-To: <1542023835-21446-1-git-send-email-julien.thierry@arm.com>
References: <1542023835-21446-1-git-send-email-julien.thierry@arm.com>
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwCHAE3LaulbRZoxAA--.3782S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoW7Zr45Jw15WF1DtF1fXr48Crg_yoW8GF1rpw
	1UCr1rXrW7KF1Yka1j9a9xu345Gw42kw45WF1UW34DKFnxuayxZF1ftFW3Cr9a9rWkuayF
	9Fn09r4293WkCw7anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUP2b7Iv0xC_tr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r10
	6r15McIj6I8E87Iv67AKxVWxJVW8Jr1lOx8S6xCaFVCjc4AY6r1j6r4UM4x0Y48IcxkI7V
	AKI48JMx02cVCv0xWlc7CjxVAKzI0EY4vE52x082I5MxkFs20EY4vE44CYbxCE4x80FwCY
	02Avz4vEIxC_Gw4lc2IjII80xcxEwVAKI48JMxvI42IY6xIIjxv20xvE14v26r4j6ryUMx
	vI42IY6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1lcIIF0xvEx4A2jsIE14v26rxl6s0DMxvI
	42IY6I8E87Iv6xkF7I0E14v26rxl6s0DMxAIw28IcxkI7VAKI48JMxAIw28IcVAKzI0EY4
	vE52x082I5MxCjnVCjjxCrMxC20s026xCaFVCjc4AY6r1j6r4UMI8I3I0E5I8CrVAFwI0_
	Jr0_Jr4lx2IqxVCjr7xvwVAFwI0_JrI_JrWlx4CE17CEb7AF67AKxVWUtVW8ZwCIc40Y0x
	0EwIxGrwCI42IY6xAIw20EY4v20xvaj40_JFI_GrUvcSsGvfC2KfnxnUUI43ZEXa7IUeEo
	GDUUUUU==

It is not supported to have some CPUs using GICv3 sysreg CPU interface
while some others do not.

Once ICC_SRE_EL1.SRE is set on a CPU, the bit cannot be cleared. Since
matching this feature require setting ICC_SRE_EL1.SRE, it cannot be
turned off if found on a CPU.

Set the feature as STRICT_BOOT, if boot CPU has it, all other CPUs are
required to have it.

Signed-off-by: Julien Thierry <julien.thierry@arm.com>
Suggested-by: Daniel Thompson <daniel.thompson@linaro.org>
Cc: Catalin Marinas <catalin.marinas@arm.com>
Cc: Will Deacon <will.deacon@arm.com>
Cc: Suzuki K Poulose <suzuki.poulose@arm.com>
Cc: Marc Zyngier <marc.zyngier@arm.com>
---
 arch/arm64/kernel/cpufeature.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm64/kernel/cpufeature.c b/arch/arm64/kernel/cpufeature.c
index af50064..03a9d96 100644
--- a/arch/arm64/kernel/cpufeature.c
+++ b/arch/arm64/kernel/cpufeature.c
@@ -1149,7 +1149,7 @@ static void cpu_clear_disr(const struct arm64_cpu_capabilities *__unused)
 	{
 		.desc = "GIC system register CPU interface",
 		.capability = ARM64_HAS_SYSREG_GIC_CPUIF,
-		.type = ARM64_CPUCAP_SYSTEM_FEATURE,
+		.type = ARM64_CPUCAP_STRICT_BOOT_CPU_FEATURE,
 		.matches = has_useable_gicv3_cpuif,
 		.sys_reg = SYS_ID_AA64PFR0_EL1,
 		.field_pos = ID_AA64PFR0_GIC_SHIFT,
-- 
1.9.1
