// Seed: 3015181190
module module_0 (
    input  wor  id_0,
    output wire id_1,
    input  tri0 id_2
);
  assign id_1 = 1;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    output uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    output wand id_5,
    output wand id_6,
    output tri id_7,
    input tri0 id_8,
    input wire id_9,
    input wor id_10,
    input wor id_11,
    input tri1 id_12,
    input tri0 id_13,
    input supply1 id_14,
    input wand id_15
    , id_17
);
  assign id_2 = 1'h0 !=? 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3
  );
  always @(posedge id_8 or posedge 1) id_17 <= #1 1;
endmodule
