#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Mar 22 18:36:27 2025
# Process ID: 10304
# Current directory: D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18116 D:\ICIC 2025 Unisoc-3\Xilinx_ZYNQ7020_ML_KEM\Project\Xilinx ZYNQ7020 ML-KEM.xpr
# Log file: D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/vivado.log
# Journal file: D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project\vivado.jou
# Running On: Devin, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 34053 MB
#-----------------------------------------------------------
start_gui
open_project {D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2963.637 ; gain = 331.754
set_property SOURCE_SET sources_1 [get_filesets {{Simulation Testbench}}]
add_files -fileset {Simulation Testbench} -norecurse {{D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/Alg3_BitsToBytes.v}}
close [ open {D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/and_gate.v} w ]
add_files {{D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/sources_1/new/and_gate.v}}
file mkdir D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/Simulation Testbench/new
file mkdir D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/Simulation Testbench/new
file mkdir D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/Simulation Testbench/new
file mkdir D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/Simulation Testbench/new
file mkdir D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/Simulation Testbench/new
set_property SOURCE_SET sources_1 [get_filesets {{Simulation Testbench}}]
file mkdir D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/Simulation Testbench/new
file mkdir {D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/Simulation Testbench/new}
close [ open {D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/Simulation Testbench/new/tb_and_gate.v} w ]
add_files -fileset {Simulation Testbench} {{D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.srcs/Simulation Testbench/new/tb_and_gate.v}}
set_property top tb_and_gate [get_filesets {{Simulation Testbench}}]
set_property top_lib xil_defaultlib [get_filesets {{Simulation Testbench}}]
launch_simulation -simset [get_filesets {{Simulation Testbench}} ]
Command: launch_simulation  -simset Simulation Testbench
INFO: [Vivado 12-12493] Simulation top is 'tb_and_gate'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.sim/Simulation Testbench/behav/xsim'
WARNING: [Vivado 12-1022] No filesets matching 'Simulation'
WARNING: [Vivado 12-1022] No filesets matching 'Testbench'
ERROR: [Common 17-161] Invalid option value '' specified for 'object'.

    while executing
"get_property "top"                               $a_sim_vars(fs_obj)"
    (procedure "xcs_set_common_vars" line 68)
    invoked from within
"xcs_set_common_vars a_sim_vars a_sim_mode_types"
    (procedure "usf_init_vars" line 12)
    invoked from within
"usf_init_vars"
    (procedure "tclapp::xilinx::xsim::setup" line 13)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset Simulation Testbench -mode behavioral -run_dir {D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
launch_simulation -simset [get_filesets {{Simulation Testbench}} ]
Command: launch_simulation  -simset Simulation Testbench
INFO: [Vivado 12-12493] Simulation top is 'tb_and_gate'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ7020 ML-KEM.sim/Simulation Testbench/behav/xsim'
WARNING: [Vivado 12-1022] No filesets matching 'Simulation'
WARNING: [Vivado 12-1022] No filesets matching 'Testbench'
ERROR: [Common 17-161] Invalid option value '' specified for 'object'.

    while executing
"get_property "top"                               $a_sim_vars(fs_obj)"
    (procedure "xcs_set_common_vars" line 68)
    invoked from within
"xcs_set_common_vars a_sim_vars a_sim_mode_types"
    (procedure "usf_init_vars" line 12)
    invoked from within
"usf_init_vars"
    (procedure "tclapp::xilinx::xsim::setup" line 13)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset Simulation Testbench -mode behavioral -run_dir {D:/ICIC 2025 Unisoc-3/Xilinx_ZYNQ7020_ML_KEM/Project/Xilinx ZYNQ..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 22 18:42:05 2025...
