#-----------------------------------------------------------
# xsim v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Oct 12 01:46:55 2020
# Process ID: 14276
# Current directory: E:/University/4course/SystemofChip/Labs/2/lab2/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/multiply_matrices/xsim_script.tcl}
# Log file: E:/University/4course/SystemofChip/Labs/2/lab2/solution1/sim/verilog/xsim.log
# Journal file: E:/University/4course/SystemofChip/Labs/2/lab2/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/multiply_matrices/xsim_script.tcl
# xsim {multiply_matrices} -autoloadwcfg -tclbatch {multiply_matrices.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source multiply_matrices.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set c_group [add_wave_group c(memory) -into $coutputgroup]
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/c_d0 -into $c_group -radix hex
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/c_we0 -into $c_group -color #ffff00 -radix hex
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/c_ce0 -into $c_group -color #ffff00 -radix hex
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/c_address0 -into $c_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set b_group [add_wave_group b(memory) -into $cinputgroup]
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/b_q0 -into $b_group -radix hex
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/b_ce0 -into $b_group -color #ffff00 -radix hex
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/b_address0 -into $b_group -radix hex
## set a_group [add_wave_group a(memory) -into $cinputgroup]
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/a_q0 -into $a_group -radix hex
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/a_ce0 -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/a_address0 -into $a_group -radix hex
## set n_group [add_wave_group n(wire) -into $cinputgroup]
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/n -into $n_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/ap_start -into $blocksiggroup
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/ap_done -into $blocksiggroup
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/ap_idle -into $blocksiggroup
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_multiply_matrices_top/AESL_inst_multiply_matrices/ap_clk -into $clockgroup
## save_wave_config multiply_matrices.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 6 [0.00%] @ "125000"
// RTL Simulation : 1 / 6 [100.00%] @ "4505000"
// RTL Simulation : 2 / 6 [100.00%] @ "11845000"
// RTL Simulation : 3 / 6 [100.00%] @ "23275000"
// RTL Simulation : 4 / 6 [100.00%] @ "40095000"
// RTL Simulation : 5 / 6 [100.00%] @ "63785000"
// RTL Simulation : 6 / 6 [100.00%] @ "96005000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 96045 ns : File "E:/University/4course/SystemofChip/Labs/2/lab2/solution1/sim/verilog/multiply_matrices.autotb.v" Line 376
## quit
INFO: [Common 17-206] Exiting xsim at Mon Oct 12 01:47:07 2020...
