;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	DAT #340, <-302
	SPL 7, @-0
	MOV -7, <-20
	MOV -7, <-20
	ADD -0, 0
	SUB 41, 200
	SUB 41, 200
	SUB 41, 200
	MOV -7, <-20
	DAT #0, <-8
	DAT #0, <-8
	CMP @0, @2
	JMN 130, 9
	CMP @0, @2
	ADD 270, 61
	SUB -700, -600
	SUB -700, -600
	SUB 41, 200
	ADD 270, 61
	SUB -700, -600
	ADD 270, 61
	SPL 5, <-8
	SPL 0, <-8
	SPL 0, <-302
	DJN 0, <-302
	SPL 5, <-8
	SPL 0, <-8
	CMP @0, @2
	SPL 0, <-8
	JMN 130, 9
	SUB #0, -0
	SPL @0, 320
	JMP @72, #200
	SUB 300, 90
	SUB 300, 90
	MOV 0, <-20
	SPL @0, 320
	CMP -7, <-420
	JMN 130, 9
	MOV -7, <-20
	MOV 0, <-20
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -7, <-420
	MOV -7, <-20
