#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon May 29 02:07:48 2023
# Process ID: 19008
# Current directory: D:/Proiecte VHDL/test_env/test_env.runs/synth_1
# Command line: vivado.exe -log test_env.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_env.tcl
# Log file: D:/Proiecte VHDL/test_env/test_env.runs/synth_1/test_env.vds
# Journal file: D:/Proiecte VHDL/test_env/test_env.runs/synth_1\vivado.jou
# Running On: DESKTOP-DR9NJIM, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 17008 MB
#-----------------------------------------------------------
source test_env.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.691 ; gain = 115.238
Command: read_checkpoint -auto_incremental -incremental {D:/Proiecte VHDL/test_env/test_env.srcs/utils_1/imports/synth_1/test_env.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Proiecte VHDL/test_env/test_env.srcs/utils_1/imports/synth_1/test_env.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top test_env -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5796
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1829.129 ; gain = 408.715
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_env' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/test_env..vhd:13]
INFO: [Synth 8-3491] module 'MPG' declared at 'D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/MPG.vhd:26' bound to instance 'monopulse1' of component 'MPG' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/test_env..vhd:131]
INFO: [Synth 8-638] synthesizing module 'MPG' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/MPG.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'MPG' (0#1) [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/MPG.vhd:32]
INFO: [Synth 8-3491] module 'MPG' declared at 'D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/MPG.vhd:26' bound to instance 'monopulse2' of component 'MPG' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/test_env..vhd:132]
INFO: [Synth 8-3491] module 'InF' declared at 'D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:26' bound to instance 'inst_IF' of component 'InF' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/test_env..vhd:135]
INFO: [Synth 8-638] synthesizing module 'InF' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'InF' (0#1) [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:38]
INFO: [Synth 8-3491] module 'Decode' declared at 'D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:28' bound to instance 'inst_ID' of component 'Decode' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/test_env..vhd:136]
INFO: [Synth 8-638] synthesizing module 'Decode' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:44]
WARNING: [Synth 8-614] signal 'Instr' is read in the process but is not in the sensitivity list [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Decode' (0#1) [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:44]
INFO: [Synth 8-3491] module 'MainControl' declared at 'D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/MainControl.vhd:25' bound to instance 'inst_MC' of component 'MainControl' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/test_env..vhd:137]
INFO: [Synth 8-638] synthesizing module 'MainControl' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/MainControl.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'MainControl' (0#1) [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/MainControl.vhd:38]
INFO: [Synth 8-3491] module 'ExecutionUnit' declared at 'D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:27' bound to instance 'inst_EX' of component 'ExecutionUnit' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/test_env..vhd:138]
INFO: [Synth 8-638] synthesizing module 'ExecutionUnit' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:42]
INFO: [Synth 8-226] default block is never used [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:53]
WARNING: [Synth 8-614] signal 'rd' is read in the process but is not in the sensitivity list [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:51]
WARNING: [Synth 8-614] signal 'rt' is read in the process but is not in the sensitivity list [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:51]
INFO: [Synth 8-226] default block is never used [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:64]
INFO: [Synth 8-226] default block is never used [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:74]
INFO: [Synth 8-226] default block is never used [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:96]
INFO: [Synth 8-226] default block is never used [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:102]
INFO: [Synth 8-226] default block is never used [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'ExecutionUnit' (0#1) [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:42]
INFO: [Synth 8-3491] module 'MEM' declared at 'D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/MEM.vhd:25' bound to instance 'inst_MEM' of component 'MEM' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/test_env..vhd:139]
INFO: [Synth 8-638] synthesizing module 'MEM' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/MEM.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'MEM' (0#1) [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/MEM.vhd:35]
INFO: [Synth 8-226] default block is never used [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/test_env..vhd:188]
INFO: [Synth 8-226] default block is never used [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/test_env..vhd:200]
INFO: [Synth 8-3491] module 'SSD' declared at 'D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/SSD.vhd:36' bound to instance 'display' of component 'SSD' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/test_env..vhd:211]
INFO: [Synth 8-638] synthesizing module 'SSD' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/SSD.vhd:46]
INFO: [Synth 8-226] default block is never used [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/SSD.vhd:64]
INFO: [Synth 8-226] default block is never used [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/SSD.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'SSD' (0#1) [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/SSD.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'test_env' (0#1) [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/test_env..vhd:13]
WARNING: [Synth 8-6014] Unused sequential element MemtoRegIdEx_reg was removed.  [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/test_env..vhd:160]
WARNING: [Synth 8-6014] Unused sequential element ALUOpIdEx_reg was removed.  [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/test_env..vhd:165]
WARNING: [Synth 8-6014] Unused sequential element BranchAddressExMem_reg was removed.  [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/test_env..vhd:168]
WARNING: [Synth 8-6014] Unused sequential element rdExMem_reg was removed.  [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/test_env..vhd:172]
WARNING: [Synth 8-6014] Unused sequential element MemtoRegExMem_reg was removed.  [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/test_env..vhd:173]
WARNING: [Synth 8-6014] Unused sequential element rdMemWb_reg was removed.  [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/test_env..vhd:180]
WARNING: [Synth 8-6014] Unused sequential element MemtoRegMemWb_reg was removed.  [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/test_env..vhd:181]
WARNING: [Synth 8-3848] Net WA in module/entity test_env does not have driver. [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/test_env..vhd:113]
WARNING: [Synth 8-7129] Port RegDst in module Decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[15] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[4] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module test_env is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1920.477 ; gain = 500.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1920.477 ; gain = 500.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1920.477 ; gain = 500.062
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1920.477 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sirbu/OneDrive/Desktop/Faculta 2.2/AC/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/sirbu/OneDrive/Desktop/Faculta 2.2/AC/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sirbu/OneDrive/Desktop/Faculta 2.2/AC/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_env_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_env_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2008.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2008.969 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2008.969 ; gain = 588.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2008.969 ; gain = 588.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2008.969 ; gain = 588.555
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'InstrIfId_reg' and it is trimmed from '16' to '13' bits. [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/test_env..vhd:150]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2008.969 ; gain = 588.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 3     
	   3 Input   16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---RAMs : 
	              512 Bit	(32 X 16 bit)          RAMs := 1     
	              128 Bit	(8 X 16 bit)          RAMs := 1     
+---Muxes : 
	 257 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design test_env has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design test_env has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design test_env has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design test_env has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design test_env has port an[4] driven by constant 1
WARNING: [Synth 8-7129] Port led[15] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[4] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module test_env is either unconnected or has no load
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Instruction[0] with 1st driver pin 'i_0/Instruction[0]' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:150]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Instruction[0] with 2nd driver pin 'GND' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:150]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Instruction[0] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:150]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Instruction[1] with 1st driver pin 'i_0/Instruction[1]' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:150]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Instruction[1] with 2nd driver pin 'GND' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:150]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Instruction[1] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:150]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Instruction[2] with 1st driver pin 'i_0/Instruction[2]' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:150]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Instruction[2] with 2nd driver pin 'GND' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:150]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Instruction[2] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:150]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Instruction[3] with 1st driver pin 'i_0/Instruction[3]' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:150]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Instruction[3] with 2nd driver pin 'GND' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:150]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Instruction[3] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:150]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Instruction[4] with 1st driver pin 'i_0/Instruction[4]' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:150]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Instruction[4] with 2nd driver pin 'GND' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:150]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Instruction[4] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:150]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Instruction[5] with 1st driver pin 'i_0/Instruction[5]' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:150]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Instruction[5] with 2nd driver pin 'GND' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:150]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Instruction[5] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:150]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Instruction[6] with 1st driver pin 'i_0/Instruction[6]' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:150]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Instruction[6] with 2nd driver pin 'GND' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:150]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Instruction[6] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/InF.vhd:150]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Ext_Imm[8] with 1st driver pin 'inst_ID/Ext_Imm_inferred/Ext_Imm[8]' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Ext_Imm[8] with 2nd driver pin 'GND' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Ext_Imm[8] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Ext_Imm[7] with 1st driver pin 'inst_ID/Ext_Imm_inferred/Ext_Imm[7]' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Ext_Imm[7] with 2nd driver pin 'GND' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Ext_Imm[7] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Ext_Imm[6] with 1st driver pin 'inst_ID/Ext_Imm_inferred/Ext_Imm[6]' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Ext_Imm[6] with 2nd driver pin 'GND' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Ext_Imm[6] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Ext_Imm[5] with 1st driver pin 'inst_ID/Ext_Imm_inferred/Ext_Imm[5]' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Ext_Imm[5] with 2nd driver pin 'GND' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Ext_Imm[5] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Ext_Imm[4] with 1st driver pin 'inst_ID/Ext_Imm_inferred/Ext_Imm[4]' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Ext_Imm[4] with 2nd driver pin 'GND' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Ext_Imm[4] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Ext_Imm[3] with 1st driver pin 'inst_ID/Ext_Imm_inferred/Ext_Imm[3]' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Ext_Imm[3] with 2nd driver pin 'GND' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Ext_Imm[3] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Ext_Imm[2] with 1st driver pin 'inst_ID/Ext_Imm_inferred/Ext_Imm[2]' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Ext_Imm[2] with 2nd driver pin 'GND' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Ext_Imm[2] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Ext_Imm[1] with 1st driver pin 'inst_ID/Ext_Imm_inferred/Ext_Imm[1]' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Ext_Imm[1] with 2nd driver pin 'GND' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Ext_Imm[1] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Ext_Imm[0] with 1st driver pin 'inst_ID/Ext_Imm_inferred/Ext_Imm[0]' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Ext_Imm[0] with 2nd driver pin 'GND' [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Ext_Imm[0] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Proiecte VHDL/test_env/test_env.srcs/sources_1/new/Decode.vhd:71]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2008.969 ; gain = 588.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+----------------------+-----------+----------------------+----------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives     | 
+------------+----------------------+-----------+----------------------+----------------+
|test_env    | inst_MEM/MEM_reg     | Implied   | 32 x 16              | RAM32X1S x 16  | 
|test_env    | inst_ID/reg_file_reg | Implied   | 8 x 16               | RAM32M x 6     | 
+------------+----------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2008.969 ; gain = 588.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2008.969 ; gain = 588.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+----------------------+-----------+----------------------+----------------+
|Module Name | RTL Object           | Inference | Size (Depth x Width) | Primitives     | 
+------------+----------------------+-----------+----------------------+----------------+
|test_env    | inst_MEM/MEM_reg     | Implied   | 32 x 16              | RAM32X1S x 16  | 
|test_env    | inst_ID/reg_file_reg | Implied   | 8 x 16               | RAM32M x 6     | 
+------------+----------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2008.969 ; gain = 588.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2008.969 ; gain = 588.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2008.969 ; gain = 588.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2008.969 ; gain = 588.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2008.969 ; gain = 588.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2008.969 ; gain = 588.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2008.969 ; gain = 588.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|test_env    | RegWriteMemWb_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    16|
|3     |LUT1     |     3|
|4     |LUT2     |     6|
|5     |LUT3     |    86|
|6     |LUT4     |    10|
|7     |LUT5     |    24|
|8     |LUT6     |    55|
|9     |RAM32M   |     6|
|10    |RAM32X1S |    16|
|11    |SRL16E   |     1|
|12    |FDRE     |   163|
|13    |IBUF     |     6|
|14    |OBUF     |    26|
|15    |OBUFT    |     5|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2008.969 ; gain = 588.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 48 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 2008.969 ; gain = 500.062
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2008.969 ; gain = 588.555
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2008.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2008.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32X1S => RAM32X1S (RAMS32): 16 instances

Synth Design complete, checksum: adbaa5be
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 61 Warnings, 48 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 2008.969 ; gain = 984.430
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Proiecte VHDL/test_env/test_env.runs/synth_1/test_env.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_env_utilization_synth.rpt -pb test_env_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 29 02:08:38 2023...
