{"Source Block": ["hdl/library/axi_dmac/request_arb.v@162:172@HdlIdDef", "wire [C_ID_WIDTH-1:0] request_id;\nwire [C_ID_WIDTH-1:0] response_id;\n\nwire [C_DMA_LENGTH_WIDTH-7:0] req_burst_count = req_length[C_DMA_LENGTH_WIDTH-1:7];\nwire [3:0] req_last_burst_length = req_length[6:3];\nwire [2:0] req_last_beat_bytes = req_length[2:0];\n\nwire enabled_src;\nwire enabled_dest;\nwire sync_id;\nwire sync_id_ret_dest;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@164:174", "\nwire [C_DMA_LENGTH_WIDTH-7:0] req_burst_count = req_length[C_DMA_LENGTH_WIDTH-1:7];\nwire [3:0] req_last_burst_length = req_length[6:3];\nwire [2:0] req_last_beat_bytes = req_length[2:0];\n\nwire enabled_src;\nwire enabled_dest;\nwire sync_id;\nwire sync_id_ret_dest;\nwire sync_id_ret_src;\n\n"], ["hdl/library/axi_dmac/request_arb.v@160:170", "wire request_eot;\n\nwire [C_ID_WIDTH-1:0] request_id;\nwire [C_ID_WIDTH-1:0] response_id;\n\nwire [C_DMA_LENGTH_WIDTH-7:0] req_burst_count = req_length[C_DMA_LENGTH_WIDTH-1:7];\nwire [3:0] req_last_burst_length = req_length[6:3];\nwire [2:0] req_last_beat_bytes = req_length[2:0];\n\nwire enabled_src;\nwire enabled_dest;\n"], ["hdl/library/axi_dmac/request_arb.v@157:167", "\nreg eot_mem_src[0:2**C_ID_WIDTH-1];\nreg eot_mem_dest[0:2**C_ID_WIDTH-1];\nwire request_eot;\n\nwire [C_ID_WIDTH-1:0] request_id;\nwire [C_ID_WIDTH-1:0] response_id;\n\nwire [C_DMA_LENGTH_WIDTH-7:0] req_burst_count = req_length[C_DMA_LENGTH_WIDTH-1:7];\nwire [3:0] req_last_burst_length = req_length[6:3];\nwire [2:0] req_last_beat_bytes = req_length[2:0];\n"], ["hdl/library/axi_dmac/request_arb.v@165:175", "wire [C_DMA_LENGTH_WIDTH-7:0] req_burst_count = req_length[C_DMA_LENGTH_WIDTH-1:7];\nwire [3:0] req_last_burst_length = req_length[6:3];\nwire [2:0] req_last_beat_bytes = req_length[2:0];\n\nwire enabled_src;\nwire enabled_dest;\nwire sync_id;\nwire sync_id_ret_dest;\nwire sync_id_ret_src;\n\nwire dest_enable;\n"], ["hdl/library/axi_dmac/request_arb.v@158:168", "reg eot_mem_src[0:2**C_ID_WIDTH-1];\nreg eot_mem_dest[0:2**C_ID_WIDTH-1];\nwire request_eot;\n\nwire [C_ID_WIDTH-1:0] request_id;\nwire [C_ID_WIDTH-1:0] response_id;\n\nwire [C_DMA_LENGTH_WIDTH-7:0] req_burst_count = req_length[C_DMA_LENGTH_WIDTH-1:7];\nwire [3:0] req_last_burst_length = req_length[6:3];\nwire [2:0] req_last_beat_bytes = req_length[2:0];\n\n"], ["hdl/library/axi_dmac/request_arb.v@161:171", "\nwire [C_ID_WIDTH-1:0] request_id;\nwire [C_ID_WIDTH-1:0] response_id;\n\nwire [C_DMA_LENGTH_WIDTH-7:0] req_burst_count = req_length[C_DMA_LENGTH_WIDTH-1:7];\nwire [3:0] req_last_burst_length = req_length[6:3];\nwire [2:0] req_last_beat_bytes = req_length[2:0];\n\nwire enabled_src;\nwire enabled_dest;\nwire sync_id;\n"]], "Diff Content": {"Delete": [[167, "wire [2:0] req_last_beat_bytes = req_length[2:0];\n"]], "Add": []}}