data = '''
R00|00|
R01|00|
R02|1F|
R03|08|
R04|22|
R05|32|Power control
R06|0D|
R07|00|
R08|00|Loopback control
R09|40|Clock distribution control
R0A|00|FDD/TDD selection
R0B|08|
R0E|00|
R0F|00|
R10|41|NINT
R11|00|NINT/NFRAC
R12|00|FRAC
R13|40|FRAC
R14|88|
R15|B1|
R16|8C|
R17|E0|
R18|40|
R19|94|
R1A|03|VTUNE_H/VTUNE_L
R1B|76|
R1C|38|
R1D|00|
R1E|00|
R1F|00|
R20|41|NINT
R21|00|NINT/NFRAC
R22|00|FRAC
R23|40|FRAC
R24|88|
R25|B1|
R26|8C|
R27|E0|
R28|40|
R29|94|
R2A|03|VTUNE_H/VTUNE_L
R2B|76|
R2C|38|
R2D|00|
R2E|00|
R2F|00|
R30|00|
R31|00|
R32|1F|
R33|08|
R34|02|
R35|0C|
R36|30|
R3E|00|
R3F|00|
R50|00|
R51|00|
R52|1F|
R53|08|
R54|02|
R55|0C|
R56|30|
R57|94|
R58|00|
R59|01|
R5A|20|I,Q Interleave Mode, Clk Edge Polarity
R5B|00|
R5C|00|
R5D|00|
R5E|00|
R5F|1F|
R40|02|
R41|15|
R42|80|
R43|80|
R44|0B|
R45|00|
R46|00|
R47|60|
R48|0C|
R49|0C|
R4A|18|
R4B|50|
R4C|00|
R4D|00|
R4E|00|
R4F|00|
R60|00|
R61|00|
R62|1F|
R63|08|
R64|1E|
R65|01|VGA2GAIN
R66|00|Power down different modules
R67|00|Power down different modules
R68|01|VGA2GAINA + VGA2GAINB
R6E|00|
R6F|00|
R70|01|
R71|80|
R72|80|
R73|00|
R74|00|
R75|D0|
R76|78|
R77|00|
R78|1C|
R79|1C|
R7A|77|
R7B|77|
R7C|18|
R7D|00|
R7E|00|
'''
