--------------------
Cycle: 1	
Pre-Issue Buffer:
	Entry 0:	[ LW  	 R1, 128(R0)]
	Entry 1:	[ ADDI	 R1, R1, #-8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	0	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 2	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:	[ ADDI	 R1, R1, #-8]
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:	[ LW  	 R1, 128(R0)]
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	0	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 3	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:	[ ADDI	 R1, R1, #-8]
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:	[ LW  	 R1, 128(R0)]
Registers:
r00:	0	0	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 4	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 5	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 6	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 7	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 8	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 9	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 10	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 11	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 12	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 13	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 14	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 15	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 16	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 17	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 18	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 19	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 20	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 21	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 22	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 23	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 24	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 25	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 26	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 27	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 28	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 29	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 30	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 31	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 32	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 33	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 34	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 35	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 36	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 37	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 38	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 39	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 40	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 41	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 42	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 43	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 44	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 45	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 46	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 47	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 48	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 49	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 50	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 51	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 52	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 53	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 54	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 55	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 56	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 57	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 58	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 59	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 60	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 61	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 62	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 63	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 64	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 65	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 66	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 67	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 68	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 69	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 70	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 71	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 72	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 73	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 74	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 75	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 76	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 77	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 78	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 79	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 80	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 81	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 82	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 83	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 84	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 85	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 86	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 87	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 88	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 89	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 90	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 91	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 92	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 93	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 94	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 95	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 96	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 97	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 98	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 99	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 100	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 101	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 102	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 103	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 104	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 105	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 106	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 107	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 108	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 109	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 110	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 111	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 112	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 113	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 114	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 115	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 116	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 117	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 118	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 119	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 120	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 121	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 122	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 123	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 124	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 125	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 126	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 127	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 128	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 129	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 130	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 131	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 132	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 133	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 134	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 135	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 136	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 137	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 138	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 139	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 140	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 141	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 142	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 143	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 144	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 145	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 146	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 147	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 148	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 149	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 150	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 151	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 152	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 153	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 154	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 155	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 156	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 157	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 158	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 159	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 160	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 161	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 162	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 163	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 164	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 165	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 166	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 167	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 168	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 169	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 170	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 171	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 172	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 173	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 174	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 175	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 176	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 177	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 178	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 179	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 180	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 181	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 182	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 183	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 184	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 185	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 186	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 187	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 188	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 189	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 190	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 191	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 192	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 193	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 194	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 195	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 196	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 197	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 198	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 199	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 200	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 201	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 202	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 203	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 204	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 205	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 206	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 207	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 208	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 209	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 210	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 211	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 212	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 213	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 214	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 215	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 216	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 217	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 218	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 219	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 220	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 221	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 222	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 223	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 224	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 225	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 226	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 227	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 228	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 229	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 230	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 231	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 232	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 233	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 234	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 235	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 236	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 237	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 238	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 239	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 240	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 241	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 242	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 243	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 244	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 245	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 246	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 247	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 248	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 249	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 250	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 251	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 252	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 253	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 254	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 255	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 256	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 257	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 258	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 259	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 260	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 261	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 262	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 263	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 264	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 265	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 266	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 267	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 268	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 269	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 270	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 271	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 272	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 273	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 274	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 275	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 276	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 277	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 278	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 279	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 280	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 281	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 282	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 283	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 284	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 285	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 286	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 287	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 288	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 289	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 290	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 291	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 292	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 293	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 294	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 295	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 296	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 297	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 298	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 299	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 300	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 301	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 302	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 303	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 304	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 305	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 306	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 307	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 308	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 309	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 310	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 311	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 312	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 313	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 314	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 315	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 316	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 317	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 318	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 319	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 320	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 321	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 322	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 323	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 324	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 325	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 326	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 327	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 328	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 329	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 330	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 331	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 332	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 333	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 334	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 335	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 336	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 337	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 338	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 339	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 340	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 341	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 342	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 343	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 344	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 345	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 346	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 347	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 348	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 349	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 350	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 351	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 352	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 353	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 354	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 355	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 356	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 357	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 358	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 359	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 360	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 361	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 362	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 363	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 364	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 365	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 366	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 367	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 368	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 369	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 370	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 371	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 372	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 373	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 374	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 375	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 376	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 377	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 378	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 379	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 380	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 381	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 382	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 383	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 384	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 385	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 386	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 387	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 388	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 389	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 390	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 391	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 392	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 393	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 394	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 395	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 396	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 397	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 398	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 399	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 400	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 401	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 402	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 403	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 404	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 405	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 406	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 407	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 408	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 409	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 410	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 411	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 412	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 413	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 414	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 415	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 416	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 417	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 418	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 419	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 420	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 421	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 422	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 423	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 424	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 425	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 426	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 427	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 428	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 429	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 430	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 431	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 432	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 433	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 434	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 435	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 436	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 437	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 438	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 439	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 440	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 441	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 442	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 443	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 444	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 445	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 446	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 447	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 448	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 449	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 450	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 451	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 452	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 453	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 454	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 455	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 456	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 457	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 458	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 459	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 460	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 461	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 462	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 463	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 464	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 465	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 466	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 467	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 468	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 469	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 470	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 471	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 472	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 473	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 474	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 475	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 476	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 477	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 478	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 479	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 480	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 481	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 482	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 483	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 484	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 485	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 486	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 487	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 488	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 489	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 490	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 491	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 492	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 493	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 494	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 495	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 496	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 497	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 498	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 499	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 500	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 501	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 502	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 503	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 504	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 505	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 506	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 507	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 508	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 509	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 510	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 511	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 512	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 513	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 514	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 515	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 516	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 517	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 518	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 519	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 520	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 521	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 522	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 523	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 524	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 525	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 526	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 527	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 528	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 529	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 530	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 531	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 532	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 533	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 534	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 535	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 536	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 537	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 538	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 539	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 540	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 541	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 542	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 543	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 544	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 545	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 546	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 547	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 548	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 549	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 550	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 551	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 552	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 553	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 554	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 555	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 556	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 557	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 558	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 559	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 560	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 561	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 562	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 563	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 564	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 565	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 566	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 567	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 568	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 569	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 570	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 571	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 572	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 573	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 574	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 575	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 576	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 577	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 578	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 579	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 580	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 581	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 582	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 583	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 584	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 585	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 586	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 587	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 588	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 589	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 590	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 591	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 592	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 593	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 594	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 595	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 596	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 597	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 598	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 599	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 600	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 601	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 602	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 603	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 604	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 605	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 606	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 607	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 608	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 609	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 610	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 611	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 612	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 613	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 614	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 615	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 616	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 617	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 618	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 619	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 620	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 621	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 622	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 623	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 624	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 625	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 626	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 627	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 628	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 629	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 630	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 631	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 632	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 633	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 634	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 635	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 636	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 637	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 638	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 639	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 640	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 641	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 642	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 643	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 644	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 645	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 646	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 647	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 648	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 649	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 650	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 651	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 652	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 653	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 654	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 655	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 656	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 657	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 658	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 659	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 660	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 661	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 662	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 663	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 664	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 665	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 666	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 667	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 668	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 669	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 670	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 671	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 672	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 673	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 674	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 675	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 676	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 677	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 678	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 679	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 680	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 681	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 682	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 683	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 684	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 685	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 686	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 687	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 688	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 689	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 690	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 691	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 692	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 693	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 694	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 695	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 696	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 697	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 698	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 699	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 700	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 701	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 702	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 703	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 704	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 705	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 706	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 707	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 708	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 709	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 710	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 711	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 712	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 713	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 714	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 715	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 716	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 717	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 718	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 719	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 720	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 721	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 722	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 723	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 724	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 725	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 726	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 727	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 728	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 729	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 730	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 731	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 732	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 733	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 734	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 735	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 736	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 737	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 738	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 739	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 740	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 741	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 742	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 743	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 744	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 745	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 746	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 747	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 748	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 749	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 750	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 751	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 752	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 753	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 754	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 755	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 756	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 757	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 758	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 759	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 760	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 761	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 762	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 763	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 764	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 765	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 766	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 767	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 768	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 769	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 770	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 771	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 772	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 773	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 774	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 775	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 776	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 777	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 778	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 779	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 780	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 781	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 782	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 783	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 784	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 785	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 786	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 787	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 788	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 789	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 790	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 791	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 792	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 793	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 794	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 795	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 796	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 797	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 798	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 799	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 800	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 801	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 802	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 803	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 804	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 805	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 806	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 807	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 808	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 809	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 810	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 811	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 812	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 813	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 814	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 815	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 816	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 817	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 818	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 819	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 820	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 821	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 822	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 823	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 824	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 825	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 826	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 827	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 828	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 829	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 830	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 831	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 832	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 833	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 834	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 835	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 836	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 837	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 838	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 839	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 840	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 841	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 842	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 843	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 844	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 845	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 846	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 847	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 848	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 849	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 850	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 851	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 852	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 853	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 854	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 855	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 856	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 857	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 858	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 859	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 860	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 861	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 862	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 863	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 864	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 865	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 866	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 867	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 868	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 869	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 870	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 871	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 872	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 873	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 874	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 875	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 876	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 877	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 878	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 879	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 880	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 881	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 882	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 883	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 884	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 885	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 886	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 887	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 888	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 889	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 890	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 891	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 892	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 893	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 894	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 895	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 896	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 897	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 898	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 899	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 900	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 901	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 902	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 903	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 904	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 905	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 906	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 907	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 908	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 909	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 910	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 911	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 912	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 913	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 914	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 915	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 916	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 917	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 918	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 919	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 920	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 921	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 922	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 923	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 924	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 925	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 926	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 927	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 928	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 929	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 930	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 931	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 932	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 933	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 934	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 935	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 936	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 937	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 938	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 939	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 940	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 941	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 942	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 943	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 944	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 945	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 946	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 947	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 948	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 949	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 950	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 951	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 952	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 953	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 954	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 955	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 956	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 957	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 958	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 959	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 960	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 961	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 962	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 963	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 964	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 965	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 966	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 967	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 968	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 969	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 970	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 971	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 972	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 973	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 974	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 975	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 976	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 977	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 978	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 979	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 980	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 981	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 982	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 983	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 984	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 985	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 986	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 987	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 988	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 989	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 990	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 991	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 992	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 993	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 994	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 995	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 996	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 997	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 998	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 999	
Pre-Issue Buffer:
	Entry 0:	[ SW  	 R1, 128(R0)]
	Entry 1:	[ BLTZ	 R1, #8]
	Entry 2:
	Entry 3:
Pre_ALU Queue:
	Entry 0:
	Entry 1:
Post_ALU Queue:
	Entry 0:
Pre_MEM Queue:
	Entry 0:
	Entry 1:
Post_MEM Queue:
	Entry 0:
Registers:
r00:	0	128	0	0	0	0	0	0	
r08:	0	0	0	0	0	0	0	0	
r16:	0	0	0	0	0	0	0	0	
r24:	0	0	0	0	0	0	0	0	

Data:
128:	4	16	
--------------------
Cycle: 1000	
