0.6
2018.2
Jun 14 2018
20:41:02
D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.sim/sim_1/behav/xsim/glbl.v,1529022456,verilog,,,,glbl,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v,1543789662,verilog,,,,Processor_tb,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/alu_tb.v,1543747454,verilog,,,,alu_tb,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/ALU32bit.v,1543799470,verilog,,D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v,,ALU32bit,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/CS151-Processor.v,1543801196,verilog,,D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v,,CS151_Processor,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/PC.v,1543800390,verilog,,D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v,,PC,,,,,,,,
,,,,D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v,,inc6bit,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v,1543798614,verilog,,D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v,,insMem,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v,1543719612,verilog,,D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/PC.v,,Mux2_1,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/modules/And/And.srcs/sources_1/new/and.v,1543719612,verilog,,D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/insMem.v,,andder,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v,1543799296,verilog,,D:/Fall 2018/CS151/CS151-Verilog-Project/modules/2-1 mux/2-1 mux.srcs/sources_1/new/Mux2_1.v,,Controller,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/RegFile.v,1543742502,verilog,,D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v,,RegFile64x32,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151_MOV/CS151_MOV.srcs/sources_1/new/CS151_MOV.v,1543719614,verilog,,D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v,,CS151_MOV,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v,1543719614,verilog,,D:/Fall 2018/CS151/CS151-Verilog-Project/modules/CS151-processor/CS151-processor.srcs/sources_1/new/Controller.v,,CS151_not,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/modules/OR/OR.srcs/sources_1/new/CS151_Or.v,1543719616,verilog,,D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v,,CS151_Or,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/modules/SHIFT/SHIFT.srcs/sources_1/new/CS151_SHIFT.v,1543792616,verilog,,D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v,,CS151_SHIFT,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/modules/Sign_extension/Sign_extension.srcs/sources_1/new/sign_extend.v,1543719618,verilog,,D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v,,sign_extend,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/modules/XOR/XOR.srcs/sources_1/new/CS151_XOR.v,1543719618,verilog,,D:/Fall 2018/CS151/CS151-Verilog-Project/modules/NOT/NOT.srcs/sources_1/new/CS151_not.v,,CS151_XOR,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/modules/adder/adder.srcs/sources_1/new/adder.v,1543719620,verilog,,D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sources_1/new/adder6bit.v,,adder,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/modules/subtractor/subtractor.srcs/sources_1/new/sub.v,1543794396,verilog,,D:/Fall 2018/CS151/CS151-Verilog-Project/CS151_Processor/CS151_Processor.srcs/sim_1/new/Processor_tb.v,,sub,,,,,,,,
