# Traffic-Light-Controller-Verilog-FSM-
This Project implements a Traffic Light Controller using Verilog HDL and Finite State Machine (FSM) design approach. The controller simulates a real-world traffic light system with three states: Red, Green and Yellow, each active during a defined duration. 
