
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.76000000000000000000;
1.76000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_8_8_20_0";
mvm_8_8_20_0
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_8_8_20_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_8_8_20_0' with
	the parameters "8,8,20,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k8_p8_b20_g0 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k8_p8_b20_g0' with
	the parameters "3,7". (HDL-193)

Inferred memory devices in process
	in routine increaser_b3_TOP7 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k8_p8_b20_g0' with
	the parameters "1,8,20,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col8_b20_g0 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col8_b20_g0' with
	the parameters "20,8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col8_b20_g0' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col8_b20_g0' with
	the parameters "20,0". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g0 line 29 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE8' with
	the parameters "20,8,3". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE8_LOGSIZE3 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE8_LOGSIZE3 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
========================================================================
|       block name/line         | Inputs | Outputs | # sel inputs | MB |
========================================================================
| memory_b20_SIZE8_LOGSIZE3/105 |   8    |   20    |      3       | N  |
========================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 517 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b3_TOP7_0'
  Processing 'memory_b20_SIZE8_LOGSIZE3_0'
  Processing 'seqMemory_b20_SIZE8_0'
  Processing 'singlepath_n_row1_n_col8_b20_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k8_p8_b20_g0'
  Processing 'mvm_8_8_20_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g0_1_DW01_add_0'
  Processing 'mac_b20_g0_2_DW01_add_0'
  Processing 'mac_b20_g0_3_DW01_add_0'
  Processing 'mac_b20_g0_4_DW01_add_0'
  Processing 'mac_b20_g0_5_DW01_add_0'
  Processing 'mac_b20_g0_6_DW01_add_0'
  Processing 'mac_b20_g0_7_DW01_add_0'
  Processing 'mac_b20_g0_0_DW01_add_0'
  Mapping 'mac_b20_g0_1_DW_mult_tc_0'
  Mapping 'mac_b20_g0_2_DW_mult_tc_0'
  Mapping 'mac_b20_g0_3_DW_mult_tc_0'
  Mapping 'mac_b20_g0_4_DW_mult_tc_0'
  Mapping 'mac_b20_g0_5_DW_mult_tc_0'
  Mapping 'mac_b20_g0_6_DW_mult_tc_0'
  Mapping 'mac_b20_g0_7_DW_mult_tc_0'
  Mapping 'mac_b20_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13   75766.4      1.64     623.6    6491.2                          
    0:00:13   75766.4      1.64     623.6    6491.2                          
    0:00:24   62862.4      0.84     127.6       0.0 path/genblk1[7].path/path/*cell*35650/U2/ZN
    0:00:25   62674.9      0.32     110.8       0.0 path/genblk1[7].path/path/*cell*35650/U15/ZN
    0:00:25   62572.8      0.28     109.0       0.0 path/genblk1[7].path/path/*cell*35650/U25/ZN
    0:00:25   62459.7      0.28     106.8       0.0 path/genblk1[7].path/path/*cell*35650/*cell*35844/ZN
    0:00:25   62361.0      0.28     105.1       0.0 path/genblk1[7].path/path/*cell*35650/*cell*35888/ZN
    0:00:25   62321.9      0.28     104.7       0.0 path/genblk1[7].path/path/*cell*35650/*cell*35914/ZN
    0:00:25   62291.1      0.28     104.7       0.0 path/genblk1[7].path/path/*cell*35650/*cell*35802/ZN
    0:00:25   62266.9      0.28     104.7       0.0 path/genblk1[7].path/path/*cell*35650/*cell*36008/ZN
    0:00:25   62250.1      0.28     104.7       0.0 path/genblk1[7].path/path/*cell*35650/*cell*35736/ZN
    0:00:25   62229.6      0.28     104.7       0.0 path/genblk1[7].path/path/*cell*35650/*cell*35956/ZN
    0:00:25   62198.5      0.28     104.7       0.0 path/genblk1[7].path/path/*cell*35650/*cell*36044/ZN
    0:00:25   62188.7      0.28     104.7       0.0 path/genblk1[7].path/path/*cell*35650/*cell*35948/ZN
    0:00:25   62185.5      0.28     104.7       0.0 path/genblk1[7].path/path/*cell*35650/*cell*36060/ZN
    0:00:26   62293.7      0.37     104.6       0.0 path/genblk1[6].path/path/*cell*36077/U135/ZN
    0:00:26   62156.0      0.29     102.0       0.0 path/genblk1[6].path/path/*cell*36077/U17/ZN
    0:00:26   62036.0      0.28      99.6       0.0 path/genblk1[6].path/path/*cell*36077/*cell*36276/ZN
    0:00:26   61946.6      0.28      97.5       0.0 path/genblk1[6].path/path/*cell*36077/*cell*36256/ZN
    0:00:26   61889.7      0.28      96.4       0.0 path/genblk1[6].path/path/*cell*36077/*cell*36317/ZN
    0:00:26   61859.4      0.28      96.2       0.0 path/genblk1[6].path/path/*cell*36077/U345/ZN
    0:00:26   61831.4      0.28      96.1       0.0 path/genblk1[6].path/path/*cell*36077/*cell*36389/ZN
    0:00:26   61810.7      0.28      96.1       0.0 path/genblk1[6].path/path/*cell*36077/*cell*36479/ZN
    0:00:26   61788.9      0.28      96.1       0.0 path/genblk1[6].path/path/*cell*36077/U395/ZN
    0:00:26   61761.2      0.28      96.1       0.0 path/genblk1[6].path/path/*cell*36077/*cell*36295/ZN
    0:00:26   61735.1      0.28      96.1       0.0 path/genblk1[6].path/path/*cell*36077/U412/ZN
    0:00:26   61712.8      0.28      96.0       0.0 path/genblk1[6].path/path/*cell*36077/*cell*36483/ZN
    0:00:27   61708.0      0.28      96.0       0.0 path/genblk1[6].path/path/*cell*36077/U432/ZN
    0:00:27   61850.9      0.48     101.6       0.0 path/genblk1[5].path/path/*cell*36578/*cell*36592/Z
    0:00:27   61721.3      0.32      94.7       0.0 path/genblk1[5].path/path/*cell*36578/U39/ZN
    0:00:27   61617.6      0.28      93.0       0.0 path/genblk1[5].path/path/*cell*36578/*cell*36743/ZN
    0:00:27   61527.1      0.28      91.5       0.0 path/genblk1[5].path/path/*cell*36578/*cell*36758/ZN
    0:00:27   61454.5      0.28      89.4       0.0 path/genblk1[5].path/path/*cell*36578/U233/ZN
    0:00:27   61417.0      0.28      88.9       0.0 path/genblk1[5].path/path/*cell*36578/U395/ZN
    0:00:27   61383.2      0.28      88.7       0.0 path/genblk1[5].path/path/*cell*36578/*cell*36866/ZN
    0:00:27   61355.6      0.28      88.6       0.0 path/genblk1[5].path/path/*cell*36578/U234/ZN
    0:00:28   61330.0      0.28      88.6       0.0 path/genblk1[5].path/path/*cell*36578/*cell*36845/ZN
    0:00:28   61311.4      0.28      88.6       0.0 path/genblk1[5].path/path/*cell*36578/*cell*36977/ZN
    0:00:28   61293.3      0.28      88.5       0.0 path/genblk1[5].path/path/*cell*36578/*cell*37011/ZN
    0:00:28   61278.4      0.28      88.4       0.0 path/genblk1[5].path/path/*cell*36578/*cell*36674/ZN
    0:00:28   61270.7      0.28      88.4       0.0 path/genblk1[5].path/path/*cell*36578/*cell*36661/ZN
    0:00:28   61295.4      0.29      86.2       0.0 path/genblk1[4].path/path/*cell*37033/*cell*37118/ZN
    0:00:28   61177.6      0.28      83.8       0.0 path/genblk1[4].path/path/*cell*37033/*cell*37158/ZN
    0:00:28   61095.4      0.28      82.6       0.0 path/genblk1[4].path/path/*cell*37033/U117/ZN
    0:00:28   60995.1      0.28      81.2       0.0 path/genblk1[4].path/path/*cell*37033/U124/ZN
    0:00:29   60947.5      0.28      80.7       0.0 path/genblk1[4].path/path/*cell*37033/U173/ZN
    0:00:29   60913.7      0.28      80.7       0.0 path/genblk1[4].path/path/*cell*37033/U241/ZN
    0:00:29   60881.3      0.28      80.7       0.0 path/genblk1[4].path/path/*cell*37033/*cell*37274/ZN
    0:00:29   60862.9      0.28      80.7       0.0 path/genblk1[4].path/path/*cell*37033/*cell*37280/ZN
    0:00:29   60835.8      0.28      80.7       0.0 path/genblk1[4].path/path/*cell*37033/*cell*37293/ZN
    0:00:29   60810.8      0.28      80.7       0.0 path/genblk1[4].path/path/*cell*37033/*cell*37435/ZN
    0:00:29   60790.6      0.28      80.7       0.0 path/genblk1[4].path/path/*cell*37033/*cell*37448/ZN
    0:00:29   60777.5      0.28      80.7       0.0 path/genblk1[4].path/path/*cell*37033/*cell*37422/ZN
    0:00:29   60886.3      0.43      83.6       0.0 path/genblk1[3].path/path/*cell*37475/*cell*37489/Z
    0:00:29   60776.2      0.31      78.4       0.0 path/genblk1[3].path/path/*cell*37475/*cell*37611/ZN
    0:00:29   60661.3      0.28      76.8       0.0 path/genblk1[3].path/path/*cell*37475/*cell*37633/ZN
    0:00:30   60570.6      0.28      74.6       0.0 path/genblk1[3].path/path/*cell*37475/U314/ZN
    0:00:30   60516.9      0.28      73.1       0.0 path/genblk1[3].path/path/*cell*37475/*cell*37752/ZN
    0:00:30   60485.7      0.28      73.0       0.0 path/genblk1[3].path/path/*cell*37475/*cell*37694/ZN
    0:00:30   60458.3      0.28      73.0       0.0 path/genblk1[3].path/path/*cell*37475/U304/ZN
    0:00:30   60430.9      0.28      72.7       0.0 path/genblk1[3].path/path/*cell*37475/*cell*37824/ZN
    0:00:30   60395.3      0.28      72.7       0.0 path/genblk1[3].path/path/*cell*37475/*cell*37823/ZN
    0:00:30   60369.0      0.28      72.6       0.0 path/genblk1[3].path/path/*cell*37475/*cell*37674/ZN
    0:00:30   60349.5      0.28      72.6       0.0 path/genblk1[3].path/path/*cell*37475/*cell*37896/ZN
    0:00:30   60337.8      0.28      72.6       0.0 path/genblk1[3].path/path/*cell*37475/*cell*37704/ZN
    0:00:30   60334.7      0.28      72.6       0.0 path/genblk1[3].path/path/*cell*37475/*cell*37881/ZN
    0:00:30   60408.3      0.36      72.7       0.0 path/genblk1[2].path/path/*cell*37926/*cell*38022/ZN
    0:00:31   60311.8      0.30      70.2       0.0 path/genblk1[2].path/path/*cell*37926/*cell*38007/ZN
    0:00:31   60189.9      0.28      68.0       0.0 path/genblk1[2].path/path/*cell*37926/*cell*38145/ZN
    0:00:31   60093.9      0.28      66.7       0.0 path/genblk1[2].path/path/*cell*37926/*cell*38076/ZN
    0:00:31   60055.9      0.28      66.0       0.0 path/genblk1[2].path/path/*cell*37926/*cell*38221/ZN
    0:00:31   60007.7      0.28      65.6       0.0 path/genblk1[2].path/path/*cell*37926/*cell*38039/ZN
    0:00:31   59976.3      0.28      65.6       0.0 path/genblk1[2].path/path/*cell*37926/*cell*38244/ZN
    0:00:31   59947.1      0.28      65.6       0.0 path/genblk1[2].path/path/*cell*37926/*cell*38130/ZN
    0:00:31   59928.5      0.28      65.6       0.0 path/genblk1[2].path/path/*cell*37926/*cell*38141/ZN
    0:00:31   59902.1      0.28      65.5       0.0 path/genblk1[2].path/path/*cell*37926/*cell*38060/ZN
    0:00:31   59892.0      0.28      65.5       0.0 path/genblk1[2].path/path/*cell*37926/*cell*38257/ZN
    0:00:31   59887.0      0.28      65.5       0.0 path/genblk1[2].path/path/*cell*37926/U383/ZN
    0:00:32   59984.6      0.45      69.2       0.0 path/genblk1[1].path/path/*cell*38375/U360/ZN
    0:00:32   59890.7      0.32      64.4       0.0 path/genblk1[1].path/path/*cell*38375/*cell*38500/ZN
    0:00:32   59751.0      0.27      61.7       0.0 path/genblk1[1].path/path/*cell*38375/*cell*38572/ZN
    0:00:32   59683.5      0.27      60.4       0.0 path/genblk1[1].path/path/*cell*38375/*cell*38586/ZN
    0:00:32   59615.1      0.27      58.7       0.0 path/genblk1[1].path/path/*cell*38375/*cell*38653/ZN
    0:00:32   59573.6      0.27      58.0       0.0 path/genblk1[1].path/path/*cell*38375/*cell*38509/ZN
    0:00:32   59547.8      0.27      57.9       0.0 path/genblk1[1].path/path/*cell*38375/*cell*38535/ZN
    0:00:32   59518.0      0.27      57.9       0.0 path/genblk1[1].path/path/*cell*38375/*cell*38680/ZN
    0:00:32   59494.9      0.27      57.9       0.0 path/genblk1[1].path/path/*cell*38375/*cell*38757/ZN
    0:00:32   59470.7      0.27      57.8       0.0 path/genblk1[1].path/path/*cell*38375/*cell*38592/ZN
    0:00:32   59452.6      0.27      57.8       0.0 path/genblk1[1].path/path/*cell*38375/*cell*38803/ZN
    0:00:32   59440.9      0.27      57.9       0.0 path/genblk1[1].path/path/*cell*38375/*cell*38445/ZN
    0:00:33   59550.2      0.55      67.2       0.0 path/path/path/*cell*38827/U382/Z
    0:00:33   59437.2      0.32      56.0       0.0 path/path/path/*cell*38827/*cell*38952/ZN
    0:00:33   59313.5      0.26      54.0       0.0 path/path/path/*cell*38827/U230/ZN
    0:00:33   59244.3      0.24      52.3       0.0 path/path/path/*cell*38827/*cell*39026/ZN
    0:00:33   59173.0      0.24      50.8       0.0 path/path/path/*cell*38827/*cell*39091/ZN
    0:00:33   59124.6      0.24      50.1       0.0 path/path/path/*cell*38827/*cell*39097/ZN
    0:00:33   59081.5      0.24      49.7       0.0 path/path/path/*cell*38827/*cell*39065/ZN
    0:00:33   59066.9      0.24      49.6       0.0 path/path/path/*cell*38827/*cell*39170/ZN
    0:00:33   59031.8      0.24      49.6       0.0 path/path/path/*cell*38827/U350/ZN
    0:00:33   59007.8      0.24      49.6       0.0 path/path/path/*cell*38827/U361/ZN
    0:00:34   58989.2      0.24      49.6       0.0 path/path/path/*cell*38827/*cell*39234/ZN
    0:00:34   58974.9      0.24      49.5       0.0 path/path/path/*cell*38827/*cell*39160/ZN
    0:00:34   58969.5      0.24      49.5       0.0 path/path/path/*cell*38827/U403/ZN
    0:00:36   58964.0      0.24      49.5       0.0                          
    0:00:36   58964.0      0.24      49.5       0.0                          
    0:00:36   58964.0      0.24      49.5       0.0                          
    0:00:36   58964.0      0.24      49.5       0.0                          
    0:00:36   58964.0      0.24      49.5       0.0                          
    0:00:40   50028.7      0.24      36.5       0.0                          
    0:00:41   49983.3      0.21      32.1       0.0                          
    0:00:42   49985.7      0.20      31.5       0.0                          
    0:00:43   49989.6      0.18      31.0       0.0                          
    0:00:43   49996.3      0.17      30.5       0.0                          
    0:00:43   49998.2      0.17      30.4       0.0                          
    0:00:43   49998.2      0.17      30.5       0.0                          
    0:00:43   49998.7      0.16      30.4       0.0                          
    0:00:44   50001.1      0.16      30.2       0.0                          
    0:00:44   50007.2      0.16      29.6       0.0                          
    0:00:44   50008.8      0.16      29.6       0.0                          
    0:00:44   50014.6      0.16      28.7       0.0                          
    0:00:44   50017.3      0.15      28.6       0.0                          
    0:00:45   50020.5      0.15      28.3       0.0                          
    0:00:45   50022.4      0.15      28.1       0.0                          
    0:00:45   50030.6      0.15      28.0       0.0                          
    0:00:45   50037.5      0.15      28.1       0.0                          
    0:00:45   50041.2      0.14      27.9       0.0                          
    0:00:45   50050.0      0.14      27.3       0.0                          
    0:00:46   49624.2      0.14      27.3       0.0                          
    0:00:46   49624.2      0.14      27.3       0.0                          
    0:00:46   49624.2      0.14      27.3       0.0                          
    0:00:46   49624.2      0.14      27.3       0.0                          
    0:00:46   49624.2      0.14      27.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:46   49624.2      0.14      27.3       0.0                          
    0:00:46   49650.5      0.13      26.3      23.8 path/genblk1[4].path/path/add_out_reg[39]/D
    0:00:46   49663.3      0.13      25.5      23.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:00:46   49672.6      0.12      24.3      23.8 path/genblk1[3].path/path/add_out_reg[39]/D
    0:00:46   49679.2      0.12      23.8      23.8 path/genblk1[4].path/path/add_out_reg[39]/D
    0:00:47   49687.5      0.12      23.1      23.8 path/genblk1[4].path/path/add_out_reg[29]/D
    0:00:47   49691.7      0.12      22.7      23.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:47   49696.8      0.12      22.4      23.8 path/genblk1[1].path/path/add_out_reg[39]/D
    0:00:47   49698.6      0.12      22.3      23.8 path/genblk1[4].path/path/add_out_reg[29]/D
    0:00:47   49706.6      0.11      22.1      23.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:00:47   49717.5      0.11      22.0      23.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:00:47   49722.3      0.11      21.6      23.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:00:47   49727.9      0.11      21.4      23.8 path/genblk1[7].path/path/add_out_reg[39]/D
    0:00:47   49730.3      0.11      21.2      23.8 path/genblk1[1].path/path/add_out_reg[39]/D
    0:00:47   49738.0      0.11      21.1      23.8 path/genblk1[3].path/path/add_out_reg[39]/D
    0:00:47   49739.9      0.11      21.0      23.8 path/genblk1[2].path/path/add_out_reg[30]/D
    0:00:48   49749.2      0.11      20.9      23.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:00:48   49755.0      0.11      20.7      23.8 path/genblk1[1].path/path/add_out_reg[36]/D
    0:00:48   49763.8      0.11      20.6      36.8 path/genblk1[4].path/path/add_out_reg[29]/D
    0:00:48   49773.4      0.11      20.4      84.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:00:48   49779.0      0.11      19.7      84.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:00:48   49782.2      0.11      19.5      84.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:00:48   49786.2      0.10      19.4      84.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:00:48   49793.1      0.10      19.2      84.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:00:48   49794.9      0.10      19.2      84.4 path/path/path/add_out_reg[32]/D
    0:00:48   49795.5      0.10      19.1      84.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:00:48   49798.1      0.10      18.9      86.3 path/genblk1[1].path/path/add_out_reg[39]/D
    0:00:49   49802.1      0.10      18.8      86.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:49   49806.9      0.10      18.5      86.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:49   49810.6      0.10      18.2      86.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:00:49   49819.1      0.10      18.0      81.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:00:49   49825.0      0.10      17.9      81.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:00:49   49826.9      0.10      17.8      81.5 path/genblk1[1].path/path/add_out_reg[37]/D
    0:00:49   49833.5      0.10      17.7      81.4 path/genblk1[6].path/path/add_out_reg[39]/D
    0:00:49   49839.1      0.09      17.5      81.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:00:49   49839.9      0.09      17.3      81.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:00:49   49842.8      0.09      17.1      81.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:00:49   49847.6      0.09      17.0      81.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:00:49   49852.1      0.09      16.9      81.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:00:50   49854.8      0.09      16.9      81.4 path/path/path/add_out_reg[29]/D
    0:00:50   49855.3      0.09      16.8      81.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:00:50   49861.4      0.09      16.6      81.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:00:50   49864.4      0.09      16.5      81.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:00:50   49871.0      0.09      16.3      81.4 path/path/path/add_out_reg[34]/D
    0:00:50   49876.9      0.09      16.3      81.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:00:50   49883.8      0.09      16.1      81.4 path/genblk1[5].path/path/add_out_reg[32]/D
    0:00:50   49888.0      0.09      16.0      81.4 path/genblk1[6].path/path/add_out_reg[38]/D
    0:00:50   49887.2      0.09      15.9      81.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:00:50   49900.0      0.09      15.7      81.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:00:50   49900.3      0.09      15.6      81.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:00:50   49913.6      0.09      15.4     105.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:00:51   49922.6      0.08      15.3     105.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:00:51   49933.3      0.08      15.1     120.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:51   49937.0      0.08      15.1     120.8 path/genblk1[6].path/path/add_out_reg[38]/D
    0:00:51   49941.5      0.08      15.0     120.8 path/genblk1[4].path/path/add_out_reg[35]/D
    0:00:51   49948.4      0.08      14.9     120.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:00:51   49955.3      0.08      14.8     120.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:00:51   49960.9      0.08      14.5     120.8 path/path/path/add_out_reg[34]/D
    0:00:51   49961.7      0.08      14.5     120.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:00:51   49963.3      0.08      14.2     120.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:00:51   49963.3      0.08      14.1     120.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:52   49980.9      0.08      14.0     157.7 path/genblk1[3].path/path/add_out_reg[36]/D
    0:00:52   49975.8      0.08      14.0     133.9 path/path/path/add_out_reg[31]/D
    0:00:52   49985.1      0.08      14.0     181.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:00:52   49991.5      0.08      13.9     181.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:52   49995.8      0.08      13.8     181.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:52   50002.9      0.08      13.6     181.3 path/path/path/add_out_reg[31]/D
    0:00:52   50004.5      0.08      13.6     181.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:00:52   50009.3      0.08      13.5     181.3 path/genblk1[4].path/path/add_out_reg[29]/D
    0:00:52   50011.7      0.08      13.4     181.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:00:52   50024.2      0.08      13.3     204.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:52   50029.3      0.08      13.2     204.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:00:52   50034.6      0.07      13.2     204.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:00:52   50038.6      0.07      12.9     204.8 path/genblk1[7].path/path/add_out_reg[39]/D
    0:00:53   50047.4      0.07      12.8     217.9 path/genblk1[3].path/path/add_out_reg[36]/D
    0:00:53   50058.5      0.07      12.6     241.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:53   50057.7      0.07      12.5     241.7 path/genblk1[6].path/path/add_out_reg[33]/D
    0:00:53   50062.5      0.07      12.4     241.7 path/genblk1[2].path/path/add_out_reg[30]/D
    0:00:53   50064.9      0.07      12.3     241.7 path/genblk1[4].path/path/add_out_reg[36]/D
    0:00:53   50067.1      0.07      12.1     241.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:53   50071.0      0.07      12.0     241.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:00:53   50083.0      0.07      11.9     241.7 path/genblk1[7].path/path/add_out_reg[39]/D
    0:00:53   50076.9      0.07      11.8     228.6 path/genblk1[2].path/path/add_out_reg[38]/D
    0:00:53   50087.0      0.07      11.6     228.6 path/genblk1[6].path/path/add_out_reg[33]/D
    0:00:53   50092.6      0.07      11.5     228.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:53   50093.1      0.07      11.3     228.6 path/genblk1[6].path/path/add_out_reg[33]/D
    0:00:54   50093.7      0.07      11.2     228.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:54   50105.9      0.07      11.0     276.1 path/genblk1[4].path/path/add_out_reg[29]/D
    0:00:54   50118.1      0.06      10.9     291.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:54   50127.2      0.06      10.8     291.8 path/genblk1[6].path/path/add_out_reg[39]/D
    0:00:54   50129.6      0.06      10.7     291.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:00:54   50136.2      0.06      10.7     291.8 path/genblk1[5].path/path/add_out_reg[36]/D
    0:00:54   50148.7      0.06      10.6     307.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:54   50153.8      0.06      10.6     307.5 path/genblk1[4].path/path/add_out_reg[29]/D
    0:00:54   50158.0      0.06      10.5     307.5 path/genblk1[6].path/path/add_out_reg[33]/D
    0:00:54   50164.4      0.06      10.2     307.5 path/genblk1[3].path/path/add_out_reg[35]/D
    0:00:54   50168.7      0.06      10.3     307.5 path/genblk1[6].path/path/add_out_reg[33]/D
    0:00:54   50171.9      0.06      10.2     307.5 path/genblk1[6].path/path/add_out_reg[33]/D
    0:00:55   50172.9      0.06      10.2     307.5 path/genblk1[2].path/path/add_out_reg[38]/D
    0:00:55   50175.6      0.06      10.1     307.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:00:55   50179.3      0.06      10.1     307.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:55   50179.6      0.06      10.1     307.5 path/genblk1[7].path/path/add_out_reg[39]/D
    0:00:55   50181.2      0.06       9.9     307.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:00:55   50182.0      0.06       9.8     307.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:55   50183.3      0.06       9.8     307.5 path/genblk1[7].path/path/add_out_reg[37]/D
    0:00:55   50185.4      0.06       9.7     307.5 path/genblk1[1].path/path/add_out_reg[37]/D
    0:00:55   50195.0      0.06       9.7     354.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:00:55   50198.2      0.06       9.6     354.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:00:55   50214.9      0.06       9.5     402.2 path/path/path/add_out_reg[35]/D
    0:00:55   50216.5      0.06       9.4     402.2 path/genblk1[6].path/path/add_out_reg[39]/D
    0:00:55   50224.5      0.06       9.3     402.2 path/genblk1[7].path/path/add_out_reg[37]/D
    0:00:55   50226.9      0.06       9.2     402.2 path/genblk1[6].path/path/add_out_reg[33]/D
    0:00:56   50227.2      0.06       9.2     402.2 path/genblk1[1].path/path/add_out_reg[37]/D
    0:00:56   50240.7      0.06       9.1     417.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:56   50252.7      0.06       9.1     465.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:00:56   50258.8      0.05       9.0     465.0 path/genblk1[7].path/path/add_out_reg[37]/D
    0:00:56   50259.9      0.05       9.1     465.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:56   50262.3      0.05       9.0     465.0 path/genblk1[1].path/path/add_out_reg[37]/D
    0:00:56   50277.2      0.05       9.0     469.6 path/genblk1[6].path/path/add_out_reg[39]/D
    0:00:56   50280.1      0.05       8.9     469.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:56   50285.2      0.05       8.8     469.6 path/genblk1[3].path/path/add_out_reg[39]/D
    0:00:56   50288.6      0.05       8.8     469.6 path/genblk1[6].path/path/add_out_reg[39]/D
    0:00:56   50294.2      0.05       8.7     469.6 path/genblk1[6].path/path/add_out_reg[39]/D
    0:00:56   50296.9      0.05       8.6     469.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:56   50298.2      0.05       8.6     469.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:00:57   50303.0      0.05       8.5     469.6 path/genblk1[6].path/path/add_out_reg[39]/D
    0:00:57   50304.3      0.05       8.4     469.6 path/genblk1[6].path/path/add_out_reg[39]/D
    0:00:57   50309.1      0.05       8.4     469.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:57   50313.4      0.05       8.4     469.6 path/genblk1[2].path/path/add_out_reg[38]/D
    0:00:57   50317.9      0.05       8.3     469.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:00:57   50321.6      0.05       8.3     469.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:00:57   50322.9      0.05       8.3     469.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:57   50324.5      0.05       8.2     469.6 path/genblk1[6].path/path/add_out_reg[39]/D
    0:00:57   50331.2      0.05       8.2     469.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:57   50332.0      0.05       8.2     469.6 path/genblk1[6].path/path/add_out_reg[39]/D
    0:00:57   50333.1      0.05       8.1     469.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:00:57   50336.2      0.05       8.1     469.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:00:57   50342.9      0.05       8.1     469.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:58   50345.3      0.05       8.0     469.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:58   50349.5      0.05       8.0     469.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:58   50351.7      0.05       7.9     469.6 path/genblk1[1].path/path/add_out_reg[37]/D
    0:00:58   50363.1      0.05       7.9     516.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:58   50365.8      0.05       7.9     516.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:00:58   50373.2      0.05       7.8     516.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:00:58   50383.3      0.05       7.7     564.3 path/genblk1[6].path/path/add_out_reg[39]/D
    0:00:58   50385.2      0.05       7.7     564.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:58   50386.8      0.05       7.7     564.3 path/genblk1[2].path/path/add_out_reg[38]/D
    0:00:58   50387.3      0.05       7.7     564.3 path/genblk1[1].path/path/add_out_reg[37]/D
    0:00:58   50393.7      0.05       7.5     564.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:00:59   50396.6      0.05       7.5     564.3 path/genblk1[4].path/path/add_out_reg[36]/D
    0:00:59   50400.3      0.05       7.4     564.3 path/genblk1[6].path/path/add_out_reg[39]/D
    0:00:59   50405.4      0.04       7.3     564.3 path/genblk1[4].path/path/add_out_reg[36]/D
    0:00:59   50408.3      0.04       7.3     564.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:59   50409.1      0.04       7.2     564.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:00:59   50413.9      0.04       7.2     564.3 path/genblk1[1].path/path/add_out_reg[37]/D
    0:00:59   50419.2      0.04       7.0     564.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:00:59   50422.4      0.04       6.8     518.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:00:59   50424.6      0.04       6.6     518.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:00:59   50434.4      0.04       6.5     518.7 path/path/path/add_out_reg[35]/D
    0:00:59   50439.5      0.04       6.5     518.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:00:59   50442.9      0.04       6.3     518.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:00   50447.4      0.04       6.3     518.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   50451.7      0.04       6.1     518.7 path/path/path/add_out_reg[35]/D
    0:01:00   50455.9      0.04       6.0     518.7 path/genblk1[4].path/path/add_out_reg[35]/D
    0:01:00   50458.3      0.04       5.8     513.8 path/genblk1[4].path/path/add_out_reg[35]/D
    0:01:00   50463.1      0.04       5.8     511.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   50465.0      0.04       5.7     511.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:00   50468.2      0.04       5.7     511.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:00   50467.6      0.04       5.7     511.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:00   50465.5      0.04       5.6     511.0 path/genblk1[3].path/path/add_out_reg[29]/D
    0:01:00   50469.8      0.04       5.6     511.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:01:00   50470.8      0.04       5.5     511.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:00   50472.2      0.04       5.4     507.6 path/genblk1[5].path/path/add_out_reg[35]/D
    0:01:00   50475.6      0.03       5.4     507.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   50478.8      0.03       5.3     507.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:00   50482.8      0.03       5.1     507.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:01   50483.1      0.03       5.0     504.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:01   50486.5      0.03       5.0     499.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:01:01   50486.3      0.03       4.9     499.8 path/genblk1[4].path/path/add_out_reg[35]/D
    0:01:01   50487.1      0.03       5.0     499.8 path/genblk1[4].path/path/add_out_reg[35]/D
    0:01:01   50488.1      0.03       4.9     499.8 path/genblk1[6].path/path/add_out_reg[39]/D
    0:01:01   50498.0      0.03       4.8     547.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   50499.6      0.03       4.8     547.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:01   50503.8      0.03       4.7     547.3 path/genblk1[5].path/path/add_out_reg[32]/D
    0:01:01   50504.1      0.03       4.7     547.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:01   50504.1      0.03       4.7     547.3 path/path/path/add_out_reg[35]/D
    0:01:01   50503.8      0.03       4.6     547.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:01   50503.8      0.03       4.5     547.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:01   50506.5      0.03       4.5     547.3 path/genblk1[5].path/path/add_out_reg[27]/D
    0:01:02   50516.3      0.03       4.4     594.9 path/genblk1[6].path/path/add_out_reg[32]/D
    0:01:02   50517.7      0.03       4.3     594.9 path/path/path/add_out_reg[35]/D
    0:01:02   50520.3      0.03       4.3     594.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:02   50518.7      0.03       4.2     594.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   50518.7      0.03       4.2     594.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:02   50520.8      0.03       4.2     594.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:02   50522.4      0.03       4.2     589.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:02   50524.0      0.03       4.1     586.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:02   50525.4      0.03       4.1     586.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   50527.2      0.03       4.1     586.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:02   50529.6      0.03       4.0     586.5 path/genblk1[4].path/path/add_out_reg[38]/D
    0:01:02   50533.1      0.03       3.9     523.4 path/genblk1[4].path/path/add_out_reg[38]/D
    0:01:02   50536.0      0.03       3.8     523.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:02   50539.7      0.03       3.8     523.4 path/genblk1[4].path/path/add_out_reg[35]/D
    0:01:03   50545.1      0.03       3.7     523.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:03   50547.4      0.03       3.6     523.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:03   50549.3      0.03       3.6     523.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:03   50551.2      0.03       3.6     523.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   50553.8      0.03       3.6     523.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:03   50554.4      0.03       3.5     523.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   50554.6      0.03       3.5     523.4 path/path/path/add_out_reg[32]/D
    0:01:03   50563.7      0.02       3.4     544.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   50567.9      0.02       3.4     544.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:03   50569.0      0.02       3.3     544.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   50562.6      0.02       3.3     491.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:01:03   50565.0      0.02       3.3     491.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:03   50564.7      0.02       3.2     491.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:03   50566.9      0.02       3.2     491.3 path/path/path/add_out_reg[38]/D
    0:01:03   50570.3      0.02       3.1     491.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:04   50576.7      0.02       3.1     491.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:04   50580.2      0.02       3.0     491.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:01:04   50587.3      0.02       2.9     491.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:04   50590.5      0.02       2.9     491.3 path/genblk1[4].path/path/add_out_reg[35]/D
    0:01:04   50594.0      0.02       2.9     491.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:04   50598.3      0.02       2.8     491.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:04   50601.7      0.02       2.7     491.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:04   50607.8      0.02       2.6     491.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:04   50610.0      0.02       2.6     491.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:04   50616.3      0.02       2.6     491.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:04   50620.6      0.02       2.6     491.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:04   50622.5      0.02       2.5     491.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:04   50623.0      0.02       2.5     491.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:04   50622.5      0.02       2.4     491.3 path/genblk1[6].path/path/add_out_reg[39]/D
    0:01:05   50625.4      0.02       2.3     491.3 path/genblk1[4].path/path/add_out_reg[35]/D
    0:01:05   50625.1      0.02       2.3     491.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:01:05   50625.9      0.02       2.3     491.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:05   50632.3      0.02       2.3     491.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:01:05   50635.0      0.02       2.2     491.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:05   50639.0      0.02       2.2     491.3                          
    0:01:06   50636.6      0.02       2.1     467.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:01:06   50639.7      0.02       2.1     467.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   50639.2      0.02       2.1     467.3                          
    0:01:07   50638.7      0.02       2.1     467.3                          
    0:01:07   50622.7      0.02       2.1     467.3                          
    0:01:08   50573.2      0.02       2.1     467.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:08   50573.2      0.02       2.1     467.3                          
    0:01:08   50481.7      0.02       2.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:08   50481.7      0.02       2.1       0.0                          
    0:01:08   50481.7      0.02       2.1       0.0                          
    0:01:09   50143.4      0.02       2.1       0.0                          
    0:01:10   50058.0      0.02       2.1       0.0                          
    0:01:10   50013.1      0.02       2.1       0.0                          
    0:01:10   49993.4      0.02       2.1       0.0                          
    0:01:10   49986.2      0.02       2.1       0.0                          
    0:01:10   49986.2      0.02       2.1       0.0                          
    0:01:11   49987.8      0.02       2.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:11   50071.3      0.02       1.9       0.0                          
    0:01:11   49981.7      0.05       3.7       0.0                          
    0:01:11   49979.0      0.05       3.7       0.0                          
    0:01:11   49979.0      0.05       3.7       0.0                          
    0:01:11   49979.0      0.05       3.7       0.0                          
    0:01:11   49979.0      0.05       3.7       0.0                          
    0:01:11   49979.0      0.05       3.7       0.0                          
    0:01:11   49979.0      0.05       3.7       0.0                          
    0:01:12   49983.0      0.02       2.2       0.0 path/genblk1[6].path/path/add_out_reg[37]/D
    0:01:12   49989.6      0.02       2.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   49990.7      0.02       2.0       0.0 path/genblk1[6].path/path/add_out_reg[37]/D
    0:01:12   49992.8      0.02       2.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   49995.5      0.02       1.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   49996.3      0.02       1.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:12   49998.4      0.02       1.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:12   49999.8      0.02       1.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:01:12   50002.7      0.02       1.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   50012.0      0.02       1.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:13   50021.3      0.02       1.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:13   50024.2      0.02       1.5       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:01:13   50029.5      0.01       1.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   50031.1      0.01       1.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:13   50033.5      0.01       1.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:13   50036.5      0.01       1.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:13   50038.3      0.01       1.4       0.0 path/genblk1[4].path/path/add_out_reg[35]/D
    0:01:13   50041.8      0.01       1.3       0.0 path/path/path/add_out_reg[34]/D
    0:01:13   50043.4      0.01       1.3       0.0 path/genblk1[6].path/path/add_out_reg[37]/D
    0:01:13   50045.8      0.01       1.2       0.0 path/genblk1[4].path/path/add_out_reg[27]/D
    0:01:13   50045.8      0.01       1.2       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:01:13   50048.7      0.01       1.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:13   50054.0      0.01       1.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:13   50055.9      0.01       1.1       0.0 path/genblk1[6].path/path/add_out_reg[37]/D
    0:01:14   50059.1      0.01       1.1       0.0 path/genblk1[6].path/path/add_out_reg[35]/D
    0:01:14   50063.9      0.01       1.1       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:01:14   50067.8      0.01       1.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:14   50077.4      0.01       1.0       0.0 path/genblk1[4].path/path/add_out_reg[27]/D
    0:01:14   50080.6      0.01       1.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:14   50085.4      0.01       0.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:01:14   50087.5      0.01       0.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:14   50089.4      0.01       0.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:14   50095.8      0.01       0.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:01:14   50095.2      0.01       0.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:14   50096.6      0.01       0.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:14   50096.0      0.01       0.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:14   50101.6      0.01       0.7       0.0 path/genblk1[4].path/path/add_out_reg[38]/D
    0:01:15   50103.5      0.01       0.7       0.0 path/genblk1[4].path/path/add_out_reg[35]/D
    0:01:15   50108.8      0.01       0.7       0.0 path/genblk1[4].path/path/add_out_reg[35]/D
    0:01:15   50109.3      0.01       0.7       0.0 path/genblk1[6].path/path/add_out_reg[36]/D
    0:01:15   50112.8      0.01       0.7       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:01:15   50118.9      0.01       0.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:01:15   50120.3      0.01       0.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:15   50121.6      0.01       0.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:15   50122.6      0.01       0.6       0.0 path/genblk1[6].path/path/add_out_reg[37]/D
    0:01:15   50125.0      0.01       0.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:01:15   50125.6      0.01       0.6       0.0 path/genblk1[6].path/path/add_out_reg[38]/D
    0:01:15   50125.6      0.01       0.6       0.0 path/genblk1[6].path/path/add_out_reg[37]/D
    0:01:15   50125.6      0.01       0.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   50127.2      0.01       0.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:16   50125.8      0.01       0.6       0.0                          
    0:01:16   50124.0      0.01       0.6       0.0                          
    0:01:16   50110.4      0.01       0.6       0.0                          
    0:01:16   50103.8      0.01       0.6       0.0                          
    0:01:16   50093.1      0.01       0.6       0.0                          
    0:01:16   50073.4      0.01       0.6       0.0                          
    0:01:16   50034.9      0.01       0.6       0.0                          
    0:01:17   50004.8      0.01       0.6       0.0                          
    0:01:17   49993.1      0.01       0.6       0.0                          
    0:01:17   49982.2      0.01       0.6       0.0                          
    0:01:17   49935.1      0.01       0.6       0.0                          
    0:01:17   49830.0      0.01       0.6       0.0                          
    0:01:18   49722.3      0.01       0.6       0.0                          
    0:01:18   49718.1      0.01       0.6       0.0                          
    0:01:18   49715.4      0.01       0.6       0.0                          
    0:01:19   49712.2      0.01       0.6       0.0                          
    0:01:19   49711.4      0.01       0.6       0.0                          
    0:01:19   49704.2      0.01       0.6       0.0                          
    0:01:19   49700.2      0.01       0.6       0.0                          
    0:01:19   49648.9      0.03       1.3       0.0                          
    0:01:19   49648.9      0.03       1.3       0.0                          
    0:01:20   49648.9      0.03       1.3       0.0                          
    0:01:20   49648.9      0.03       1.3       0.0                          
    0:01:20   49648.9      0.03       1.3       0.0                          
    0:01:20   49648.9      0.03       1.3       0.0                          
    0:01:20   49656.1      0.01       0.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:20   49657.7      0.01       0.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:01:20   49657.7      0.01       0.6       0.0 path/genblk1[6].path/path/add_out_reg[37]/D
    0:01:20   49663.5      0.01       0.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:20   49662.2      0.01       0.6       0.0 path/genblk1[4].path/path/add_out_reg[38]/D
    0:01:20   49661.9      0.01       0.6       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:01:20   49664.9      0.01       0.6       0.0                          
    0:01:20   49666.5      0.01       0.6       0.0                          
    0:01:21   49668.6      0.01       0.5       0.0                          
    0:01:21   49672.6      0.01       0.5       0.0                          
    0:01:21   49674.4      0.01       0.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:21   49676.8      0.01       0.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:21   49682.7      0.01       0.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:21   49687.2      0.01       0.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:21   49693.6      0.01       0.4       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:01:21   49699.2      0.01       0.4       0.0 path/genblk1[2].path/path/add_out_reg[34]/D
    0:01:21   49702.6      0.01       0.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:21   49705.8      0.01       0.4       0.0 path/genblk1[2].path/path/add_out_reg[34]/D
    0:01:21   49710.6      0.01       0.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:01:22   49718.3      0.01       0.3       0.0 path/genblk1[6].path/path/add_out_reg[38]/D
    0:01:22   49718.6      0.01       0.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:22   49720.5      0.01       0.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:22   49730.0      0.01       0.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:22   49731.9      0.00       0.3       0.0 path/genblk1[6].path/path/add_out_reg[35]/D
    0:01:22   49737.7      0.00       0.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:22   49737.7      0.00       0.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:22   49739.3      0.00       0.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:01:22   49740.4      0.00       0.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:01:23   49744.1      0.00       0.2       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_8_8_20_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 4630 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_8_8_20_0
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 03:51:22 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_8_8_20_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              27916.434074
Buf/Inv area:                     2503.858005
Noncombinational area:           21827.693253
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 49744.127327
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_8_8_20_0
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 03:51:25 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_8_8_20_0           5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  14.5663 mW   (87%)
  Net Switching Power  =   2.1447 mW   (13%)
                         ---------
Total Dynamic Power    =  16.7110 mW  (100%)

Cell Leakage Power     =   1.0609 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.3454e+04          278.5957        3.6545e+05        1.4099e+04  (  79.33%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.1119e+03        1.8661e+03        6.9543e+05        3.6734e+03  (  20.67%)
--------------------------------------------------------------------------------------------------
Total          1.4566e+04 uW     2.1447e+03 uW     1.0609e+06 nW     1.7772e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_8_8_20_0
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 03:51:25 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[6].path/path/add_out_reg[35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_8_8_20_0       5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[6].path/Mat_a_Mem/Mem/U15/Z (TBUF_X2)      0.13       0.21 f
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out[10] (memory_b20_SIZE8_LOGSIZE3_4)
                                                          0.00       0.21 f
  path/genblk1[6].path/Mat_a_Mem/data_out[10] (seqMemory_b20_SIZE8_4)
                                                          0.00       0.21 f
  path/genblk1[6].path/path/in0[10] (mac_b20_g0_2)        0.00       0.21 f
  path/genblk1[6].path/path/mult_21/a[10] (mac_b20_g0_2_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[6].path/path/mult_21/U2199/Z (XOR2_X1)     0.07       0.29 f
  path/genblk1[6].path/path/mult_21/U1908/ZN (NAND2_X1)
                                                          0.04       0.32 r
  path/genblk1[6].path/path/mult_21/U1181/Z (BUF_X1)      0.05       0.37 r
  path/genblk1[6].path/path/mult_21/U1850/ZN (OAI22_X1)
                                                          0.04       0.42 f
  path/genblk1[6].path/path/mult_21/U575/CO (FA_X1)       0.11       0.52 f
  path/genblk1[6].path/path/mult_21/U563/S (FA_X1)        0.15       0.67 r
  path/genblk1[6].path/path/mult_21/U561/CO (FA_X1)       0.07       0.74 r
  path/genblk1[6].path/path/mult_21/U552/S (FA_X1)        0.11       0.85 f
  path/genblk1[6].path/path/mult_21/U551/S (FA_X1)        0.14       1.00 r
  path/genblk1[6].path/path/mult_21/U1489/ZN (NOR2_X1)
                                                          0.03       1.03 f
  path/genblk1[6].path/path/mult_21/U2176/ZN (NOR2_X1)
                                                          0.04       1.07 r
  path/genblk1[6].path/path/mult_21/U2174/ZN (NAND2_X1)
                                                          0.03       1.10 f
  path/genblk1[6].path/path/mult_21/U2132/ZN (OAI21_X1)
                                                          0.05       1.15 r
  path/genblk1[6].path/path/mult_21/U1338/Z (BUF_X1)      0.06       1.21 r
  path/genblk1[6].path/path/mult_21/U2217/ZN (AOI21_X1)
                                                          0.04       1.25 f
  path/genblk1[6].path/path/mult_21/U1323/ZN (XNOR2_X1)
                                                          0.06       1.31 f
  path/genblk1[6].path/path/mult_21/product[31] (mac_b20_g0_2_DW_mult_tc_1)
                                                          0.00       1.31 f
  path/genblk1[6].path/path/add_27/A[31] (mac_b20_g0_2_DW01_add_2)
                                                          0.00       1.31 f
  path/genblk1[6].path/path/add_27/U498/ZN (AND2_X1)      0.05       1.35 f
  path/genblk1[6].path/path/add_27/U640/ZN (AOI21_X1)     0.06       1.41 r
  path/genblk1[6].path/path/add_27/U716/ZN (OAI21_X1)     0.03       1.44 f
  path/genblk1[6].path/path/add_27/U730/ZN (AOI21_X1)     0.06       1.50 r
  path/genblk1[6].path/path/add_27/U507/ZN (OAI21_X1)     0.05       1.55 f
  path/genblk1[6].path/path/add_27/U804/ZN (AOI21_X1)     0.05       1.60 r
  path/genblk1[6].path/path/add_27/U487/ZN (XNOR2_X1)     0.06       1.66 r
  path/genblk1[6].path/path/add_27/SUM[35] (mac_b20_g0_2_DW01_add_2)
                                                          0.00       1.66 r
  path/genblk1[6].path/path/U19/ZN (INV_X1)               0.02       1.68 f
  path/genblk1[6].path/path/U20/ZN (NOR2_X1)              0.04       1.72 r
  path/genblk1[6].path/path/add_out_reg[35]/D (DFF_X2)
                                                          0.01       1.73 r
  data arrival time                                                  1.73

  clock clk (rise edge)                                   1.76       1.76
  clock network delay (ideal)                             0.00       1.76
  path/genblk1[6].path/path/add_out_reg[35]/CK (DFF_X2)
                                                          0.00       1.76 r
  library setup time                                     -0.03       1.73
  data required time                                                 1.73
  --------------------------------------------------------------------------
  data required time                                                 1.73
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 7 nets to module multipath_k8_p8_b20_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
