
          Lattice Mapping Report File for Design Module 'infinitas'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-1200HC -t TQFP144 -s 6 -oc Commercial
     infinitas_impl1.ngd -o infinitas_impl1_map.ncd -pr infinitas_impl1.prf -mp
     infinitas_impl1.mrp -lpf C:/lattice/infinitas/impl1/infinitas_impl1.lpf
     -lpf C:/lattice/infinitas/infinitas.lpf -c 0 -gui -msgset
     C:/lattice/infinitas/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-1200HCTQFP144
Target Performance:   6
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.9.0.99.2
Mapped on:  06/08/18  16:03:49

Design Summary
--------------

   Number of registers:      0 out of  1604 (0%)
      PFU registers:            0 out of  1280 (0%)
      PIO registers:            0 out of   324 (0%)
   Number of SLICEs:         1 out of   640 (0%)
      SLICEs as Logic/ROM:      1 out of   640 (0%)
      SLICEs as RAM:            0 out of   480 (0%)
      SLICEs as Carry:          0 out of   640 (0%)
   Number of LUT4s:          1 out of  1280 (0%)
      Number used as logic LUTs:          1
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 75 + 4(JTAG) out of 108 (73%)
   Number of block RAMs:  0 out of 7 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0

                                    Page 1




Design:  infinitas                                     Date:  06/08/18  16:03:49

Design Summary (cont)
---------------------
   Top 10 highest fanout non-clock nets:
     Net xMCLK_c_c: 11 loads
     Net expBCLK8_c_c: 8 loads
     Net expLRCK8_c_c: 8 loads
     Net expMDO1_c_c: 1 loads
     Net expMDO2_c_c: 1 loads
     Net expMDO3_c_c: 1 loads
     Net expMDO4_c_c: 1 loads
     Net pllWCLKREF_c_c: 1 loads
     Net xTDMIN1_c_c: 1 loads
     Net xTDMIN2_c_c: 1 loads




   Number of warnings:  30
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: input pad net 'nRST' has no legal load.
WARNING - map: input pad net 'SCL' has no legal load.
WARNING - map: input pad net 'SDA' has no legal load.
WARNING - map: input pad net 'SPDIFIN' has no legal load.
WARNING - map: input pad net 'pllCLK' has no legal load.
WARNING - map: input pad net 'pllLOCKED' has no legal load.
WARNING - map: input pad net 'dspTDMOUT0' has no legal load.
WARNING - map: input pad net 'dspTDMOUT1' has no legal load.
WARNING - map: input pad net 'dspTDMOUT2' has no legal load.
WARNING - map: input pad net 'dspTDMOUT3' has no legal load.
WARNING - map: input pad net 'dspSPDIFOUT' has no legal load.
WARNING - map: input pad net 'expMDI5' has no legal load.
WARNING - map: input pad net 'expMDI6' has no legal load.
WARNING - map: input pad net 'expMDI7' has no legal load.
WARNING - map: input pad net 'expMDI8' has no legal load.
WARNING - map: IO buffer missing for top level port nRST...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port SCL...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port SDA...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port SPDIFIN...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port pllCLK...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port pllLOCKED...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port dspTDMOUT0...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port dspTDMOUT1...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port dspTDMOUT2...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port dspTDMOUT3...logic will be

                                    Page 2




Design:  infinitas                                     Date:  06/08/18  16:03:49

Design Errors/Warnings (cont)
-----------------------------
     discarded.
WARNING - map: IO buffer missing for top level port dspSPDIFOUT...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port expMDI5...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port expMDI6...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port expMDI7...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port expMDI8...logic will be
     discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| SPDIFOUT            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pllCLKREF           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| pllWCLKREF          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dspMCLK             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dspBCLKIN0          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dspLRCKIN0          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dspTDMIN0           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dspBCLKIN1          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dspLRCKIN1          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dspTDMIN1           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dspBCLKIN2          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dspLRCKIN2          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dspTDMIN2           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dspBCLKIN3          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dspLRCKIN3          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dspTDMIN3           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dspBCLKOUT0         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dspLRCKOUT0         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dspBCLKOUT1         | OUTPUT    | LVCMOS33  |            |

                                    Page 3




Design:  infinitas                                     Date:  06/08/18  16:03:49

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| dspLRCKOUT1         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dspBCLKOUT2         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dspLRCKOUT2         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dspBCLKOUT3         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dspLRCKOUT3         | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| dspSPDIFIN          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expMDO1             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expBCLK1            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expLRCK1            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expMCLK1            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expMDO2             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expBCLK2            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expLRCK2            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expMCLK2            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expMDO3             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expBCLK3            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expLRCK3            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expMCLK3            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expMDO4             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expBCLK4            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expLRCK4            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expMCLK4            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expMDO5             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expBCLK5            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expLRCK5            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expMCLK5            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expMDO6             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expBCLK6            | OUTPUT    | LVCMOS33  |            |

                                    Page 4




Design:  infinitas                                     Date:  06/08/18  16:03:49

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| expLRCK6            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expMCLK6            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expMDO7             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expBCLK7            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expLRCK7            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expMCLK7            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expMDO8             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expBCLK8            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expLRCK8            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expMCLK8            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| xTDMIN1             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| xTDMIN2             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| xTDMIN3             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| xTDMIN4             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| xMCLK               | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| wclkOUT             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| CLKIN               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expMDI1             | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expMDI2             | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expMDI3             | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| expMDI4             | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| xLRCK               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| xBCLK               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| xTDMOUT1            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| xTDMOUT2            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| xTDMOUT3            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| xTDMOUT4            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| wclkIN              | INPUT     | LVCMOS33  |            |

                                    Page 5




Design:  infinitas                                     Date:  06/08/18  16:03:49

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i12 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.

Memory Usage
------------


     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 37 MB
        



































                                    Page 6


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
