Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun May 18 10:47:51 2025
| Host         : maskass running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2343)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4574)
5. checking no_input_delay (1)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2343)
---------------------------
 There are 49 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2294 register/latch pins with no clock driven by root clock pin: clock_div/slow_clk_int_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4574)
---------------------------------------------------
 There are 4574 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 4594          inf        0.000                      0                 4594           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4594 Endpoints
Min Delay          4594 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pipeline/DIEX_B_o_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.054ns  (logic 6.127ns (38.167%)  route 9.927ns (61.833%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE                         0.000     0.000 r  pipeline/DIEX_B_o_reg[4]/C
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  pipeline/DIEX_B_o_reg[4]/Q
                         net (fo=16, routed)          1.984     2.443    pipeline/data3[3]
    SLICE_X28Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.567 r  pipeline/multOp__0_carry__0_i_2/O
                         net (fo=2, routed)           0.834     3.401    pipeline/multOp__0_carry__0_i_2_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.525 r  pipeline/multOp__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.525    pipeline/U_ALU/multOp__34_carry_i_7_0[1]
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.752 r  pipeline/U_ALU/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.836     4.588    pipeline/U_ALU/multOp__0_carry__0_n_6
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.331     4.919 r  pipeline/U_ALU/multOp__34_carry_i_1/O
                         net (fo=2, routed)           0.860     5.779    pipeline/U_ALU/multOp__34_carry_i_1_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.332     6.111 r  pipeline/U_ALU/multOp__34_carry_i_5/O
                         net (fo=1, routed)           0.000     6.111    pipeline/U_ALU/multOp__34_carry_i_5_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.359 r  pipeline/U_ALU/multOp__34_carry/O[2]
                         net (fo=1, routed)           0.819     7.178    pipeline/U_ALU/data1[6]
    SLICE_X32Y26         LUT6 (Prop_lut6_I3_O)        0.302     7.480 r  pipeline/U_ALU/leds_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.982     8.462    pipeline/U_banc_registres/leds_OBUF[5]
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.586 r  pipeline/U_banc_registres/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.742    10.329    pipeline/U_banc_registres/seven_seg/bcd_digit__31[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.150    10.479 r  pipeline/U_banc_registres/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.869    12.348    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.706    16.054 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.054    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/DIEX_B_o_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.041ns  (logic 5.926ns (36.946%)  route 10.115ns (63.054%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE                         0.000     0.000 r  pipeline/DIEX_B_o_reg[4]/C
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  pipeline/DIEX_B_o_reg[4]/Q
                         net (fo=16, routed)          1.984     2.443    pipeline/data3[3]
    SLICE_X28Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.567 r  pipeline/multOp__0_carry__0_i_2/O
                         net (fo=2, routed)           0.834     3.401    pipeline/multOp__0_carry__0_i_2_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.525 r  pipeline/multOp__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.525    pipeline/U_ALU/multOp__34_carry_i_7_0[1]
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.752 r  pipeline/U_ALU/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.836     4.588    pipeline/U_ALU/multOp__0_carry__0_n_6
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.331     4.919 r  pipeline/U_ALU/multOp__34_carry_i_1/O
                         net (fo=2, routed)           0.860     5.779    pipeline/U_ALU/multOp__34_carry_i_1_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.332     6.111 r  pipeline/U_ALU/multOp__34_carry_i_5/O
                         net (fo=1, routed)           0.000     6.111    pipeline/U_ALU/multOp__34_carry_i_5_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.359 r  pipeline/U_ALU/multOp__34_carry/O[2]
                         net (fo=1, routed)           0.819     7.178    pipeline/U_ALU/data1[6]
    SLICE_X32Y26         LUT6 (Prop_lut6_I3_O)        0.302     7.480 r  pipeline/U_ALU/leds_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.982     8.462    pipeline/U_banc_registres/leds_OBUF[5]
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.586 r  pipeline/U_banc_registres/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.742    10.329    pipeline/U_banc_registres/seven_seg/bcd_digit__31[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124    10.453 r  pipeline/U_banc_registres/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.057    12.510    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.041 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.041    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/DIEX_B_o_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.037ns  (logic 6.167ns (38.453%)  route 9.870ns (61.547%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE                         0.000     0.000 r  pipeline/DIEX_B_o_reg[4]/C
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  pipeline/DIEX_B_o_reg[4]/Q
                         net (fo=16, routed)          1.984     2.443    pipeline/data3[3]
    SLICE_X28Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.567 r  pipeline/multOp__0_carry__0_i_2/O
                         net (fo=2, routed)           0.834     3.401    pipeline/multOp__0_carry__0_i_2_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.525 r  pipeline/multOp__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.525    pipeline/U_ALU/multOp__34_carry_i_7_0[1]
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.752 r  pipeline/U_ALU/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.836     4.588    pipeline/U_ALU/multOp__0_carry__0_n_6
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.331     4.919 r  pipeline/U_ALU/multOp__34_carry_i_1/O
                         net (fo=2, routed)           0.860     5.779    pipeline/U_ALU/multOp__34_carry_i_1_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.332     6.111 r  pipeline/U_ALU/multOp__34_carry_i_5/O
                         net (fo=1, routed)           0.000     6.111    pipeline/U_ALU/multOp__34_carry_i_5_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.359 r  pipeline/U_ALU/multOp__34_carry/O[2]
                         net (fo=1, routed)           0.819     7.178    pipeline/U_ALU/data1[6]
    SLICE_X32Y26         LUT6 (Prop_lut6_I3_O)        0.302     7.480 r  pipeline/U_ALU/leds_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.982     8.462    pipeline/U_banc_registres/leds_OBUF[5]
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.586 r  pipeline/U_banc_registres/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.747    10.334    pipeline/U_banc_registres/seven_seg/bcd_digit__31[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.152    10.486 r  pipeline/U_banc_registres/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808    12.293    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    16.037 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.037    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/DIEX_B_o_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.804ns  (logic 5.906ns (37.369%)  route 9.898ns (62.631%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE                         0.000     0.000 r  pipeline/DIEX_B_o_reg[4]/C
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  pipeline/DIEX_B_o_reg[4]/Q
                         net (fo=16, routed)          1.984     2.443    pipeline/data3[3]
    SLICE_X28Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.567 r  pipeline/multOp__0_carry__0_i_2/O
                         net (fo=2, routed)           0.834     3.401    pipeline/multOp__0_carry__0_i_2_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.525 r  pipeline/multOp__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.525    pipeline/U_ALU/multOp__34_carry_i_7_0[1]
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.752 r  pipeline/U_ALU/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.836     4.588    pipeline/U_ALU/multOp__0_carry__0_n_6
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.331     4.919 r  pipeline/U_ALU/multOp__34_carry_i_1/O
                         net (fo=2, routed)           0.860     5.779    pipeline/U_ALU/multOp__34_carry_i_1_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.332     6.111 r  pipeline/U_ALU/multOp__34_carry_i_5/O
                         net (fo=1, routed)           0.000     6.111    pipeline/U_ALU/multOp__34_carry_i_5_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.359 r  pipeline/U_ALU/multOp__34_carry/O[2]
                         net (fo=1, routed)           0.819     7.178    pipeline/U_ALU/data1[6]
    SLICE_X32Y26         LUT6 (Prop_lut6_I3_O)        0.302     7.480 r  pipeline/U_ALU/leds_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.982     8.462    pipeline/U_banc_registres/leds_OBUF[5]
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.586 r  pipeline/U_banc_registres/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.920    10.507    pipeline/U_banc_registres/seven_seg/bcd_digit__31[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.124    10.631 r  pipeline/U_banc_registres/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.663    12.293    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.804 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.804    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/DIEX_B_o_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.759ns  (logic 6.123ns (38.854%)  route 9.636ns (61.146%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE                         0.000     0.000 r  pipeline/DIEX_B_o_reg[4]/C
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  pipeline/DIEX_B_o_reg[4]/Q
                         net (fo=16, routed)          1.984     2.443    pipeline/data3[3]
    SLICE_X28Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.567 r  pipeline/multOp__0_carry__0_i_2/O
                         net (fo=2, routed)           0.834     3.401    pipeline/multOp__0_carry__0_i_2_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.525 r  pipeline/multOp__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.525    pipeline/U_ALU/multOp__34_carry_i_7_0[1]
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.752 r  pipeline/U_ALU/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.836     4.588    pipeline/U_ALU/multOp__0_carry__0_n_6
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.331     4.919 r  pipeline/U_ALU/multOp__34_carry_i_1/O
                         net (fo=2, routed)           0.860     5.779    pipeline/U_ALU/multOp__34_carry_i_1_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.332     6.111 r  pipeline/U_ALU/multOp__34_carry_i_5/O
                         net (fo=1, routed)           0.000     6.111    pipeline/U_ALU/multOp__34_carry_i_5_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.359 r  pipeline/U_ALU/multOp__34_carry/O[2]
                         net (fo=1, routed)           0.819     7.178    pipeline/U_ALU/data1[6]
    SLICE_X32Y26         LUT6 (Prop_lut6_I3_O)        0.302     7.480 r  pipeline/U_ALU/leds_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.982     8.462    pipeline/U_banc_registres/leds_OBUF[5]
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.586 r  pipeline/U_banc_registres/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.652    10.239    pipeline/U_banc_registres/seven_seg/bcd_digit__31[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.120    10.359 r  pipeline/U_banc_registres/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.669    12.027    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732    15.759 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.759    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/DIEX_B_o_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.691ns  (logic 5.915ns (37.697%)  route 9.776ns (62.303%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE                         0.000     0.000 r  pipeline/DIEX_B_o_reg[4]/C
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  pipeline/DIEX_B_o_reg[4]/Q
                         net (fo=16, routed)          1.984     2.443    pipeline/data3[3]
    SLICE_X28Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.567 r  pipeline/multOp__0_carry__0_i_2/O
                         net (fo=2, routed)           0.834     3.401    pipeline/multOp__0_carry__0_i_2_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.525 r  pipeline/multOp__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.525    pipeline/U_ALU/multOp__34_carry_i_7_0[1]
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.752 r  pipeline/U_ALU/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.836     4.588    pipeline/U_ALU/multOp__0_carry__0_n_6
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.331     4.919 r  pipeline/U_ALU/multOp__34_carry_i_1/O
                         net (fo=2, routed)           0.860     5.779    pipeline/U_ALU/multOp__34_carry_i_1_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.332     6.111 r  pipeline/U_ALU/multOp__34_carry_i_5/O
                         net (fo=1, routed)           0.000     6.111    pipeline/U_ALU/multOp__34_carry_i_5_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.359 r  pipeline/U_ALU/multOp__34_carry/O[2]
                         net (fo=1, routed)           0.819     7.178    pipeline/U_ALU/data1[6]
    SLICE_X32Y26         LUT6 (Prop_lut6_I3_O)        0.302     7.480 r  pipeline/U_ALU/leds_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.982     8.462    pipeline/U_banc_registres/leds_OBUF[5]
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.586 r  pipeline/U_banc_registres/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.747    10.334    pipeline/U_banc_registres/seven_seg/bcd_digit__31[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124    10.458 r  pipeline/U_banc_registres/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713    12.171    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.691 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.691    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/DIEX_B_o_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.572ns  (logic 5.930ns (38.082%)  route 9.642ns (61.918%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE                         0.000     0.000 r  pipeline/DIEX_B_o_reg[4]/C
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  pipeline/DIEX_B_o_reg[4]/Q
                         net (fo=16, routed)          1.984     2.443    pipeline/data3[3]
    SLICE_X28Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.567 r  pipeline/multOp__0_carry__0_i_2/O
                         net (fo=2, routed)           0.834     3.401    pipeline/multOp__0_carry__0_i_2_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.525 r  pipeline/multOp__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.525    pipeline/U_ALU/multOp__34_carry_i_7_0[1]
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     3.752 r  pipeline/U_ALU/multOp__0_carry__0/O[1]
                         net (fo=2, routed)           0.836     4.588    pipeline/U_ALU/multOp__0_carry__0_n_6
    SLICE_X31Y25         LUT2 (Prop_lut2_I1_O)        0.331     4.919 r  pipeline/U_ALU/multOp__34_carry_i_1/O
                         net (fo=2, routed)           0.860     5.779    pipeline/U_ALU/multOp__34_carry_i_1_n_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.332     6.111 r  pipeline/U_ALU/multOp__34_carry_i_5/O
                         net (fo=1, routed)           0.000     6.111    pipeline/U_ALU/multOp__34_carry_i_5_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.359 r  pipeline/U_ALU/multOp__34_carry/O[2]
                         net (fo=1, routed)           0.819     7.178    pipeline/U_ALU/data1[6]
    SLICE_X32Y26         LUT6 (Prop_lut6_I3_O)        0.302     7.480 r  pipeline/U_ALU/leds_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.982     8.462    pipeline/U_banc_registres/leds_OBUF[5]
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.586 r  pipeline/U_banc_registres/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.652    10.239    pipeline/U_banc_registres/seven_seg/bcd_digit__31[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124    10.363 r  pipeline/U_banc_registres/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.674    12.037    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.572 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.572    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_B_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[245][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.280ns  (logic 0.896ns (5.864%)  route 14.384ns (94.136%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE                         0.000     0.000 r  pipeline/EXMEM_B_o_reg[2]/C
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  pipeline/EXMEM_B_o_reg[2]/Q
                         net (fo=88, routed)          3.707     4.231    pipeline/U_banc_donnees/data_reg[1][7]_0[2]
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.124     4.355 r  pipeline/U_banc_donnees/data[253][7]_i_2/O
                         net (fo=380, routed)         7.230    11.585    pipeline/U_banc_donnees/BD_ADDR_i[2]
    SLICE_X12Y13         LUT6 (Prop_lut6_I5_O)        0.124    11.709 f  pipeline/U_banc_donnees/data[245][7]_i_2/O
                         net (fo=8, routed)           2.704    14.413    pipeline/U_banc_donnees/data[245][7]_i_2_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    14.537 r  pipeline/U_banc_donnees/data[245][7]_i_1/O
                         net (fo=8, routed)           0.742    15.280    pipeline/U_banc_donnees/data[245][7]_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  pipeline/U_banc_donnees/data_reg[245][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_B_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[245][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.280ns  (logic 0.896ns (5.864%)  route 14.384ns (94.136%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE                         0.000     0.000 r  pipeline/EXMEM_B_o_reg[2]/C
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  pipeline/EXMEM_B_o_reg[2]/Q
                         net (fo=88, routed)          3.707     4.231    pipeline/U_banc_donnees/data_reg[1][7]_0[2]
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.124     4.355 r  pipeline/U_banc_donnees/data[253][7]_i_2/O
                         net (fo=380, routed)         7.230    11.585    pipeline/U_banc_donnees/BD_ADDR_i[2]
    SLICE_X12Y13         LUT6 (Prop_lut6_I5_O)        0.124    11.709 f  pipeline/U_banc_donnees/data[245][7]_i_2/O
                         net (fo=8, routed)           2.704    14.413    pipeline/U_banc_donnees/data[245][7]_i_2_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    14.537 r  pipeline/U_banc_donnees/data[245][7]_i_1/O
                         net (fo=8, routed)           0.742    15.280    pipeline/U_banc_donnees/data[245][7]_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  pipeline/U_banc_donnees/data_reg[245][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_B_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/U_banc_donnees/data_reg[245][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.280ns  (logic 0.896ns (5.864%)  route 14.384ns (94.136%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y23         FDRE                         0.000     0.000 r  pipeline/EXMEM_B_o_reg[2]/C
    SLICE_X34Y23         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  pipeline/EXMEM_B_o_reg[2]/Q
                         net (fo=88, routed)          3.707     4.231    pipeline/U_banc_donnees/data_reg[1][7]_0[2]
    SLICE_X40Y23         LUT6 (Prop_lut6_I5_O)        0.124     4.355 r  pipeline/U_banc_donnees/data[253][7]_i_2/O
                         net (fo=380, routed)         7.230    11.585    pipeline/U_banc_donnees/BD_ADDR_i[2]
    SLICE_X12Y13         LUT6 (Prop_lut6_I5_O)        0.124    11.709 f  pipeline/U_banc_donnees/data[245][7]_i_2/O
                         net (fo=8, routed)           2.704    14.413    pipeline/U_banc_donnees/data[245][7]_i_2_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124    14.537 r  pipeline/U_banc_donnees/data[245][7]_i_1/O
                         net (fo=8, routed)           0.742    15.280    pipeline/U_banc_donnees/data[245][7]_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  pipeline/U_banc_donnees/data_reg[245][2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pipeline/U_banc_instructions/OUTD_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/LIDI_A_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE                         0.000     0.000 r  pipeline/U_banc_instructions/OUTD_reg[1]/C
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pipeline/U_banc_instructions/OUTD_reg[1]/Q
                         net (fo=1, routed)           0.116     0.257    pipeline/OUTD[1]
    SLICE_X42Y24         FDRE                                         r  pipeline/LIDI_A_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg/digit_sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE                         0.000     0.000 r  seven_seg/counter_reg[19]/C
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seven_seg/counter_reg[19]/Q
                         net (fo=2, routed)           0.121     0.262    seven_seg/p_0_in[1]
    SLICE_X46Y26         FDRE                                         r  seven_seg/digit_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/LIDI_A_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/DIEX_A_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.167ns (61.374%)  route 0.105ns (38.626%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE                         0.000     0.000 r  pipeline/LIDI_A_o_reg[1]/C
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  pipeline/LIDI_A_o_reg[1]/Q
                         net (fo=3, routed)           0.105     0.272    pipeline/LIDI_A_o_reg_n_0_[1]
    SLICE_X40Y23         FDRE                                         r  pipeline/DIEX_A_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/DIEX_A_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/EXMEM_A_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.146ns (52.583%)  route 0.132ns (47.417%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE                         0.000     0.000 r  pipeline/DIEX_A_o_reg[1]/C
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pipeline/DIEX_A_o_reg[1]/Q
                         net (fo=3, routed)           0.132     0.278    pipeline/DIEX_A_o[1]
    SLICE_X40Y23         FDRE                                         r  pipeline/EXMEM_A_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/LIDI_OP_o_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/DIEX_OP_o_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.133ns (47.386%)  route 0.148ns (52.614%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE                         0.000     0.000 r  pipeline/LIDI_OP_o_reg[4]/C
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  pipeline/LIDI_OP_o_reg[4]/Q
                         net (fo=4, routed)           0.148     0.281    pipeline/LIDI_OP_o[4]
    SLICE_X39Y23         FDRE                                         r  pipeline/DIEX_OP_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_A_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/MEMRE_A_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.146ns (51.144%)  route 0.139ns (48.856%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE                         0.000     0.000 r  pipeline/EXMEM_A_o_reg[0]/C
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pipeline/EXMEM_A_o_reg[0]/Q
                         net (fo=4, routed)           0.139     0.285    pipeline/EXMEM_A_o[0]
    SLICE_X38Y24         FDRE                                         r  pipeline/MEMRE_A_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/U_banc_instructions/OUTD_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/LIDI_A_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.336%)  route 0.145ns (50.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE                         0.000     0.000 r  pipeline/U_banc_instructions/OUTD_reg[0]/C
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pipeline/U_banc_instructions/OUTD_reg[0]/Q
                         net (fo=1, routed)           0.145     0.286    pipeline/OUTD[0]
    SLICE_X40Y25         FDRE                                         r  pipeline/LIDI_A_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/EXMEM_A_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/MEMRE_A_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.167ns (55.516%)  route 0.134ns (44.484%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE                         0.000     0.000 r  pipeline/EXMEM_A_o_reg[3]/C
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  pipeline/EXMEM_A_o_reg[3]/Q
                         net (fo=5, routed)           0.134     0.301    pipeline/EXMEM_A_o[3]
    SLICE_X36Y23         FDRE                                         r  pipeline/MEMRE_A_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipeline/LIDI_A_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipeline/DIEX_A_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.146ns (46.377%)  route 0.169ns (53.623%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE                         0.000     0.000 r  pipeline/LIDI_A_o_reg[2]/C
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  pipeline/LIDI_A_o_reg[2]/Q
                         net (fo=3, routed)           0.169     0.315    pipeline/LIDI_A_o_reg_n_0_[2]
    SLICE_X40Y23         FDRE                                         r  pipeline/DIEX_A_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seven_seg/digit_sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE                         0.000     0.000 r  seven_seg/counter_reg[18]/C
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seven_seg/counter_reg[18]/Q
                         net (fo=2, routed)           0.188     0.329    seven_seg/p_0_in[0]
    SLICE_X46Y26         FDRE                                         r  seven_seg/digit_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------





