$date
	Sat Oct 22 23:40:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#851270
b110 &
b110 %
1$
b110 !
1"
#851271
0"
#851274
b11 &
b11 %
#851278
b1010 &
b1010 %
#851282
b101 &
b101 %
#851286
b10000 &
b10000 %
#851290
b1000 &
b1000 %
#851294
b100 &
b100 %
#851298
b10 &
b10 %
#851302
b1 &
1#
b1 %
#851306
b0 &
b0 %
0#
0$
#1884865
b10000 !
1"
#1884866
b10000 &
b10000 %
1$
#1884867
0"
#1884870
b1000 &
b1000 %
#1884874
b100 &
b100 %
#1884878
b10 &
b10 %
#1884882
b1 &
b1 %
1#
#1884886
b0 &
0#
b0 %
0$
#2838089
b10001 !
1"
#2838090
b10001 &
b10001 %
1$
#2838091
0"
#2838094
b110100 &
b110100 %
#2838098
b11010 &
b11010 %
#2838102
b1101 &
b1101 %
#2838106
b101000 &
b101000 %
#2838110
b10100 &
b10100 %
#2838114
b1010 &
b1010 %
#2838118
b101 &
b101 %
#2838122
b10000 &
b10000 %
#2838126
b1000 &
b1000 %
#2838130
b100 &
b100 %
#2838134
b10 &
b10 %
#2838138
b1 &
b1 %
1#
#2838142
b0 &
0#
b0 %
0$
#4500012
