$date
	Sun Jan 22 22:30:45 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MLD_15_7_decoder_test_bench $end
$var wire 15 ! decoded_vector [0:14] $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 15 $ received_vector [0:14] $end
$var reg 1 % reset $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # load $end
$var wire 15 & received_vector [0:14] $end
$var wire 1 % reset $end
$var wire 1 ' error_value $end
$var wire 15 ( decoded_vector [0:14] $end
$var reg 1 ) parity_check_sum_1 $end
$var reg 1 * parity_check_sum_2 $end
$var reg 1 + parity_check_sum_3 $end
$var reg 1 , parity_check_sum_4 $end
$var reg 1 - w0 $end
$var reg 1 . w1 $end
$var reg 1 / w10 $end
$var reg 1 0 w11 $end
$var reg 1 1 w12 $end
$var reg 1 2 w13 $end
$var reg 1 3 w14 $end
$var reg 1 4 w2 $end
$var reg 1 5 w3 $end
$var reg 1 6 w4 $end
$var reg 1 7 w5 $end
$var reg 1 8 w6 $end
$var reg 1 9 w7 $end
$var reg 1 : w8 $end
$var reg 1 ; w9 $end
$scope module FF1 $end
$var wire 1 - D $end
$var wire 1 " clk $end
$var wire 1 % reset $end
$var reg 1 < Q $end
$upscope $end
$scope module FF10 $end
$var wire 1 ; D $end
$var wire 1 " clk $end
$var wire 1 % reset $end
$var reg 1 = Q $end
$upscope $end
$scope module FF11 $end
$var wire 1 / D $end
$var wire 1 " clk $end
$var wire 1 % reset $end
$var reg 1 > Q $end
$upscope $end
$scope module FF12 $end
$var wire 1 0 D $end
$var wire 1 " clk $end
$var wire 1 % reset $end
$var reg 1 ? Q $end
$upscope $end
$scope module FF13 $end
$var wire 1 1 D $end
$var wire 1 " clk $end
$var wire 1 % reset $end
$var reg 1 @ Q $end
$upscope $end
$scope module FF14 $end
$var wire 1 2 D $end
$var wire 1 " clk $end
$var wire 1 % reset $end
$var reg 1 A Q $end
$upscope $end
$scope module FF15 $end
$var wire 1 3 D $end
$var wire 1 " clk $end
$var wire 1 % reset $end
$var reg 1 B Q $end
$upscope $end
$scope module FF2 $end
$var wire 1 . D $end
$var wire 1 " clk $end
$var wire 1 % reset $end
$var reg 1 C Q $end
$upscope $end
$scope module FF3 $end
$var wire 1 4 D $end
$var wire 1 " clk $end
$var wire 1 % reset $end
$var reg 1 D Q $end
$upscope $end
$scope module FF4 $end
$var wire 1 5 D $end
$var wire 1 " clk $end
$var wire 1 % reset $end
$var reg 1 E Q $end
$upscope $end
$scope module FF5 $end
$var wire 1 6 D $end
$var wire 1 " clk $end
$var wire 1 % reset $end
$var reg 1 F Q $end
$upscope $end
$scope module FF6 $end
$var wire 1 7 D $end
$var wire 1 " clk $end
$var wire 1 % reset $end
$var reg 1 G Q $end
$upscope $end
$scope module FF7 $end
$var wire 1 8 D $end
$var wire 1 " clk $end
$var wire 1 % reset $end
$var reg 1 H Q $end
$upscope $end
$scope module FF8 $end
$var wire 1 9 D $end
$var wire 1 " clk $end
$var wire 1 % reset $end
$var reg 1 I Q $end
$upscope $end
$scope module FF9 $end
$var wire 1 : D $end
$var wire 1 " clk $end
$var wire 1 % reset $end
$var reg 1 J Q $end
$upscope $end
$scope module M $end
$var wire 1 ) A $end
$var wire 1 * B $end
$var wire 1 + C $end
$var wire 1 , D $end
$var wire 1 ' out $end
$var wire 1 K w0 $end
$var wire 1 L w1 $end
$var wire 1 M w2 $end
$var wire 1 N w3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
bx (
x'
bx &
x%
bx $
x#
0"
bx !
$end
#2
13
12
11
00
1/
0;
0:
19
18
17
06
05
04
0.
0-
b1110010111 $
b1110010111 &
1#
#5
0'
0N
0K
0L
0M
1,
0+
1*
0)
0<
0C
0D
0E
0F
1G
1H
1I
0J
0=
1>
0?
1@
1A
b1110010111 !
b1110010111 (
1B
1"
#10
0"
#12
01
10
0/
1:
07
1-
0#
#15
1+
0*
02
11
00
1;
08
1.
0@
1?
0>
1J
0G
b100000111001011 !
b100000111001011 (
1<
1"
#20
0"
#25
0+
03
12
01
1/
09
14
1C
0H
1=
0?
1@
b110000011100101 !
b110000011100101 (
0A
1"
#30
0"
#35
0,
13
02
10
0:
15
0-
0B
1A
0@
1>
0I
b111000001110010 !
b111000001110010 (
1D
1"
#40
0"
#45
1)
03
11
0;
16
0.
1-
0<
1E
0J
1?
0A
b11100000111001 !
b11100000111001 (
1B
1"
#50
0"
#55
1,
12
0/
17
04
1.
0-
0B
1@
0=
1F
0C
b101110000011100 !
b101110000011100 (
1<
1"
#60
0"
#65
0,
1*
13
00
18
05
14
0.
0<
1C
0D
1G
0>
b10111000001110 !
b10111000001110 (
1A
1"
#70
0"
#75
1'
1N
1,
1+
0)
01
19
06
15
04
0-
1B
0?
1H
0E
1D
b1011100000111 !
b1011100000111 (
0C
1"
#80
0"
#85
1-
0'
0N
0,
0+
02
1:
07
16
05
0D
1E
0F
1I
b101110000011 !
b101110000011 (
0@
1"
#90
0"
#95
0-
1'
1N
1K
1L
1M
1,
1+
1)
03
1;
08
17
06
1.
0A
1J
0G
1F
0E
b100010111000001 !
b100010111000001 (
1<
1"
#100
0"
#105
0'
0N
0K
0L
0M
0,
0+
0*
0)
1/
09
18
07
14
0.
0-
0<
1C
0F
1G
0H
1=
b10001011100000 !
b10001011100000 (
0B
1"
#110
0"
#115
10
0:
19
08
15
04
1>
0I
1H
0G
1D
b1000101110000 !
b1000101110000 (
0C
1"
#120
0"
#125
11
0;
1:
09
16
05
0D
1E
0H
1I
0J
b100010111000 !
b100010111000 (
1?
1"
#130
0"
#135
12
0/
1;
0:
17
06
1@
0=
1J
0I
1F
b10001011100 !
b10001011100 (
0E
1"
#140
0"
#145
13
00
1/
0;
18
07
0F
1G
0J
1=
0>
b1000101110 !
b1000101110 (
1A
1"
#150
0"
#155
01
10
0/
19
08
1-
1B
0?
1>
0=
1H
b100010111 !
b100010111 (
0G
1"
#160
0"
