$date
	Sun Oct 23 03:16:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#606848
b11 !
1"
#606850
b11 &
b11 %
1$
#606851
0"
#606854
b1010 &
b1010 %
#606858
b101 &
b101 %
#606862
b10000 &
b10000 %
#606866
b1000 &
b1000 %
#606870
b100 &
b100 %
#606874
b10 &
b10 %
#606878
b1 &
1#
b1 %
#606882
b0 &
b0 %
0#
0$
#1623438
b100 &
b100 %
1$
b100 !
1"
#1623439
0"
#1623442
b10 &
b10 %
#1623446
b1 &
1#
b1 %
#1623450
b0 &
b0 %
0#
0$
#2608513
b1001 !
1"
#2608514
b1001 &
b1001 %
1$
#2608515
0"
#2608518
b11100 &
b11100 %
#2608522
b1110 &
b1110 %
#2608526
b111 &
b111 %
#2608530
b10110 &
b10110 %
#2608534
b1011 &
b1011 %
#2608538
b100010 &
b100010 %
#2608542
b10001 &
b10001 %
#2608546
b110100 &
b110100 %
#2608550
b11010 &
b11010 %
#2608554
b1101 &
b1101 %
#2608558
b101000 &
b101000 %
#2608562
b10100 &
b10100 %
#2608566
b1010 &
b1010 %
#2608570
b101 &
b101 %
#2608574
b10000 &
b10000 %
#2608578
b1000 &
b1000 %
#2608582
b100 &
b100 %
#2608586
b10 &
b10 %
#2608590
b1 &
1#
b1 %
#2608594
b0 &
b0 %
0#
0$
#4500012
