
13_OLED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001a90  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001978  08001c74  08001c74  00011c74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080035ec  080035ec  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080035ec  080035ec  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080035ec  080035ec  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080035ec  080035ec  000135ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080035f0  080035f0  000135f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080035f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000420  2000000c  08003600  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000042c  08003600  0002042c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY
 13 .debug_info   00003792  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000012ee  00000000  00000000  0002380a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000498  00000000  00000000  00024af8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000034a  00000000  00000000  00024f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000189db  00000000  00000000  000252da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000064cd  00000000  00000000  0003dcb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008db2f  00000000  00000000  00044182  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000f9c  00000000  00000000  000d1cb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000d2c50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000000c 	.word	0x2000000c
 8000200:	00000000 	.word	0x00000000
 8000204:	08001c5c 	.word	0x08001c5c

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000010 	.word	0x20000010
 8000220:	08001c5c 	.word	0x08001c5c

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr

08000234 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b08a      	sub	sp, #40	; 0x28
 8000238:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800023a:	f107 0318 	add.w	r3, r7, #24
 800023e:	2200      	movs	r2, #0
 8000240:	601a      	str	r2, [r3, #0]
 8000242:	605a      	str	r2, [r3, #4]
 8000244:	609a      	str	r2, [r3, #8]
 8000246:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000248:	4b6c      	ldr	r3, [pc, #432]	; (80003fc <MX_GPIO_Init+0x1c8>)
 800024a:	699b      	ldr	r3, [r3, #24]
 800024c:	4a6b      	ldr	r2, [pc, #428]	; (80003fc <MX_GPIO_Init+0x1c8>)
 800024e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000252:	6193      	str	r3, [r2, #24]
 8000254:	4b69      	ldr	r3, [pc, #420]	; (80003fc <MX_GPIO_Init+0x1c8>)
 8000256:	699b      	ldr	r3, [r3, #24]
 8000258:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800025c:	617b      	str	r3, [r7, #20]
 800025e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000260:	4b66      	ldr	r3, [pc, #408]	; (80003fc <MX_GPIO_Init+0x1c8>)
 8000262:	699b      	ldr	r3, [r3, #24]
 8000264:	4a65      	ldr	r2, [pc, #404]	; (80003fc <MX_GPIO_Init+0x1c8>)
 8000266:	f043 0310 	orr.w	r3, r3, #16
 800026a:	6193      	str	r3, [r2, #24]
 800026c:	4b63      	ldr	r3, [pc, #396]	; (80003fc <MX_GPIO_Init+0x1c8>)
 800026e:	699b      	ldr	r3, [r3, #24]
 8000270:	f003 0310 	and.w	r3, r3, #16
 8000274:	613b      	str	r3, [r7, #16]
 8000276:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000278:	4b60      	ldr	r3, [pc, #384]	; (80003fc <MX_GPIO_Init+0x1c8>)
 800027a:	699b      	ldr	r3, [r3, #24]
 800027c:	4a5f      	ldr	r2, [pc, #380]	; (80003fc <MX_GPIO_Init+0x1c8>)
 800027e:	f043 0304 	orr.w	r3, r3, #4
 8000282:	6193      	str	r3, [r2, #24]
 8000284:	4b5d      	ldr	r3, [pc, #372]	; (80003fc <MX_GPIO_Init+0x1c8>)
 8000286:	699b      	ldr	r3, [r3, #24]
 8000288:	f003 0304 	and.w	r3, r3, #4
 800028c:	60fb      	str	r3, [r7, #12]
 800028e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000290:	4b5a      	ldr	r3, [pc, #360]	; (80003fc <MX_GPIO_Init+0x1c8>)
 8000292:	699b      	ldr	r3, [r3, #24]
 8000294:	4a59      	ldr	r2, [pc, #356]	; (80003fc <MX_GPIO_Init+0x1c8>)
 8000296:	f043 0320 	orr.w	r3, r3, #32
 800029a:	6193      	str	r3, [r2, #24]
 800029c:	4b57      	ldr	r3, [pc, #348]	; (80003fc <MX_GPIO_Init+0x1c8>)
 800029e:	699b      	ldr	r3, [r3, #24]
 80002a0:	f003 0320 	and.w	r3, r3, #32
 80002a4:	60bb      	str	r3, [r7, #8]
 80002a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80002a8:	4b54      	ldr	r3, [pc, #336]	; (80003fc <MX_GPIO_Init+0x1c8>)
 80002aa:	699b      	ldr	r3, [r3, #24]
 80002ac:	4a53      	ldr	r2, [pc, #332]	; (80003fc <MX_GPIO_Init+0x1c8>)
 80002ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002b2:	6193      	str	r3, [r2, #24]
 80002b4:	4b51      	ldr	r3, [pc, #324]	; (80003fc <MX_GPIO_Init+0x1c8>)
 80002b6:	699b      	ldr	r3, [r3, #24]
 80002b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80002bc:	607b      	str	r3, [r7, #4]
 80002be:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002c0:	4b4e      	ldr	r3, [pc, #312]	; (80003fc <MX_GPIO_Init+0x1c8>)
 80002c2:	699b      	ldr	r3, [r3, #24]
 80002c4:	4a4d      	ldr	r2, [pc, #308]	; (80003fc <MX_GPIO_Init+0x1c8>)
 80002c6:	f043 0308 	orr.w	r3, r3, #8
 80002ca:	6193      	str	r3, [r2, #24]
 80002cc:	4b4b      	ldr	r3, [pc, #300]	; (80003fc <MX_GPIO_Init+0x1c8>)
 80002ce:	699b      	ldr	r3, [r3, #24]
 80002d0:	f003 0308 	and.w	r3, r3, #8
 80002d4:	603b      	str	r3, [r7, #0]
 80002d6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 80002d8:	2201      	movs	r2, #1
 80002da:	2120      	movs	r1, #32
 80002dc:	4848      	ldr	r0, [pc, #288]	; (8000400 <MX_GPIO_Init+0x1cc>)
 80002de:	f001 f89b 	bl	8001418 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80002e2:	2201      	movs	r2, #1
 80002e4:	21ff      	movs	r1, #255	; 0xff
 80002e6:	4847      	ldr	r0, [pc, #284]	; (8000404 <MX_GPIO_Init+0x1d0>)
 80002e8:	f001 f896 	bl	8001418 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OLED_RS_Pin|OLED_CS_Pin, GPIO_PIN_SET);
 80002ec:	2201      	movs	r2, #1
 80002ee:	2148      	movs	r1, #72	; 0x48
 80002f0:	4845      	ldr	r0, [pc, #276]	; (8000408 <MX_GPIO_Init+0x1d4>)
 80002f2:	f001 f891 	bl	8001418 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, OLED_RD_Pin|OLED_WR_Pin|OLED_RST_Pin, GPIO_PIN_SET);
 80002f6:	2201      	movs	r2, #1
 80002f8:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 80002fc:	4843      	ldr	r0, [pc, #268]	; (800040c <MX_GPIO_Init+0x1d8>)
 80002fe:	f001 f88b 	bl	8001418 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_SET);
 8000302:	2201      	movs	r2, #1
 8000304:	2120      	movs	r1, #32
 8000306:	4842      	ldr	r0, [pc, #264]	; (8000410 <MX_GPIO_Init+0x1dc>)
 8000308:	f001 f886 	bl	8001418 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_RESET);
 800030c:	2200      	movs	r2, #0
 800030e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000312:	483f      	ldr	r0, [pc, #252]	; (8000410 <MX_GPIO_Init+0x1dc>)
 8000314:	f001 f880 	bl	8001418 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = KEY1_Pin|KEY0_Pin;
 8000318:	2318      	movs	r3, #24
 800031a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800031c:	2300      	movs	r3, #0
 800031e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000320:	2301      	movs	r3, #1
 8000322:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000324:	f107 0318 	add.w	r3, r7, #24
 8000328:	4619      	mov	r1, r3
 800032a:	4835      	ldr	r0, [pc, #212]	; (8000400 <MX_GPIO_Init+0x1cc>)
 800032c:	f000 fee0 	bl	80010f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000330:	2320      	movs	r3, #32
 8000332:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000334:	2301      	movs	r3, #1
 8000336:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000338:	2301      	movs	r3, #1
 800033a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800033c:	2302      	movs	r3, #2
 800033e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000340:	f107 0318 	add.w	r3, r7, #24
 8000344:	4619      	mov	r1, r3
 8000346:	482e      	ldr	r0, [pc, #184]	; (8000400 <MX_GPIO_Init+0x1cc>)
 8000348:	f000 fed2 	bl	80010f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC6 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800034c:	23ff      	movs	r3, #255	; 0xff
 800034e:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000350:	2301      	movs	r3, #1
 8000352:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000354:	2301      	movs	r3, #1
 8000356:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000358:	2303      	movs	r3, #3
 800035a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800035c:	f107 0318 	add.w	r3, r7, #24
 8000360:	4619      	mov	r1, r3
 8000362:	4828      	ldr	r0, [pc, #160]	; (8000404 <MX_GPIO_Init+0x1d0>)
 8000364:	f000 fec4 	bl	80010f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WK_UP_Pin;
 8000368:	2301      	movs	r3, #1
 800036a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800036c:	2300      	movs	r3, #0
 800036e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000370:	2302      	movs	r3, #2
 8000372:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(WK_UP_GPIO_Port, &GPIO_InitStruct);
 8000374:	f107 0318 	add.w	r3, r7, #24
 8000378:	4619      	mov	r1, r3
 800037a:	4826      	ldr	r0, [pc, #152]	; (8000414 <MX_GPIO_Init+0x1e0>)
 800037c:	f000 feb8 	bl	80010f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = OLED_RS_Pin|OLED_CS_Pin;
 8000380:	2348      	movs	r3, #72	; 0x48
 8000382:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000384:	2301      	movs	r3, #1
 8000386:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000388:	2301      	movs	r3, #1
 800038a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800038c:	2303      	movs	r3, #3
 800038e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000390:	f107 0318 	add.w	r3, r7, #24
 8000394:	4619      	mov	r1, r3
 8000396:	481c      	ldr	r0, [pc, #112]	; (8000408 <MX_GPIO_Init+0x1d4>)
 8000398:	f000 feaa 	bl	80010f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = OLED_RD_Pin|OLED_WR_Pin|OLED_RST_Pin;
 800039c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80003a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003a2:	2301      	movs	r3, #1
 80003a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003a6:	2301      	movs	r3, #1
 80003a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003aa:	2303      	movs	r3, #3
 80003ac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80003ae:	f107 0318 	add.w	r3, r7, #24
 80003b2:	4619      	mov	r1, r3
 80003b4:	4815      	ldr	r0, [pc, #84]	; (800040c <MX_GPIO_Init+0x1d8>)
 80003b6:	f000 fe9b 	bl	80010f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED0_Pin;
 80003ba:	2320      	movs	r3, #32
 80003bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003be:	2301      	movs	r3, #1
 80003c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003c2:	2301      	movs	r3, #1
 80003c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003c6:	2302      	movs	r3, #2
 80003c8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 80003ca:	f107 0318 	add.w	r3, r7, #24
 80003ce:	4619      	mov	r1, r3
 80003d0:	480f      	ldr	r0, [pc, #60]	; (8000410 <MX_GPIO_Init+0x1dc>)
 80003d2:	f000 fe8d 	bl	80010f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BEEP_Pin;
 80003d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80003da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003dc:	2301      	movs	r3, #1
 80003de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80003e0:	2302      	movs	r3, #2
 80003e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003e4:	2302      	movs	r3, #2
 80003e6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BEEP_GPIO_Port, &GPIO_InitStruct);
 80003e8:	f107 0318 	add.w	r3, r7, #24
 80003ec:	4619      	mov	r1, r3
 80003ee:	4808      	ldr	r0, [pc, #32]	; (8000410 <MX_GPIO_Init+0x1dc>)
 80003f0:	f000 fe7e 	bl	80010f0 <HAL_GPIO_Init>

}
 80003f4:	bf00      	nop
 80003f6:	3728      	adds	r7, #40	; 0x28
 80003f8:	46bd      	mov	sp, r7
 80003fa:	bd80      	pop	{r7, pc}
 80003fc:	40021000 	.word	0x40021000
 8000400:	40011800 	.word	0x40011800
 8000404:	40011000 	.word	0x40011000
 8000408:	40011400 	.word	0x40011400
 800040c:	40012000 	.word	0x40012000
 8000410:	40010c00 	.word	0x40010c00
 8000414:	40010800 	.word	0x40010800

08000418 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b082      	sub	sp, #8
 800041c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800041e:	f000 fd21 	bl	8000e64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000422:	f000 f829 	bl	8000478 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000426:	f7ff ff05 	bl	8000234 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  oled_init();
 800042a:	f000 fcb1 	bl	8000d90 <oled_init>
//  oled_clear();
//  oled_test();
//  oled_draw_point(128/2, 64/2, 1);
//  oled_refresh_gram();

  oled_show_string(0, 0, "yyds", 12);
 800042e:	230c      	movs	r3, #12
 8000430:	4a0d      	ldr	r2, [pc, #52]	; (8000468 <main+0x50>)
 8000432:	2100      	movs	r1, #0
 8000434:	2000      	movs	r0, #0
 8000436:	f000 fa8d 	bl	8000954 <oled_show_string>
  show_str(0 , 30, "正点原子你最棒", 16, &font_16x16_mis, 1);
 800043a:	2301      	movs	r3, #1
 800043c:	9301      	str	r3, [sp, #4]
 800043e:	4b0b      	ldr	r3, [pc, #44]	; (800046c <main+0x54>)
 8000440:	9300      	str	r3, [sp, #0]
 8000442:	2310      	movs	r3, #16
 8000444:	4a0a      	ldr	r2, [pc, #40]	; (8000470 <main+0x58>)
 8000446:	211e      	movs	r1, #30
 8000448:	2000      	movs	r0, #0
 800044a:	f000 fc0d 	bl	8000c68 <show_str>
  oled_draw_bitmap(50, 0, (uint8_t *)&wendu_32x32_logo, 32, 32, 1);
 800044e:	2301      	movs	r3, #1
 8000450:	9301      	str	r3, [sp, #4]
 8000452:	2320      	movs	r3, #32
 8000454:	9300      	str	r3, [sp, #0]
 8000456:	2320      	movs	r3, #32
 8000458:	4a06      	ldr	r2, [pc, #24]	; (8000474 <main+0x5c>)
 800045a:	2100      	movs	r1, #0
 800045c:	2032      	movs	r0, #50	; 0x32
 800045e:	f000 fabd 	bl	80009dc <oled_draw_bitmap>
  oled_refresh_gram();
 8000462:	f000 f8d9 	bl	8000618 <oled_refresh_gram>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000466:	e7fe      	b.n	8000466 <main+0x4e>
 8000468:	08001c74 	.word	0x08001c74
 800046c:	08001e0c 	.word	0x08001e0c
 8000470:	08001c7c 	.word	0x08001c7c
 8000474:	08001c9c 	.word	0x08001c9c

08000478 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	b090      	sub	sp, #64	; 0x40
 800047c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800047e:	f107 0318 	add.w	r3, r7, #24
 8000482:	2228      	movs	r2, #40	; 0x28
 8000484:	2100      	movs	r1, #0
 8000486:	4618      	mov	r0, r3
 8000488:	f001 fbbc 	bl	8001c04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800048c:	1d3b      	adds	r3, r7, #4
 800048e:	2200      	movs	r2, #0
 8000490:	601a      	str	r2, [r3, #0]
 8000492:	605a      	str	r2, [r3, #4]
 8000494:	609a      	str	r2, [r3, #8]
 8000496:	60da      	str	r2, [r3, #12]
 8000498:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800049a:	2301      	movs	r3, #1
 800049c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800049e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80004a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80004a4:	2300      	movs	r3, #0
 80004a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004a8:	2301      	movs	r3, #1
 80004aa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004ac:	2302      	movs	r3, #2
 80004ae:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80004b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80004b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80004b6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80004ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004bc:	f107 0318 	add.w	r3, r7, #24
 80004c0:	4618      	mov	r0, r3
 80004c2:	f000 ffc1 	bl	8001448 <HAL_RCC_OscConfig>
 80004c6:	4603      	mov	r3, r0
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d001      	beq.n	80004d0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80004cc:	f000 f819 	bl	8000502 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004d0:	230f      	movs	r3, #15
 80004d2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004d4:	2302      	movs	r3, #2
 80004d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004d8:	2300      	movs	r3, #0
 80004da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004e2:	2300      	movs	r3, #0
 80004e4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004e6:	1d3b      	adds	r3, r7, #4
 80004e8:	2102      	movs	r1, #2
 80004ea:	4618      	mov	r0, r3
 80004ec:	f001 fa2e 	bl	800194c <HAL_RCC_ClockConfig>
 80004f0:	4603      	mov	r3, r0
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d001      	beq.n	80004fa <SystemClock_Config+0x82>
  {
    Error_Handler();
 80004f6:	f000 f804 	bl	8000502 <Error_Handler>
  }
}
 80004fa:	bf00      	nop
 80004fc:	3740      	adds	r7, #64	; 0x40
 80004fe:	46bd      	mov	sp, r7
 8000500:	bd80      	pop	{r7, pc}

08000502 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000502:	b480      	push	{r7}
 8000504:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000506:	b672      	cpsid	i
}
 8000508:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800050a:	e7fe      	b.n	800050a <Error_Handler+0x8>

0800050c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800050c:	b480      	push	{r7}
 800050e:	b085      	sub	sp, #20
 8000510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000512:	4b15      	ldr	r3, [pc, #84]	; (8000568 <HAL_MspInit+0x5c>)
 8000514:	699b      	ldr	r3, [r3, #24]
 8000516:	4a14      	ldr	r2, [pc, #80]	; (8000568 <HAL_MspInit+0x5c>)
 8000518:	f043 0301 	orr.w	r3, r3, #1
 800051c:	6193      	str	r3, [r2, #24]
 800051e:	4b12      	ldr	r3, [pc, #72]	; (8000568 <HAL_MspInit+0x5c>)
 8000520:	699b      	ldr	r3, [r3, #24]
 8000522:	f003 0301 	and.w	r3, r3, #1
 8000526:	60bb      	str	r3, [r7, #8]
 8000528:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800052a:	4b0f      	ldr	r3, [pc, #60]	; (8000568 <HAL_MspInit+0x5c>)
 800052c:	69db      	ldr	r3, [r3, #28]
 800052e:	4a0e      	ldr	r2, [pc, #56]	; (8000568 <HAL_MspInit+0x5c>)
 8000530:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000534:	61d3      	str	r3, [r2, #28]
 8000536:	4b0c      	ldr	r3, [pc, #48]	; (8000568 <HAL_MspInit+0x5c>)
 8000538:	69db      	ldr	r3, [r3, #28]
 800053a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800053e:	607b      	str	r3, [r7, #4]
 8000540:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000542:	4b0a      	ldr	r3, [pc, #40]	; (800056c <HAL_MspInit+0x60>)
 8000544:	685b      	ldr	r3, [r3, #4]
 8000546:	60fb      	str	r3, [r7, #12]
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800054e:	60fb      	str	r3, [r7, #12]
 8000550:	68fb      	ldr	r3, [r7, #12]
 8000552:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000556:	60fb      	str	r3, [r7, #12]
 8000558:	4a04      	ldr	r2, [pc, #16]	; (800056c <HAL_MspInit+0x60>)
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800055e:	bf00      	nop
 8000560:	3714      	adds	r7, #20
 8000562:	46bd      	mov	sp, r7
 8000564:	bc80      	pop	{r7}
 8000566:	4770      	bx	lr
 8000568:	40021000 	.word	0x40021000
 800056c:	40010000 	.word	0x40010000

08000570 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000574:	e7fe      	b.n	8000574 <NMI_Handler+0x4>

08000576 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000576:	b480      	push	{r7}
 8000578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800057a:	e7fe      	b.n	800057a <HardFault_Handler+0x4>

0800057c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000580:	e7fe      	b.n	8000580 <MemManage_Handler+0x4>

08000582 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000582:	b480      	push	{r7}
 8000584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000586:	e7fe      	b.n	8000586 <BusFault_Handler+0x4>

08000588 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800058c:	e7fe      	b.n	800058c <UsageFault_Handler+0x4>

0800058e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800058e:	b480      	push	{r7}
 8000590:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000592:	bf00      	nop
 8000594:	46bd      	mov	sp, r7
 8000596:	bc80      	pop	{r7}
 8000598:	4770      	bx	lr

0800059a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800059a:	b480      	push	{r7}
 800059c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800059e:	bf00      	nop
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bc80      	pop	{r7}
 80005a4:	4770      	bx	lr

080005a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005a6:	b480      	push	{r7}
 80005a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005aa:	bf00      	nop
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bc80      	pop	{r7}
 80005b0:	4770      	bx	lr

080005b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005b2:	b580      	push	{r7, lr}
 80005b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005b6:	f000 fc9b 	bl	8000ef0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005ba:	bf00      	nop
 80005bc:	bd80      	pop	{r7, pc}

080005be <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005be:	b480      	push	{r7}
 80005c0:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005c2:	bf00      	nop
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bc80      	pop	{r7}
 80005c8:	4770      	bx	lr
	...

080005cc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80005cc:	f7ff fff7 	bl	80005be <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005d0:	480b      	ldr	r0, [pc, #44]	; (8000600 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80005d2:	490c      	ldr	r1, [pc, #48]	; (8000604 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80005d4:	4a0c      	ldr	r2, [pc, #48]	; (8000608 <LoopFillZerobss+0x16>)
  movs r3, #0
 80005d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005d8:	e002      	b.n	80005e0 <LoopCopyDataInit>

080005da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005de:	3304      	adds	r3, #4

080005e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005e4:	d3f9      	bcc.n	80005da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005e6:	4a09      	ldr	r2, [pc, #36]	; (800060c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80005e8:	4c09      	ldr	r4, [pc, #36]	; (8000610 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80005ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005ec:	e001      	b.n	80005f2 <LoopFillZerobss>

080005ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005f0:	3204      	adds	r2, #4

080005f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005f4:	d3fb      	bcc.n	80005ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005f6:	f001 fb0d 	bl	8001c14 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005fa:	f7ff ff0d 	bl	8000418 <main>
  bx lr
 80005fe:	4770      	bx	lr
  ldr r0, =_sdata
 8000600:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000604:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000608:	080035f4 	.word	0x080035f4
  ldr r2, =_sbss
 800060c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000610:	2000042c 	.word	0x2000042c

08000614 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000614:	e7fe      	b.n	8000614 <ADC1_2_IRQHandler>
	...

08000618 <oled_refresh_gram>:
 * @brief       更新显存到OLED
 * @param       无
 * @retval      无
 */
void oled_refresh_gram(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
    uint8_t i, n;

    for (i = 0; i < 8; i++)
 800061e:	2300      	movs	r3, #0
 8000620:	71fb      	strb	r3, [r7, #7]
 8000622:	e026      	b.n	8000672 <oled_refresh_gram+0x5a>
    {
        oled_wr_byte (0xb0 + i, OLED_CMD); /* 设置页地址（0~7） */
 8000624:	79fb      	ldrb	r3, [r7, #7]
 8000626:	3b50      	subs	r3, #80	; 0x50
 8000628:	b2db      	uxtb	r3, r3
 800062a:	2100      	movs	r1, #0
 800062c:	4618      	mov	r0, r3
 800062e:	f000 f83f 	bl	80006b0 <oled_wr_byte>
        oled_wr_byte (0x00, OLED_CMD);     /* 设置显示位置―列低地址 */
 8000632:	2100      	movs	r1, #0
 8000634:	2000      	movs	r0, #0
 8000636:	f000 f83b 	bl	80006b0 <oled_wr_byte>
        oled_wr_byte (0x10, OLED_CMD);     /* 设置显示位置―列高地址 */
 800063a:	2100      	movs	r1, #0
 800063c:	2010      	movs	r0, #16
 800063e:	f000 f837 	bl	80006b0 <oled_wr_byte>

        for (n = 0; n < 128; n++)
 8000642:	2300      	movs	r3, #0
 8000644:	71bb      	strb	r3, [r7, #6]
 8000646:	e00d      	b.n	8000664 <oled_refresh_gram+0x4c>
        {
            oled_wr_byte(g_oled_gram[n][i], OLED_DATA);
 8000648:	79ba      	ldrb	r2, [r7, #6]
 800064a:	79fb      	ldrb	r3, [r7, #7]
 800064c:	490d      	ldr	r1, [pc, #52]	; (8000684 <oled_refresh_gram+0x6c>)
 800064e:	00d2      	lsls	r2, r2, #3
 8000650:	440a      	add	r2, r1
 8000652:	4413      	add	r3, r2
 8000654:	781b      	ldrb	r3, [r3, #0]
 8000656:	2101      	movs	r1, #1
 8000658:	4618      	mov	r0, r3
 800065a:	f000 f829 	bl	80006b0 <oled_wr_byte>
        for (n = 0; n < 128; n++)
 800065e:	79bb      	ldrb	r3, [r7, #6]
 8000660:	3301      	adds	r3, #1
 8000662:	71bb      	strb	r3, [r7, #6]
 8000664:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000668:	2b00      	cmp	r3, #0
 800066a:	daed      	bge.n	8000648 <oled_refresh_gram+0x30>
    for (i = 0; i < 8; i++)
 800066c:	79fb      	ldrb	r3, [r7, #7]
 800066e:	3301      	adds	r3, #1
 8000670:	71fb      	strb	r3, [r7, #7]
 8000672:	79fb      	ldrb	r3, [r7, #7]
 8000674:	2b07      	cmp	r3, #7
 8000676:	d9d5      	bls.n	8000624 <oled_refresh_gram+0xc>
        }
    }
}
 8000678:	bf00      	nop
 800067a:	bf00      	nop
 800067c:	3708      	adds	r7, #8
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	20000028 	.word	0x20000028

08000688 <oled_data_out>:
 * @brief       通过拼凑的方法向OLED输出一个8位数据
 * @param       data: 要输出的数据
 * @retval      无
 */
static void oled_data_out(uint8_t data)
{
 8000688:	b480      	push	{r7}
 800068a:	b083      	sub	sp, #12
 800068c:	af00      	add	r7, sp, #0
 800068e:	4603      	mov	r3, r0
 8000690:	71fb      	strb	r3, [r7, #7]
    GPIOC->ODR = (GPIOC->ODR & 0XFF00) | (data & 0X00FF);
 8000692:	4b06      	ldr	r3, [pc, #24]	; (80006ac <oled_data_out+0x24>)
 8000694:	68db      	ldr	r3, [r3, #12]
 8000696:	f403 427f 	and.w	r2, r3, #65280	; 0xff00
 800069a:	79fb      	ldrb	r3, [r7, #7]
 800069c:	4903      	ldr	r1, [pc, #12]	; (80006ac <oled_data_out+0x24>)
 800069e:	4313      	orrs	r3, r2
 80006a0:	60cb      	str	r3, [r1, #12]
}
 80006a2:	bf00      	nop
 80006a4:	370c      	adds	r7, #12
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bc80      	pop	{r7}
 80006aa:	4770      	bx	lr
 80006ac:	40011000 	.word	0x40011000

080006b0 <oled_wr_byte>:
 * @param       data: 要输出的数据
 * @param       cmd: 数据/命令标志 0,表示命令;1,表示数据;
 * @retval      无
 */
static void oled_wr_byte(uint8_t data, uint8_t cmd)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	4603      	mov	r3, r0
 80006b8:	460a      	mov	r2, r1
 80006ba:	71fb      	strb	r3, [r7, #7]
 80006bc:	4613      	mov	r3, r2
 80006be:	71bb      	strb	r3, [r7, #6]
	oled_data_out(data);
 80006c0:	79fb      	ldrb	r3, [r7, #7]
 80006c2:	4618      	mov	r0, r3
 80006c4:	f7ff ffe0 	bl	8000688 <oled_data_out>
    OLED_RS(cmd);
 80006c8:	79bb      	ldrb	r3, [r7, #6]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d005      	beq.n	80006da <oled_wr_byte+0x2a>
 80006ce:	2201      	movs	r2, #1
 80006d0:	2108      	movs	r1, #8
 80006d2:	4814      	ldr	r0, [pc, #80]	; (8000724 <oled_wr_byte+0x74>)
 80006d4:	f000 fea0 	bl	8001418 <HAL_GPIO_WritePin>
 80006d8:	e004      	b.n	80006e4 <oled_wr_byte+0x34>
 80006da:	2200      	movs	r2, #0
 80006dc:	2108      	movs	r1, #8
 80006de:	4811      	ldr	r0, [pc, #68]	; (8000724 <oled_wr_byte+0x74>)
 80006e0:	f000 fe9a 	bl	8001418 <HAL_GPIO_WritePin>
    OLED_CS(0);
 80006e4:	2200      	movs	r2, #0
 80006e6:	2140      	movs	r1, #64	; 0x40
 80006e8:	480e      	ldr	r0, [pc, #56]	; (8000724 <oled_wr_byte+0x74>)
 80006ea:	f000 fe95 	bl	8001418 <HAL_GPIO_WritePin>
    OLED_WR(0);
 80006ee:	2200      	movs	r2, #0
 80006f0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80006f4:	480c      	ldr	r0, [pc, #48]	; (8000728 <oled_wr_byte+0x78>)
 80006f6:	f000 fe8f 	bl	8001418 <HAL_GPIO_WritePin>
    OLED_WR(1);
 80006fa:	2201      	movs	r2, #1
 80006fc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000700:	4809      	ldr	r0, [pc, #36]	; (8000728 <oled_wr_byte+0x78>)
 8000702:	f000 fe89 	bl	8001418 <HAL_GPIO_WritePin>
    OLED_CS(1);
 8000706:	2201      	movs	r2, #1
 8000708:	2140      	movs	r1, #64	; 0x40
 800070a:	4806      	ldr	r0, [pc, #24]	; (8000724 <oled_wr_byte+0x74>)
 800070c:	f000 fe84 	bl	8001418 <HAL_GPIO_WritePin>
    OLED_RS(1);
 8000710:	2201      	movs	r2, #1
 8000712:	2108      	movs	r1, #8
 8000714:	4803      	ldr	r0, [pc, #12]	; (8000724 <oled_wr_byte+0x74>)
 8000716:	f000 fe7f 	bl	8001418 <HAL_GPIO_WritePin>
}
 800071a:	bf00      	nop
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40011400 	.word	0x40011400
 8000728:	40012000 	.word	0x40012000

0800072c <oled_clear>:
 * @brief       清屏函数,清完屏,整个屏幕是黑色的!和没点亮一样!!!
 * @param       无
 * @retval      无
 */
void oled_clear(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b082      	sub	sp, #8
 8000730:	af00      	add	r7, sp, #0
    uint8_t i, n;

    for (i = 0; i < 8; i++)for (n = 0; n < 128; n++)g_oled_gram[n][i] = 0X00;
 8000732:	2300      	movs	r3, #0
 8000734:	71fb      	strb	r3, [r7, #7]
 8000736:	e014      	b.n	8000762 <oled_clear+0x36>
 8000738:	2300      	movs	r3, #0
 800073a:	71bb      	strb	r3, [r7, #6]
 800073c:	e00a      	b.n	8000754 <oled_clear+0x28>
 800073e:	79ba      	ldrb	r2, [r7, #6]
 8000740:	79fb      	ldrb	r3, [r7, #7]
 8000742:	490c      	ldr	r1, [pc, #48]	; (8000774 <oled_clear+0x48>)
 8000744:	00d2      	lsls	r2, r2, #3
 8000746:	440a      	add	r2, r1
 8000748:	4413      	add	r3, r2
 800074a:	2200      	movs	r2, #0
 800074c:	701a      	strb	r2, [r3, #0]
 800074e:	79bb      	ldrb	r3, [r7, #6]
 8000750:	3301      	adds	r3, #1
 8000752:	71bb      	strb	r3, [r7, #6]
 8000754:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000758:	2b00      	cmp	r3, #0
 800075a:	daf0      	bge.n	800073e <oled_clear+0x12>
 800075c:	79fb      	ldrb	r3, [r7, #7]
 800075e:	3301      	adds	r3, #1
 8000760:	71fb      	strb	r3, [r7, #7]
 8000762:	79fb      	ldrb	r3, [r7, #7]
 8000764:	2b07      	cmp	r3, #7
 8000766:	d9e7      	bls.n	8000738 <oled_clear+0xc>

    oled_refresh_gram();    /* 更新显示 */
 8000768:	f7ff ff56 	bl	8000618 <oled_refresh_gram>
}
 800076c:	bf00      	nop
 800076e:	3708      	adds	r7, #8
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}
 8000774:	20000028 	.word	0x20000028

08000778 <oled_draw_point>:
 * @param       y  : 0~63
 * @param       dot: 1 填充 0,清空
 * @retval      无
 */
void oled_draw_point(uint8_t x, uint8_t y, uint8_t dot)
{
 8000778:	b480      	push	{r7}
 800077a:	b085      	sub	sp, #20
 800077c:	af00      	add	r7, sp, #0
 800077e:	4603      	mov	r3, r0
 8000780:	71fb      	strb	r3, [r7, #7]
 8000782:	460b      	mov	r3, r1
 8000784:	71bb      	strb	r3, [r7, #6]
 8000786:	4613      	mov	r3, r2
 8000788:	717b      	strb	r3, [r7, #5]
    uint8_t pos, bx, temp = 0;
 800078a:	2300      	movs	r3, #0
 800078c:	73fb      	strb	r3, [r7, #15]

    if (x > 127 || y > 63) return;  /* 超出范围了. */
 800078e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000792:	2b00      	cmp	r3, #0
 8000794:	db3c      	blt.n	8000810 <oled_draw_point+0x98>
 8000796:	79bb      	ldrb	r3, [r7, #6]
 8000798:	2b3f      	cmp	r3, #63	; 0x3f
 800079a:	d839      	bhi.n	8000810 <oled_draw_point+0x98>

    pos = y / 8;            /* 计算GRAM里面的y坐标所在的字节, 每个字节可以存储8个行坐标 */
 800079c:	79bb      	ldrb	r3, [r7, #6]
 800079e:	08db      	lsrs	r3, r3, #3
 80007a0:	73bb      	strb	r3, [r7, #14]

    bx = y % 8;             /* 取余数,方便计算y在对应字节里面的位置,及行(y)位置 */
 80007a2:	79bb      	ldrb	r3, [r7, #6]
 80007a4:	f003 0307 	and.w	r3, r3, #7
 80007a8:	737b      	strb	r3, [r7, #13]
    temp = 1 << bx;         /* 高位表示高行号, 得到y对应的bit位置,将该bit先置1 */
 80007aa:	7b7b      	ldrb	r3, [r7, #13]
 80007ac:	2201      	movs	r2, #1
 80007ae:	fa02 f303 	lsl.w	r3, r2, r3
 80007b2:	73fb      	strb	r3, [r7, #15]

    if (dot)    /* 画实心点 */
 80007b4:	797b      	ldrb	r3, [r7, #5]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d012      	beq.n	80007e0 <oled_draw_point+0x68>
    {
        g_oled_gram[x][pos] |= temp;
 80007ba:	79fa      	ldrb	r2, [r7, #7]
 80007bc:	7bbb      	ldrb	r3, [r7, #14]
 80007be:	4917      	ldr	r1, [pc, #92]	; (800081c <oled_draw_point+0xa4>)
 80007c0:	00d2      	lsls	r2, r2, #3
 80007c2:	440a      	add	r2, r1
 80007c4:	4413      	add	r3, r2
 80007c6:	7818      	ldrb	r0, [r3, #0]
 80007c8:	79fa      	ldrb	r2, [r7, #7]
 80007ca:	7bbb      	ldrb	r3, [r7, #14]
 80007cc:	7bf9      	ldrb	r1, [r7, #15]
 80007ce:	4301      	orrs	r1, r0
 80007d0:	b2c8      	uxtb	r0, r1
 80007d2:	4912      	ldr	r1, [pc, #72]	; (800081c <oled_draw_point+0xa4>)
 80007d4:	00d2      	lsls	r2, r2, #3
 80007d6:	440a      	add	r2, r1
 80007d8:	4413      	add	r3, r2
 80007da:	4602      	mov	r2, r0
 80007dc:	701a      	strb	r2, [r3, #0]
 80007de:	e018      	b.n	8000812 <oled_draw_point+0x9a>
    }
    else        /* 画空点,即不显示 */
    {
        g_oled_gram[x][pos] &= ~temp;
 80007e0:	79fa      	ldrb	r2, [r7, #7]
 80007e2:	7bbb      	ldrb	r3, [r7, #14]
 80007e4:	490d      	ldr	r1, [pc, #52]	; (800081c <oled_draw_point+0xa4>)
 80007e6:	00d2      	lsls	r2, r2, #3
 80007e8:	440a      	add	r2, r1
 80007ea:	4413      	add	r3, r2
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	b25a      	sxtb	r2, r3
 80007f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007f4:	43db      	mvns	r3, r3
 80007f6:	b25b      	sxtb	r3, r3
 80007f8:	4013      	ands	r3, r2
 80007fa:	b259      	sxtb	r1, r3
 80007fc:	79fa      	ldrb	r2, [r7, #7]
 80007fe:	7bbb      	ldrb	r3, [r7, #14]
 8000800:	b2c8      	uxtb	r0, r1
 8000802:	4906      	ldr	r1, [pc, #24]	; (800081c <oled_draw_point+0xa4>)
 8000804:	00d2      	lsls	r2, r2, #3
 8000806:	440a      	add	r2, r1
 8000808:	4413      	add	r3, r2
 800080a:	4602      	mov	r2, r0
 800080c:	701a      	strb	r2, [r3, #0]
 800080e:	e000      	b.n	8000812 <oled_draw_point+0x9a>
    if (x > 127 || y > 63) return;  /* 超出范围了. */
 8000810:	bf00      	nop
    }
}
 8000812:	3714      	adds	r7, #20
 8000814:	46bd      	mov	sp, r7
 8000816:	bc80      	pop	{r7}
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop
 800081c:	20000028 	.word	0x20000028

08000820 <oled_show_char>:
 * @param       size: 选择字体 12/16/24
 * @param       mode: 0,反白显示;1,正常显示
 * @retval      无
 */
void oled_show_char(uint8_t x, uint8_t y, uint8_t chr, uint8_t size, uint8_t mode)
{
 8000820:	b590      	push	{r4, r7, lr}
 8000822:	b087      	sub	sp, #28
 8000824:	af00      	add	r7, sp, #0
 8000826:	4604      	mov	r4, r0
 8000828:	4608      	mov	r0, r1
 800082a:	4611      	mov	r1, r2
 800082c:	461a      	mov	r2, r3
 800082e:	4623      	mov	r3, r4
 8000830:	71fb      	strb	r3, [r7, #7]
 8000832:	4603      	mov	r3, r0
 8000834:	71bb      	strb	r3, [r7, #6]
 8000836:	460b      	mov	r3, r1
 8000838:	717b      	strb	r3, [r7, #5]
 800083a:	4613      	mov	r3, r2
 800083c:	713b      	strb	r3, [r7, #4]
    uint8_t temp, t, t1;
    uint8_t y0 = y;
 800083e:	79bb      	ldrb	r3, [r7, #6]
 8000840:	73fb      	strb	r3, [r7, #15]
    uint8_t *pfont = 0;
 8000842:	2300      	movs	r3, #0
 8000844:	613b      	str	r3, [r7, #16]
    uint8_t csize = (size / 8 + ((size % 8) ? 1 : 0)) * (size / 2); /* 得到字体一个字符对应点阵集所占的字节数 */
 8000846:	793b      	ldrb	r3, [r7, #4]
 8000848:	08db      	lsrs	r3, r3, #3
 800084a:	b2db      	uxtb	r3, r3
 800084c:	461a      	mov	r2, r3
 800084e:	793b      	ldrb	r3, [r7, #4]
 8000850:	f003 0307 	and.w	r3, r3, #7
 8000854:	b2db      	uxtb	r3, r3
 8000856:	2b00      	cmp	r3, #0
 8000858:	bf14      	ite	ne
 800085a:	2301      	movne	r3, #1
 800085c:	2300      	moveq	r3, #0
 800085e:	b2db      	uxtb	r3, r3
 8000860:	4413      	add	r3, r2
 8000862:	b2db      	uxtb	r3, r3
 8000864:	793a      	ldrb	r2, [r7, #4]
 8000866:	0852      	lsrs	r2, r2, #1
 8000868:	b2d2      	uxtb	r2, r2
 800086a:	fb02 f303 	mul.w	r3, r2, r3
 800086e:	73bb      	strb	r3, [r7, #14]
    chr = chr - ' ';        /* 得到偏移后的值,因为字库是从空格开始存储的,第一个字符是空格 */
 8000870:	797b      	ldrb	r3, [r7, #5]
 8000872:	3b20      	subs	r3, #32
 8000874:	717b      	strb	r3, [r7, #5]

    if (size == 12)         /* 调用1206字体 */
 8000876:	793b      	ldrb	r3, [r7, #4]
 8000878:	2b0c      	cmp	r3, #12
 800087a:	d108      	bne.n	800088e <oled_show_char+0x6e>
    {
        pfont = (uint8_t *)oled_asc2_1206[chr];
 800087c:	797a      	ldrb	r2, [r7, #5]
 800087e:	4613      	mov	r3, r2
 8000880:	005b      	lsls	r3, r3, #1
 8000882:	4413      	add	r3, r2
 8000884:	009b      	lsls	r3, r3, #2
 8000886:	4a30      	ldr	r2, [pc, #192]	; (8000948 <oled_show_char+0x128>)
 8000888:	4413      	add	r3, r2
 800088a:	613b      	str	r3, [r7, #16]
 800088c:	e013      	b.n	80008b6 <oled_show_char+0x96>
    }
    else if (size == 16)     /* 调用1608字体 */
 800088e:	793b      	ldrb	r3, [r7, #4]
 8000890:	2b10      	cmp	r3, #16
 8000892:	d105      	bne.n	80008a0 <oled_show_char+0x80>
    {
        pfont = (uint8_t *)oled_asc2_1608[chr];
 8000894:	797b      	ldrb	r3, [r7, #5]
 8000896:	011b      	lsls	r3, r3, #4
 8000898:	4a2c      	ldr	r2, [pc, #176]	; (800094c <oled_show_char+0x12c>)
 800089a:	4413      	add	r3, r2
 800089c:	613b      	str	r3, [r7, #16]
 800089e:	e00a      	b.n	80008b6 <oled_show_char+0x96>
    }
    else if (size == 24)     /* 调用2412字体 */
 80008a0:	793b      	ldrb	r3, [r7, #4]
 80008a2:	2b18      	cmp	r3, #24
 80008a4:	d14b      	bne.n	800093e <oled_show_char+0x11e>
    {
        pfont = (uint8_t *)oled_asc2_2412[chr];
 80008a6:	797a      	ldrb	r2, [r7, #5]
 80008a8:	4613      	mov	r3, r2
 80008aa:	00db      	lsls	r3, r3, #3
 80008ac:	4413      	add	r3, r2
 80008ae:	009b      	lsls	r3, r3, #2
 80008b0:	4a27      	ldr	r2, [pc, #156]	; (8000950 <oled_show_char+0x130>)
 80008b2:	4413      	add	r3, r2
 80008b4:	613b      	str	r3, [r7, #16]
    else                    /* 没有的字库 */
    {
        return;
    }

    for (t = 0; t < csize; t++)
 80008b6:	2300      	movs	r3, #0
 80008b8:	75bb      	strb	r3, [r7, #22]
 80008ba:	e03b      	b.n	8000934 <oled_show_char+0x114>
    {
        temp = pfont[t];
 80008bc:	7dbb      	ldrb	r3, [r7, #22]
 80008be:	693a      	ldr	r2, [r7, #16]
 80008c0:	4413      	add	r3, r2
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	75fb      	strb	r3, [r7, #23]

        for (t1 = 0; t1 < 8; t1++)
 80008c6:	2300      	movs	r3, #0
 80008c8:	757b      	strb	r3, [r7, #21]
 80008ca:	e02d      	b.n	8000928 <oled_show_char+0x108>
        {
            if (temp & 0x80)oled_draw_point(x, y, mode);
 80008cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	da07      	bge.n	80008e4 <oled_show_char+0xc4>
 80008d4:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80008d8:	79b9      	ldrb	r1, [r7, #6]
 80008da:	79fb      	ldrb	r3, [r7, #7]
 80008dc:	4618      	mov	r0, r3
 80008de:	f7ff ff4b 	bl	8000778 <oled_draw_point>
 80008e2:	e00c      	b.n	80008fe <oled_show_char+0xde>
            else oled_draw_point(x, y, !mode);
 80008e4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	bf0c      	ite	eq
 80008ec:	2301      	moveq	r3, #1
 80008ee:	2300      	movne	r3, #0
 80008f0:	b2db      	uxtb	r3, r3
 80008f2:	461a      	mov	r2, r3
 80008f4:	79b9      	ldrb	r1, [r7, #6]
 80008f6:	79fb      	ldrb	r3, [r7, #7]
 80008f8:	4618      	mov	r0, r3
 80008fa:	f7ff ff3d 	bl	8000778 <oled_draw_point>

            temp <<= 1;
 80008fe:	7dfb      	ldrb	r3, [r7, #23]
 8000900:	005b      	lsls	r3, r3, #1
 8000902:	75fb      	strb	r3, [r7, #23]
            y++;
 8000904:	79bb      	ldrb	r3, [r7, #6]
 8000906:	3301      	adds	r3, #1
 8000908:	71bb      	strb	r3, [r7, #6]

            if ((y - y0) == size)
 800090a:	79ba      	ldrb	r2, [r7, #6]
 800090c:	7bfb      	ldrb	r3, [r7, #15]
 800090e:	1ad2      	subs	r2, r2, r3
 8000910:	793b      	ldrb	r3, [r7, #4]
 8000912:	429a      	cmp	r2, r3
 8000914:	d105      	bne.n	8000922 <oled_show_char+0x102>
            {
                y = y0;
 8000916:	7bfb      	ldrb	r3, [r7, #15]
 8000918:	71bb      	strb	r3, [r7, #6]
                x++;
 800091a:	79fb      	ldrb	r3, [r7, #7]
 800091c:	3301      	adds	r3, #1
 800091e:	71fb      	strb	r3, [r7, #7]
                break;
 8000920:	e005      	b.n	800092e <oled_show_char+0x10e>
        for (t1 = 0; t1 < 8; t1++)
 8000922:	7d7b      	ldrb	r3, [r7, #21]
 8000924:	3301      	adds	r3, #1
 8000926:	757b      	strb	r3, [r7, #21]
 8000928:	7d7b      	ldrb	r3, [r7, #21]
 800092a:	2b07      	cmp	r3, #7
 800092c:	d9ce      	bls.n	80008cc <oled_show_char+0xac>
    for (t = 0; t < csize; t++)
 800092e:	7dbb      	ldrb	r3, [r7, #22]
 8000930:	3301      	adds	r3, #1
 8000932:	75bb      	strb	r3, [r7, #22]
 8000934:	7dba      	ldrb	r2, [r7, #22]
 8000936:	7bbb      	ldrb	r3, [r7, #14]
 8000938:	429a      	cmp	r2, r3
 800093a:	d3bf      	bcc.n	80008bc <oled_show_char+0x9c>
 800093c:	e000      	b.n	8000940 <oled_show_char+0x120>
        return;
 800093e:	bf00      	nop
            }
        }
    }
}
 8000940:	371c      	adds	r7, #28
 8000942:	46bd      	mov	sp, r7
 8000944:	bd90      	pop	{r4, r7, pc}
 8000946:	bf00      	nop
 8000948:	08001e18 	.word	0x08001e18
 800094c:	0800228c 	.word	0x0800228c
 8000950:	0800287c 	.word	0x0800287c

08000954 <oled_show_string>:
 * @param       size: 选择字体 12/16/24
 * @param       *p  : 字符串指针,指向字符串首地址
 * @retval      无
 */
void oled_show_string(uint8_t x, uint8_t y, const char *p, uint8_t size)
{
 8000954:	b590      	push	{r4, r7, lr}
 8000956:	b085      	sub	sp, #20
 8000958:	af02      	add	r7, sp, #8
 800095a:	603a      	str	r2, [r7, #0]
 800095c:	461a      	mov	r2, r3
 800095e:	4603      	mov	r3, r0
 8000960:	71fb      	strb	r3, [r7, #7]
 8000962:	460b      	mov	r3, r1
 8000964:	71bb      	strb	r3, [r7, #6]
 8000966:	4613      	mov	r3, r2
 8000968:	717b      	strb	r3, [r7, #5]
    while ((*p <= '~') && (*p >= ' '))   /* 判断是不是非法字符! */
 800096a:	e02b      	b.n	80009c4 <oled_show_string+0x70>
    {
        if (x > (128 - (size / 2)))     /* 宽度越界 */
 800096c:	79fa      	ldrb	r2, [r7, #7]
 800096e:	797b      	ldrb	r3, [r7, #5]
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	b2db      	uxtb	r3, r3
 8000974:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8000978:	429a      	cmp	r2, r3
 800097a:	dd05      	ble.n	8000988 <oled_show_string+0x34>
        {
            x = 0;
 800097c:	2300      	movs	r3, #0
 800097e:	71fb      	strb	r3, [r7, #7]
            y += size;                  /* 换行 */
 8000980:	79ba      	ldrb	r2, [r7, #6]
 8000982:	797b      	ldrb	r3, [r7, #5]
 8000984:	4413      	add	r3, r2
 8000986:	71bb      	strb	r3, [r7, #6]
        }

        if (y > (64 - size))            /* 高度越界 */
 8000988:	79ba      	ldrb	r2, [r7, #6]
 800098a:	797b      	ldrb	r3, [r7, #5]
 800098c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8000990:	429a      	cmp	r2, r3
 8000992:	dd05      	ble.n	80009a0 <oled_show_string+0x4c>
        {
            y = x = 0;
 8000994:	2300      	movs	r3, #0
 8000996:	71fb      	strb	r3, [r7, #7]
 8000998:	79fb      	ldrb	r3, [r7, #7]
 800099a:	71bb      	strb	r3, [r7, #6]
            oled_clear();
 800099c:	f7ff fec6 	bl	800072c <oled_clear>
        }

        oled_show_char(x, y, *p, size, 1);   /* 显示一个字符 */
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	781a      	ldrb	r2, [r3, #0]
 80009a4:	797b      	ldrb	r3, [r7, #5]
 80009a6:	79b9      	ldrb	r1, [r7, #6]
 80009a8:	79f8      	ldrb	r0, [r7, #7]
 80009aa:	2401      	movs	r4, #1
 80009ac:	9400      	str	r4, [sp, #0]
 80009ae:	f7ff ff37 	bl	8000820 <oled_show_char>
        x += size / 2;      /* ASCII字符宽度为汉字宽度的一半 */
 80009b2:	797b      	ldrb	r3, [r7, #5]
 80009b4:	085b      	lsrs	r3, r3, #1
 80009b6:	b2da      	uxtb	r2, r3
 80009b8:	79fb      	ldrb	r3, [r7, #7]
 80009ba:	4413      	add	r3, r2
 80009bc:	71fb      	strb	r3, [r7, #7]
        p++;
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	3301      	adds	r3, #1
 80009c2:	603b      	str	r3, [r7, #0]
    while ((*p <= '~') && (*p >= ' '))   /* 判断是不是非法字符! */
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	2b7e      	cmp	r3, #126	; 0x7e
 80009ca:	d803      	bhi.n	80009d4 <oled_show_string+0x80>
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	2b1f      	cmp	r3, #31
 80009d2:	d8cb      	bhi.n	800096c <oled_show_string+0x18>
    }
}
 80009d4:	bf00      	nop
 80009d6:	370c      	adds	r7, #12
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd90      	pop	{r4, r7, pc}

080009dc <oled_draw_bitmap>:
 * @param       p_h  	: 图片的高度
 * @param       mode	: 0,反白显示;1,正常显示
 * @retval      无
 */
void oled_draw_bitmap(int16_t x, int16_t y, uint8_t *bitmap, uint16_t p_w, uint16_t p_h, uint8_t mode)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b08a      	sub	sp, #40	; 0x28
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	60ba      	str	r2, [r7, #8]
 80009e4:	461a      	mov	r2, r3
 80009e6:	4603      	mov	r3, r0
 80009e8:	81fb      	strh	r3, [r7, #14]
 80009ea:	460b      	mov	r3, r1
 80009ec:	81bb      	strh	r3, [r7, #12]
 80009ee:	4613      	mov	r3, r2
 80009f0:	80fb      	strh	r3, [r7, #6]
    if (x > (OLED_W - 1) || y > (OLED_H - 1)) return;
 80009f2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80009f6:	2b7f      	cmp	r3, #127	; 0x7f
 80009f8:	f300 808b 	bgt.w	8000b12 <oled_draw_bitmap+0x136>
 80009fc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000a00:	2b3f      	cmp	r3, #63	; 0x3f
 8000a02:	f300 8086 	bgt.w	8000b12 <oled_draw_bitmap+0x136>

    uint8_t color;
    int16_t x0 = x;
 8000a06:	89fb      	ldrh	r3, [r7, #14]
 8000a08:	82fb      	strh	r3, [r7, #22]
    uint16_t col_bytes = (p_w >> 3) + ((p_w % 8) ? 1 : 0);  /* 一行字节数 */
 8000a0a:	88fb      	ldrh	r3, [r7, #6]
 8000a0c:	08db      	lsrs	r3, r3, #3
 8000a0e:	b29a      	uxth	r2, r3
 8000a10:	88fb      	ldrh	r3, [r7, #6]
 8000a12:	f003 0307 	and.w	r3, r3, #7
 8000a16:	b29b      	uxth	r3, r3
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	bf14      	ite	ne
 8000a1c:	2301      	movne	r3, #1
 8000a1e:	2300      	moveq	r3, #0
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	b29b      	uxth	r3, r3
 8000a24:	4413      	add	r3, r2
 8000a26:	82bb      	strh	r3, [r7, #20]

    for (int col_i = 0; col_i < p_h; col_i++) 				/* 行++ */
 8000a28:	2300      	movs	r3, #0
 8000a2a:	627b      	str	r3, [r7, #36]	; 0x24
 8000a2c:	e06c      	b.n	8000b08 <oled_draw_bitmap+0x12c>
    {
        for (int col = 0; col < col_bytes; col++)           /* 显示一行 */
 8000a2e:	2300      	movs	r3, #0
 8000a30:	623b      	str	r3, [r7, #32]
 8000a32:	e060      	b.n	8000af6 <oled_draw_bitmap+0x11a>
        {
            uint8_t temp = bitmap[col_i * col_bytes + col];
 8000a34:	8abb      	ldrh	r3, [r7, #20]
 8000a36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a38:	fb03 f202 	mul.w	r2, r3, r2
 8000a3c:	6a3b      	ldr	r3, [r7, #32]
 8000a3e:	4413      	add	r3, r2
 8000a40:	461a      	mov	r2, r3
 8000a42:	68bb      	ldr	r3, [r7, #8]
 8000a44:	4413      	add	r3, r2
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	77fb      	strb	r3, [r7, #31]

            for (int i = 0; i < 8; i++)                     /* 显示一个字节 */
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	61bb      	str	r3, [r7, #24]
 8000a4e:	e044      	b.n	8000ada <oled_draw_bitmap+0xfe>
            {
                if (x >= 0 && y >= 0)
 8000a50:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	db1b      	blt.n	8000a90 <oled_draw_bitmap+0xb4>
 8000a58:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	db17      	blt.n	8000a90 <oled_draw_bitmap+0xb4>
                {
                    color = mode ? (temp & 0x80) : !(temp & 0x80);
 8000a60:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d004      	beq.n	8000a72 <oled_draw_bitmap+0x96>
 8000a68:	7ffb      	ldrb	r3, [r7, #31]
 8000a6a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000a6e:	b2db      	uxtb	r3, r3
 8000a70:	e005      	b.n	8000a7e <oled_draw_bitmap+0xa2>
 8000a72:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000a76:	43db      	mvns	r3, r3
 8000a78:	b2db      	uxtb	r3, r3
 8000a7a:	09db      	lsrs	r3, r3, #7
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	74fb      	strb	r3, [r7, #19]
                    oled_draw_point(x, y, color);
 8000a80:	89fb      	ldrh	r3, [r7, #14]
 8000a82:	b2db      	uxtb	r3, r3
 8000a84:	89ba      	ldrh	r2, [r7, #12]
 8000a86:	b2d1      	uxtb	r1, r2
 8000a88:	7cfa      	ldrb	r2, [r7, #19]
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f7ff fe74 	bl	8000778 <oled_draw_point>
                }
                temp <<= 1;
 8000a90:	7ffb      	ldrb	r3, [r7, #31]
 8000a92:	005b      	lsls	r3, r3, #1
 8000a94:	77fb      	strb	r3, [r7, #31]
                x++;
 8000a96:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a9a:	b29b      	uxth	r3, r3
 8000a9c:	3301      	adds	r3, #1
 8000a9e:	b29b      	uxth	r3, r3
 8000aa0:	81fb      	strh	r3, [r7, #14]
                if ((x - x0) == p_w || x > (OLED_W - 1))    /* 显示达到宽度或大于限制窗口，换行 */
 8000aa2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000aa6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000aaa:	1ad2      	subs	r2, r2, r3
 8000aac:	88fb      	ldrh	r3, [r7, #6]
 8000aae:	429a      	cmp	r2, r3
 8000ab0:	d003      	beq.n	8000aba <oled_draw_bitmap+0xde>
 8000ab2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ab6:	2b7f      	cmp	r3, #127	; 0x7f
 8000ab8:	dd0c      	ble.n	8000ad4 <oled_draw_bitmap+0xf8>
                {
                    x = x0;
 8000aba:	8afb      	ldrh	r3, [r7, #22]
 8000abc:	81fb      	strh	r3, [r7, #14]
                    y++;                                    /* 指向下一行（逐行式） */
 8000abe:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000ac2:	b29b      	uxth	r3, r3
 8000ac4:	3301      	adds	r3, #1
 8000ac6:	b29b      	uxth	r3, r3
 8000ac8:	81bb      	strh	r3, [r7, #12]
                    if (y > (OLED_H - 1)) return;           /* 达到限制窗口退出 */
 8000aca:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000ace:	2b3f      	cmp	r3, #63	; 0x3f
 8000ad0:	dd07      	ble.n	8000ae2 <oled_draw_bitmap+0x106>
 8000ad2:	e01f      	b.n	8000b14 <oled_draw_bitmap+0x138>
            for (int i = 0; i < 8; i++)                     /* 显示一个字节 */
 8000ad4:	69bb      	ldr	r3, [r7, #24]
 8000ad6:	3301      	adds	r3, #1
 8000ad8:	61bb      	str	r3, [r7, #24]
 8000ada:	69bb      	ldr	r3, [r7, #24]
 8000adc:	2b07      	cmp	r3, #7
 8000ade:	ddb7      	ble.n	8000a50 <oled_draw_bitmap+0x74>
 8000ae0:	e000      	b.n	8000ae4 <oled_draw_bitmap+0x108>
                    break;
 8000ae2:	bf00      	nop
                }
            }

            if (x == x0) break; //换行
 8000ae4:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000ae8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000aec:	429a      	cmp	r2, r3
 8000aee:	d007      	beq.n	8000b00 <oled_draw_bitmap+0x124>
        for (int col = 0; col < col_bytes; col++)           /* 显示一行 */
 8000af0:	6a3b      	ldr	r3, [r7, #32]
 8000af2:	3301      	adds	r3, #1
 8000af4:	623b      	str	r3, [r7, #32]
 8000af6:	8abb      	ldrh	r3, [r7, #20]
 8000af8:	6a3a      	ldr	r2, [r7, #32]
 8000afa:	429a      	cmp	r2, r3
 8000afc:	db9a      	blt.n	8000a34 <oled_draw_bitmap+0x58>
 8000afe:	e000      	b.n	8000b02 <oled_draw_bitmap+0x126>
            if (x == x0) break; //换行
 8000b00:	bf00      	nop
    for (int col_i = 0; col_i < p_h; col_i++) 				/* 行++ */
 8000b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b04:	3301      	adds	r3, #1
 8000b06:	627b      	str	r3, [r7, #36]	; 0x24
 8000b08:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8000b0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	db8e      	blt.n	8000a2e <oled_draw_bitmap+0x52>
 8000b10:	e000      	b.n	8000b14 <oled_draw_bitmap+0x138>
    if (x > (OLED_W - 1) || y > (OLED_H - 1)) return;
 8000b12:	bf00      	nop
        }
    }
}
 8000b14:	3728      	adds	r7, #40	; 0x28
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}

08000b1a <show_font>:
 * @param	f_h		:	字高
 * @param 	mode	: 	0,反白显示;1,正常显示
 * @retval	无
 */
void show_font(uint16_t x, uint16_t y, const char *str, struct _font *font, uint8_t mode)
{
 8000b1a:	b590      	push	{r4, r7, lr}
 8000b1c:	b089      	sub	sp, #36	; 0x24
 8000b1e:	af00      	add	r7, sp, #0
 8000b20:	60ba      	str	r2, [r7, #8]
 8000b22:	607b      	str	r3, [r7, #4]
 8000b24:	4603      	mov	r3, r0
 8000b26:	81fb      	strh	r3, [r7, #14]
 8000b28:	460b      	mov	r3, r1
 8000b2a:	81bb      	strh	r3, [r7, #12]
    uint16_t fontset;
    uint8_t temp, t, t1;
    uint16_t y0 = y;
 8000b2c:	89bb      	ldrh	r3, [r7, #12]
 8000b2e:	833b      	strh	r3, [r7, #24]
    uint8_t csize = (font->h / 8 + ((font->h % 8) ? 1 : 0)) * font->w;	/* 得到自由分辨字符所占的字节数 */
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	885b      	ldrh	r3, [r3, #2]
 8000b34:	08db      	lsrs	r3, r3, #3
 8000b36:	b29b      	uxth	r3, r3
 8000b38:	461a      	mov	r2, r3
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	885b      	ldrh	r3, [r3, #2]
 8000b3e:	f003 0307 	and.w	r3, r3, #7
 8000b42:	b29b      	uxth	r3, r3
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	bf14      	ite	ne
 8000b48:	2301      	movne	r3, #1
 8000b4a:	2300      	moveq	r3, #0
 8000b4c:	b2db      	uxtb	r3, r3
 8000b4e:	4413      	add	r3, r2
 8000b50:	b2db      	uxtb	r3, r3
 8000b52:	687a      	ldr	r2, [r7, #4]
 8000b54:	8812      	ldrh	r2, [r2, #0]
 8000b56:	b2d2      	uxtb	r2, r2
 8000b58:	fb02 f303 	mul.w	r3, r2, r3
 8000b5c:	75fb      	strb	r3, [r7, #23]

    for(fontset = 0; fontset < (strlen(font->index) >> 1); fontset++)	/* 计算font_table对应字库的数组下标 */
 8000b5e:	2300      	movs	r3, #0
 8000b60:	83fb      	strh	r3, [r7, #30]
 8000b62:	e018      	b.n	8000b96 <show_font+0x7c>
    {
        if(font->index[2 * fontset] == str[0] && font->index[2 * fontset + 1] == str[1])
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	685b      	ldr	r3, [r3, #4]
 8000b68:	8bfa      	ldrh	r2, [r7, #30]
 8000b6a:	0052      	lsls	r2, r2, #1
 8000b6c:	4413      	add	r3, r2
 8000b6e:	781a      	ldrb	r2, [r3, #0]
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	429a      	cmp	r2, r3
 8000b76:	d10b      	bne.n	8000b90 <show_font+0x76>
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	685a      	ldr	r2, [r3, #4]
 8000b7c:	8bfb      	ldrh	r3, [r7, #30]
 8000b7e:	005b      	lsls	r3, r3, #1
 8000b80:	3301      	adds	r3, #1
 8000b82:	4413      	add	r3, r2
 8000b84:	781a      	ldrb	r2, [r3, #0]
 8000b86:	68bb      	ldr	r3, [r7, #8]
 8000b88:	3301      	adds	r3, #1
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	429a      	cmp	r2, r3
 8000b8e:	d00d      	beq.n	8000bac <show_font+0x92>
    for(fontset = 0; fontset < (strlen(font->index) >> 1); fontset++)	/* 计算font_table对应字库的数组下标 */
 8000b90:	8bfb      	ldrh	r3, [r7, #30]
 8000b92:	3301      	adds	r3, #1
 8000b94:	83fb      	strh	r3, [r7, #30]
 8000b96:	8bfc      	ldrh	r4, [r7, #30]
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f7ff fb41 	bl	8000224 <strlen>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	085b      	lsrs	r3, r3, #1
 8000ba6:	429c      	cmp	r4, r3
 8000ba8:	d3dc      	bcc.n	8000b64 <show_font+0x4a>
 8000baa:	e000      	b.n	8000bae <show_font+0x94>
        {
        	break;
 8000bac:	bf00      	nop
        }
    }
    if(fontset >= (strlen(font->index) >> 1)) return; 					/* font_table中没有font该字 */
 8000bae:	8bfc      	ldrh	r4, [r7, #30]
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f7ff fb35 	bl	8000224 <strlen>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	085b      	lsrs	r3, r3, #1
 8000bbe:	429c      	cmp	r4, r3
 8000bc0:	d24e      	bcs.n	8000c60 <show_font+0x146>

    for(t = 0; t < csize; t++)
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	773b      	strb	r3, [r7, #28]
 8000bc6:	e046      	b.n	8000c56 <show_font+0x13c>
    {
    	/* 找到某个汉字对应的字模数据 */
    	temp = *(font->bitmap + fontset * csize + t);					/* 调用相应字库内容 */
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	689a      	ldr	r2, [r3, #8]
 8000bcc:	8bfb      	ldrh	r3, [r7, #30]
 8000bce:	7df9      	ldrb	r1, [r7, #23]
 8000bd0:	fb01 f303 	mul.w	r3, r1, r3
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	7f3b      	ldrb	r3, [r7, #28]
 8000bd8:	440b      	add	r3, r1
 8000bda:	4413      	add	r3, r2
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	777b      	strb	r3, [r7, #29]
        for(t1 = 0; t1 < 8; t1++)
 8000be0:	2300      	movs	r3, #0
 8000be2:	76fb      	strb	r3, [r7, #27]
 8000be4:	e031      	b.n	8000c4a <show_font+0x130>
        {
            if(temp & 0x80) oled_draw_point(x, y, mode);
 8000be6:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	da09      	bge.n	8000c02 <show_font+0xe8>
 8000bee:	89fb      	ldrh	r3, [r7, #14]
 8000bf0:	b2db      	uxtb	r3, r3
 8000bf2:	89ba      	ldrh	r2, [r7, #12]
 8000bf4:	b2d1      	uxtb	r1, r2
 8000bf6:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f7ff fdbc 	bl	8000778 <oled_draw_point>
 8000c00:	e00d      	b.n	8000c1e <show_font+0x104>
            else oled_draw_point(x, y, !mode);
 8000c02:	89fb      	ldrh	r3, [r7, #14]
 8000c04:	b2d8      	uxtb	r0, r3
 8000c06:	89bb      	ldrh	r3, [r7, #12]
 8000c08:	b2d9      	uxtb	r1, r3
 8000c0a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	bf0c      	ite	eq
 8000c12:	2301      	moveq	r3, #1
 8000c14:	2300      	movne	r3, #0
 8000c16:	b2db      	uxtb	r3, r3
 8000c18:	461a      	mov	r2, r3
 8000c1a:	f7ff fdad 	bl	8000778 <oled_draw_point>
            temp <<= 1;
 8000c1e:	7f7b      	ldrb	r3, [r7, #29]
 8000c20:	005b      	lsls	r3, r3, #1
 8000c22:	777b      	strb	r3, [r7, #29]
            y++;
 8000c24:	89bb      	ldrh	r3, [r7, #12]
 8000c26:	3301      	adds	r3, #1
 8000c28:	81bb      	strh	r3, [r7, #12]
            if((y - y0) == font->h)
 8000c2a:	89ba      	ldrh	r2, [r7, #12]
 8000c2c:	8b3b      	ldrh	r3, [r7, #24]
 8000c2e:	1ad3      	subs	r3, r2, r3
 8000c30:	687a      	ldr	r2, [r7, #4]
 8000c32:	8852      	ldrh	r2, [r2, #2]
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d105      	bne.n	8000c44 <show_font+0x12a>
            {
                y = y0;
 8000c38:	8b3b      	ldrh	r3, [r7, #24]
 8000c3a:	81bb      	strh	r3, [r7, #12]
                x++;
 8000c3c:	89fb      	ldrh	r3, [r7, #14]
 8000c3e:	3301      	adds	r3, #1
 8000c40:	81fb      	strh	r3, [r7, #14]
                break;
 8000c42:	e005      	b.n	8000c50 <show_font+0x136>
        for(t1 = 0; t1 < 8; t1++)
 8000c44:	7efb      	ldrb	r3, [r7, #27]
 8000c46:	3301      	adds	r3, #1
 8000c48:	76fb      	strb	r3, [r7, #27]
 8000c4a:	7efb      	ldrb	r3, [r7, #27]
 8000c4c:	2b07      	cmp	r3, #7
 8000c4e:	d9ca      	bls.n	8000be6 <show_font+0xcc>
    for(t = 0; t < csize; t++)
 8000c50:	7f3b      	ldrb	r3, [r7, #28]
 8000c52:	3301      	adds	r3, #1
 8000c54:	773b      	strb	r3, [r7, #28]
 8000c56:	7f3a      	ldrb	r2, [r7, #28]
 8000c58:	7dfb      	ldrb	r3, [r7, #23]
 8000c5a:	429a      	cmp	r2, r3
 8000c5c:	d3b4      	bcc.n	8000bc8 <show_font+0xae>
 8000c5e:	e000      	b.n	8000c62 <show_font+0x148>
    if(fontset >= (strlen(font->index) >> 1)) return; 					/* font_table中没有font该字 */
 8000c60:	bf00      	nop
            }
        }
    }
}
 8000c62:	3724      	adds	r7, #36	; 0x24
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd90      	pop	{r4, r7, pc}

08000c68 <show_str>:
 * @param	f_h		:	字体大小
 * @param	mode	:	0,非叠加方式;1,叠加方式
 * @retval	无
 */
void show_str(uint16_t x, uint16_t y, const char *str, uint8_t f_h, const font_t *font, uint8_t mode)
{
 8000c68:	b590      	push	{r4, r7, lr}
 8000c6a:	b089      	sub	sp, #36	; 0x24
 8000c6c:	af02      	add	r7, sp, #8
 8000c6e:	60ba      	str	r2, [r7, #8]
 8000c70:	461a      	mov	r2, r3
 8000c72:	4603      	mov	r3, r0
 8000c74:	81fb      	strh	r3, [r7, #14]
 8000c76:	460b      	mov	r3, r1
 8000c78:	81bb      	strh	r3, [r7, #12]
 8000c7a:	4613      	mov	r3, r2
 8000c7c:	71fb      	strb	r3, [r7, #7]
    uint16_t x0 = x;
 8000c7e:	89fb      	ldrh	r3, [r7, #14]
 8000c80:	82bb      	strh	r3, [r7, #20]
    uint16_t y0 = y;
 8000c82:	89bb      	ldrh	r3, [r7, #12]
 8000c84:	827b      	strh	r3, [r7, #18]
    uint8_t bHz = 0;     							/* 字符或者中文 */
 8000c86:	2300      	movs	r3, #0
 8000c88:	75fb      	strb	r3, [r7, #23]
    while(*str != 0)								/* 数据未结束 */
 8000c8a:	e075      	b.n	8000d78 <show_str+0x110>
    {
        if(!bHz)
 8000c8c:	7dfb      	ldrb	r3, [r7, #23]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d145      	bne.n	8000d1e <show_str+0xb6>
        {
            if(*str > 0x80) bHz = 1;				/* 中文 */
 8000c92:	68bb      	ldr	r3, [r7, #8]
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	2b80      	cmp	r3, #128	; 0x80
 8000c98:	d902      	bls.n	8000ca0 <show_str+0x38>
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	75fb      	strb	r3, [r7, #23]
 8000c9e:	e06b      	b.n	8000d78 <show_str+0x110>
            else               						/* 字符 */
            {
                if(x > (x0 + OLED_W - f_h / 2))		/* 换行 */
 8000ca0:	89fa      	ldrh	r2, [r7, #14]
 8000ca2:	8abb      	ldrh	r3, [r7, #20]
 8000ca4:	3380      	adds	r3, #128	; 0x80
 8000ca6:	79f9      	ldrb	r1, [r7, #7]
 8000ca8:	0849      	lsrs	r1, r1, #1
 8000caa:	b2c9      	uxtb	r1, r1
 8000cac:	1a5b      	subs	r3, r3, r1
 8000cae:	429a      	cmp	r2, r3
 8000cb0:	dd06      	ble.n	8000cc0 <show_str+0x58>
                {
                    y += f_h;
 8000cb2:	79fb      	ldrb	r3, [r7, #7]
 8000cb4:	b29a      	uxth	r2, r3
 8000cb6:	89bb      	ldrh	r3, [r7, #12]
 8000cb8:	4413      	add	r3, r2
 8000cba:	81bb      	strh	r3, [r7, #12]
                    x = x0;
 8000cbc:	8abb      	ldrh	r3, [r7, #20]
 8000cbe:	81fb      	strh	r3, [r7, #14]
                }
                if(y > (y0 + OLED_H - f_h)) break;	/* 越界返回 */
 8000cc0:	89ba      	ldrh	r2, [r7, #12]
 8000cc2:	8a7b      	ldrh	r3, [r7, #18]
 8000cc4:	f103 0140 	add.w	r1, r3, #64	; 0x40
 8000cc8:	79fb      	ldrb	r3, [r7, #7]
 8000cca:	1acb      	subs	r3, r1, r3
 8000ccc:	429a      	cmp	r2, r3
 8000cce:	dc58      	bgt.n	8000d82 <show_str+0x11a>
                if(*str == 13)						/* 换行符号 */
 8000cd0:	68bb      	ldr	r3, [r7, #8]
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	2b0d      	cmp	r3, #13
 8000cd6:	d10a      	bne.n	8000cee <show_str+0x86>
                {
                    y += f_h;
 8000cd8:	79fb      	ldrb	r3, [r7, #7]
 8000cda:	b29a      	uxth	r2, r3
 8000cdc:	89bb      	ldrh	r3, [r7, #12]
 8000cde:	4413      	add	r3, r2
 8000ce0:	81bb      	strh	r3, [r7, #12]
                    x = x0;
 8000ce2:	8abb      	ldrh	r3, [r7, #20]
 8000ce4:	81fb      	strh	r3, [r7, #14]
                    str++;
 8000ce6:	68bb      	ldr	r3, [r7, #8]
 8000ce8:	3301      	adds	r3, #1
 8000cea:	60bb      	str	r3, [r7, #8]
 8000cec:	e00c      	b.n	8000d08 <show_str+0xa0>
                }
                else oled_show_char(x, y, *str, f_h, mode);/* 有效部分写入 */
 8000cee:	89fb      	ldrh	r3, [r7, #14]
 8000cf0:	b2d8      	uxtb	r0, r3
 8000cf2:	89bb      	ldrh	r3, [r7, #12]
 8000cf4:	b2d9      	uxtb	r1, r3
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	781a      	ldrb	r2, [r3, #0]
 8000cfa:	79fc      	ldrb	r4, [r7, #7]
 8000cfc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000d00:	9300      	str	r3, [sp, #0]
 8000d02:	4623      	mov	r3, r4
 8000d04:	f7ff fd8c 	bl	8000820 <oled_show_char>
                str++;
 8000d08:	68bb      	ldr	r3, [r7, #8]
 8000d0a:	3301      	adds	r3, #1
 8000d0c:	60bb      	str	r3, [r7, #8]
                x += f_h / 2; 						/* 字符,为全字的一半 */
 8000d0e:	79fb      	ldrb	r3, [r7, #7]
 8000d10:	085b      	lsrs	r3, r3, #1
 8000d12:	b2db      	uxtb	r3, r3
 8000d14:	b29a      	uxth	r2, r3
 8000d16:	89fb      	ldrh	r3, [r7, #14]
 8000d18:	4413      	add	r3, r2
 8000d1a:	81fb      	strh	r3, [r7, #14]
 8000d1c:	e02c      	b.n	8000d78 <show_str+0x110>
            }
        } else										/* 中文 */
        {
            bHz = 0;								/* 有汉字库 */
 8000d1e:	2300      	movs	r3, #0
 8000d20:	75fb      	strb	r3, [r7, #23]
            if(x > (x0 + OLED_W - f_h))				/* 换行 */
 8000d22:	89fa      	ldrh	r2, [r7, #14]
 8000d24:	8abb      	ldrh	r3, [r7, #20]
 8000d26:	f103 0180 	add.w	r1, r3, #128	; 0x80
 8000d2a:	79fb      	ldrb	r3, [r7, #7]
 8000d2c:	1acb      	subs	r3, r1, r3
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	dd08      	ble.n	8000d44 <show_str+0xdc>
            {
                y += f_h + 2;						/* 2为行间距 */
 8000d32:	79fb      	ldrb	r3, [r7, #7]
 8000d34:	b29a      	uxth	r2, r3
 8000d36:	89bb      	ldrh	r3, [r7, #12]
 8000d38:	4413      	add	r3, r2
 8000d3a:	b29b      	uxth	r3, r3
 8000d3c:	3302      	adds	r3, #2
 8000d3e:	81bb      	strh	r3, [r7, #12]
                x = x0;
 8000d40:	8abb      	ldrh	r3, [r7, #20]
 8000d42:	81fb      	strh	r3, [r7, #14]
            }
            if(y > (y0 + OLED_H - f_h)) break;		/* 越界返回 */
 8000d44:	89ba      	ldrh	r2, [r7, #12]
 8000d46:	8a7b      	ldrh	r3, [r7, #18]
 8000d48:	f103 0140 	add.w	r1, r3, #64	; 0x40
 8000d4c:	79fb      	ldrb	r3, [r7, #7]
 8000d4e:	1acb      	subs	r3, r1, r3
 8000d50:	429a      	cmp	r2, r3
 8000d52:	dc18      	bgt.n	8000d86 <show_str+0x11e>
            show_font(x, y, str, (struct _font *)&font->ch, mode); 		/* 显示这个汉字,空心显示 */
 8000d54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000d56:	89b9      	ldrh	r1, [r7, #12]
 8000d58:	89f8      	ldrh	r0, [r7, #14]
 8000d5a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000d5e:	9300      	str	r3, [sp, #0]
 8000d60:	4613      	mov	r3, r2
 8000d62:	68ba      	ldr	r2, [r7, #8]
 8000d64:	f7ff fed9 	bl	8000b1a <show_font>
            str += 2;
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	3302      	adds	r3, #2
 8000d6c:	60bb      	str	r3, [r7, #8]
            x += f_h;								/* 下一个汉字偏移 */
 8000d6e:	79fb      	ldrb	r3, [r7, #7]
 8000d70:	b29a      	uxth	r2, r3
 8000d72:	89fb      	ldrh	r3, [r7, #14]
 8000d74:	4413      	add	r3, r2
 8000d76:	81fb      	strh	r3, [r7, #14]
    while(*str != 0)								/* 数据未结束 */
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d185      	bne.n	8000c8c <show_str+0x24>
        }
    }
}
 8000d80:	e002      	b.n	8000d88 <show_str+0x120>
                if(y > (y0 + OLED_H - f_h)) break;	/* 越界返回 */
 8000d82:	bf00      	nop
 8000d84:	e000      	b.n	8000d88 <show_str+0x120>
            if(y > (y0 + OLED_H - f_h)) break;		/* 越界返回 */
 8000d86:	bf00      	nop
}
 8000d88:	bf00      	nop
 8000d8a:	371c      	adds	r7, #28
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd90      	pop	{r4, r7, pc}

08000d90 <oled_init>:
 * @brief       初始化OLED(SSD1306)
 * @param       无
 * @retval      无
 */
void oled_init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
    oled_wr_byte(0xAE, OLED_CMD);   /* 关闭显示 */
 8000d94:	2100      	movs	r1, #0
 8000d96:	20ae      	movs	r0, #174	; 0xae
 8000d98:	f7ff fc8a 	bl	80006b0 <oled_wr_byte>
    oled_wr_byte(0xD5, OLED_CMD);   /* 设置时钟分频因子,震荡频率 */
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	20d5      	movs	r0, #213	; 0xd5
 8000da0:	f7ff fc86 	bl	80006b0 <oled_wr_byte>
    oled_wr_byte(80, OLED_CMD);     /* [3:0],分频因子;[7:4],震荡频率 */
 8000da4:	2100      	movs	r1, #0
 8000da6:	2050      	movs	r0, #80	; 0x50
 8000da8:	f7ff fc82 	bl	80006b0 <oled_wr_byte>
    oled_wr_byte(0xA8, OLED_CMD);   /* 设置驱动路数 */
 8000dac:	2100      	movs	r1, #0
 8000dae:	20a8      	movs	r0, #168	; 0xa8
 8000db0:	f7ff fc7e 	bl	80006b0 <oled_wr_byte>
    oled_wr_byte(0X3F, OLED_CMD);   /* 默认0X3F(1/64) */
 8000db4:	2100      	movs	r1, #0
 8000db6:	203f      	movs	r0, #63	; 0x3f
 8000db8:	f7ff fc7a 	bl	80006b0 <oled_wr_byte>
    oled_wr_byte(0xD3, OLED_CMD);   /* 设置显示偏移 */
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	20d3      	movs	r0, #211	; 0xd3
 8000dc0:	f7ff fc76 	bl	80006b0 <oled_wr_byte>
    oled_wr_byte(0X00, OLED_CMD);   /* 默认为0 */
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	2000      	movs	r0, #0
 8000dc8:	f7ff fc72 	bl	80006b0 <oled_wr_byte>

    oled_wr_byte(0x40, OLED_CMD);   /* 设置显示开始行 [5:0],行数. */
 8000dcc:	2100      	movs	r1, #0
 8000dce:	2040      	movs	r0, #64	; 0x40
 8000dd0:	f7ff fc6e 	bl	80006b0 <oled_wr_byte>

    oled_wr_byte(0x8D, OLED_CMD);   /* 电荷泵设置 */
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	208d      	movs	r0, #141	; 0x8d
 8000dd8:	f7ff fc6a 	bl	80006b0 <oled_wr_byte>
    oled_wr_byte(0x14, OLED_CMD);   /* bit2，开启/关闭 */
 8000ddc:	2100      	movs	r1, #0
 8000dde:	2014      	movs	r0, #20
 8000de0:	f7ff fc66 	bl	80006b0 <oled_wr_byte>
    oled_wr_byte(0x20, OLED_CMD);   /* 设置内存地址模式 */
 8000de4:	2100      	movs	r1, #0
 8000de6:	2020      	movs	r0, #32
 8000de8:	f7ff fc62 	bl	80006b0 <oled_wr_byte>
    oled_wr_byte(0x02, OLED_CMD);   /* [1:0],00，列地址模式;01，行地址模式;10,页地址模式;默认10; */
 8000dec:	2100      	movs	r1, #0
 8000dee:	2002      	movs	r0, #2
 8000df0:	f7ff fc5e 	bl	80006b0 <oled_wr_byte>
    oled_wr_byte(0xA1, OLED_CMD);   /* 段重定义设置,bit0:0,0->0;1,0->127; */
 8000df4:	2100      	movs	r1, #0
 8000df6:	20a1      	movs	r0, #161	; 0xa1
 8000df8:	f7ff fc5a 	bl	80006b0 <oled_wr_byte>
    oled_wr_byte(0xC8, OLED_CMD);   /* 设置COM扫描方向;bit3:0,普通模式;1,重定义模式 COM[N-1]->COM0;N:驱动路数 */
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	20c8      	movs	r0, #200	; 0xc8
 8000e00:	f7ff fc56 	bl	80006b0 <oled_wr_byte>
    oled_wr_byte(0xDA, OLED_CMD);   /* 设置COM硬件引脚配置 */
 8000e04:	2100      	movs	r1, #0
 8000e06:	20da      	movs	r0, #218	; 0xda
 8000e08:	f7ff fc52 	bl	80006b0 <oled_wr_byte>
    oled_wr_byte(0x12, OLED_CMD);   /* [5:4]配置 */
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	2012      	movs	r0, #18
 8000e10:	f7ff fc4e 	bl	80006b0 <oled_wr_byte>

    oled_wr_byte(0x81, OLED_CMD);   /* 对比度设置 */
 8000e14:	2100      	movs	r1, #0
 8000e16:	2081      	movs	r0, #129	; 0x81
 8000e18:	f7ff fc4a 	bl	80006b0 <oled_wr_byte>
    oled_wr_byte(0xEF, OLED_CMD);   /* 1~255;默认0X7F (亮度设置,越大越亮) */
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	20ef      	movs	r0, #239	; 0xef
 8000e20:	f7ff fc46 	bl	80006b0 <oled_wr_byte>
    oled_wr_byte(0xD9, OLED_CMD);   /* 设置预充电周期 */
 8000e24:	2100      	movs	r1, #0
 8000e26:	20d9      	movs	r0, #217	; 0xd9
 8000e28:	f7ff fc42 	bl	80006b0 <oled_wr_byte>
    oled_wr_byte(0xf1, OLED_CMD);   /* [3:0],PHASE 1;[7:4],PHASE 2; */
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	20f1      	movs	r0, #241	; 0xf1
 8000e30:	f7ff fc3e 	bl	80006b0 <oled_wr_byte>
    oled_wr_byte(0xDB, OLED_CMD);   /* 设置VCOMH 电压倍率 */
 8000e34:	2100      	movs	r1, #0
 8000e36:	20db      	movs	r0, #219	; 0xdb
 8000e38:	f7ff fc3a 	bl	80006b0 <oled_wr_byte>
    oled_wr_byte(0x30, OLED_CMD);   /* [6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc; */
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	2030      	movs	r0, #48	; 0x30
 8000e40:	f7ff fc36 	bl	80006b0 <oled_wr_byte>

    oled_wr_byte(0xA4, OLED_CMD);   /* 全局显示开启;bit0:1,开启;0,关闭;(白屏/黑屏) */
 8000e44:	2100      	movs	r1, #0
 8000e46:	20a4      	movs	r0, #164	; 0xa4
 8000e48:	f7ff fc32 	bl	80006b0 <oled_wr_byte>
    oled_wr_byte(0xA6, OLED_CMD);   /* 设置显示方式;bit0:1,反相显示;0,正常显示 */
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	20a6      	movs	r0, #166	; 0xa6
 8000e50:	f7ff fc2e 	bl	80006b0 <oled_wr_byte>
    oled_wr_byte(0xAF, OLED_CMD);   /* 开启显示 */
 8000e54:	2100      	movs	r1, #0
 8000e56:	20af      	movs	r0, #175	; 0xaf
 8000e58:	f7ff fc2a 	bl	80006b0 <oled_wr_byte>
    oled_clear();
 8000e5c:	f7ff fc66 	bl	800072c <oled_clear>
}
 8000e60:	bf00      	nop
 8000e62:	bd80      	pop	{r7, pc}

08000e64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e68:	4b08      	ldr	r3, [pc, #32]	; (8000e8c <HAL_Init+0x28>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a07      	ldr	r2, [pc, #28]	; (8000e8c <HAL_Init+0x28>)
 8000e6e:	f043 0310 	orr.w	r3, r3, #16
 8000e72:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e74:	2003      	movs	r0, #3
 8000e76:	f000 f907 	bl	8001088 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e7a:	200f      	movs	r0, #15
 8000e7c:	f000 f808 	bl	8000e90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e80:	f7ff fb44 	bl	800050c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e84:	2300      	movs	r3, #0
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	40022000 	.word	0x40022000

08000e90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e98:	4b12      	ldr	r3, [pc, #72]	; (8000ee4 <HAL_InitTick+0x54>)
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	4b12      	ldr	r3, [pc, #72]	; (8000ee8 <HAL_InitTick+0x58>)
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ea6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f000 f911 	bl	80010d6 <HAL_SYSTICK_Config>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	e00e      	b.n	8000edc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2b0f      	cmp	r3, #15
 8000ec2:	d80a      	bhi.n	8000eda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	6879      	ldr	r1, [r7, #4]
 8000ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ecc:	f000 f8e7 	bl	800109e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ed0:	4a06      	ldr	r2, [pc, #24]	; (8000eec <HAL_InitTick+0x5c>)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	e000      	b.n	8000edc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000eda:	2301      	movs	r3, #1
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	20000000 	.word	0x20000000
 8000ee8:	20000008 	.word	0x20000008
 8000eec:	20000004 	.word	0x20000004

08000ef0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ef4:	4b05      	ldr	r3, [pc, #20]	; (8000f0c <HAL_IncTick+0x1c>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	461a      	mov	r2, r3
 8000efa:	4b05      	ldr	r3, [pc, #20]	; (8000f10 <HAL_IncTick+0x20>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4413      	add	r3, r2
 8000f00:	4a03      	ldr	r2, [pc, #12]	; (8000f10 <HAL_IncTick+0x20>)
 8000f02:	6013      	str	r3, [r2, #0]
}
 8000f04:	bf00      	nop
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bc80      	pop	{r7}
 8000f0a:	4770      	bx	lr
 8000f0c:	20000008 	.word	0x20000008
 8000f10:	20000428 	.word	0x20000428

08000f14 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  return uwTick;
 8000f18:	4b02      	ldr	r3, [pc, #8]	; (8000f24 <HAL_GetTick+0x10>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bc80      	pop	{r7}
 8000f22:	4770      	bx	lr
 8000f24:	20000428 	.word	0x20000428

08000f28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b085      	sub	sp, #20
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	f003 0307 	and.w	r3, r3, #7
 8000f36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f38:	4b0c      	ldr	r3, [pc, #48]	; (8000f6c <__NVIC_SetPriorityGrouping+0x44>)
 8000f3a:	68db      	ldr	r3, [r3, #12]
 8000f3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f3e:	68ba      	ldr	r2, [r7, #8]
 8000f40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f44:	4013      	ands	r3, r2
 8000f46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f5a:	4a04      	ldr	r2, [pc, #16]	; (8000f6c <__NVIC_SetPriorityGrouping+0x44>)
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	60d3      	str	r3, [r2, #12]
}
 8000f60:	bf00      	nop
 8000f62:	3714      	adds	r7, #20
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bc80      	pop	{r7}
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	e000ed00 	.word	0xe000ed00

08000f70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f74:	4b04      	ldr	r3, [pc, #16]	; (8000f88 <__NVIC_GetPriorityGrouping+0x18>)
 8000f76:	68db      	ldr	r3, [r3, #12]
 8000f78:	0a1b      	lsrs	r3, r3, #8
 8000f7a:	f003 0307 	and.w	r3, r3, #7
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bc80      	pop	{r7}
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	e000ed00 	.word	0xe000ed00

08000f8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	6039      	str	r1, [r7, #0]
 8000f96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	db0a      	blt.n	8000fb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	b2da      	uxtb	r2, r3
 8000fa4:	490c      	ldr	r1, [pc, #48]	; (8000fd8 <__NVIC_SetPriority+0x4c>)
 8000fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000faa:	0112      	lsls	r2, r2, #4
 8000fac:	b2d2      	uxtb	r2, r2
 8000fae:	440b      	add	r3, r1
 8000fb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fb4:	e00a      	b.n	8000fcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	b2da      	uxtb	r2, r3
 8000fba:	4908      	ldr	r1, [pc, #32]	; (8000fdc <__NVIC_SetPriority+0x50>)
 8000fbc:	79fb      	ldrb	r3, [r7, #7]
 8000fbe:	f003 030f 	and.w	r3, r3, #15
 8000fc2:	3b04      	subs	r3, #4
 8000fc4:	0112      	lsls	r2, r2, #4
 8000fc6:	b2d2      	uxtb	r2, r2
 8000fc8:	440b      	add	r3, r1
 8000fca:	761a      	strb	r2, [r3, #24]
}
 8000fcc:	bf00      	nop
 8000fce:	370c      	adds	r7, #12
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bc80      	pop	{r7}
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	e000e100 	.word	0xe000e100
 8000fdc:	e000ed00 	.word	0xe000ed00

08000fe0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b089      	sub	sp, #36	; 0x24
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	60f8      	str	r0, [r7, #12]
 8000fe8:	60b9      	str	r1, [r7, #8]
 8000fea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	f003 0307 	and.w	r3, r3, #7
 8000ff2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ff4:	69fb      	ldr	r3, [r7, #28]
 8000ff6:	f1c3 0307 	rsb	r3, r3, #7
 8000ffa:	2b04      	cmp	r3, #4
 8000ffc:	bf28      	it	cs
 8000ffe:	2304      	movcs	r3, #4
 8001000:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001002:	69fb      	ldr	r3, [r7, #28]
 8001004:	3304      	adds	r3, #4
 8001006:	2b06      	cmp	r3, #6
 8001008:	d902      	bls.n	8001010 <NVIC_EncodePriority+0x30>
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	3b03      	subs	r3, #3
 800100e:	e000      	b.n	8001012 <NVIC_EncodePriority+0x32>
 8001010:	2300      	movs	r3, #0
 8001012:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001014:	f04f 32ff 	mov.w	r2, #4294967295
 8001018:	69bb      	ldr	r3, [r7, #24]
 800101a:	fa02 f303 	lsl.w	r3, r2, r3
 800101e:	43da      	mvns	r2, r3
 8001020:	68bb      	ldr	r3, [r7, #8]
 8001022:	401a      	ands	r2, r3
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001028:	f04f 31ff 	mov.w	r1, #4294967295
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	fa01 f303 	lsl.w	r3, r1, r3
 8001032:	43d9      	mvns	r1, r3
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001038:	4313      	orrs	r3, r2
         );
}
 800103a:	4618      	mov	r0, r3
 800103c:	3724      	adds	r7, #36	; 0x24
 800103e:	46bd      	mov	sp, r7
 8001040:	bc80      	pop	{r7}
 8001042:	4770      	bx	lr

08001044 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	3b01      	subs	r3, #1
 8001050:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001054:	d301      	bcc.n	800105a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001056:	2301      	movs	r3, #1
 8001058:	e00f      	b.n	800107a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800105a:	4a0a      	ldr	r2, [pc, #40]	; (8001084 <SysTick_Config+0x40>)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	3b01      	subs	r3, #1
 8001060:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001062:	210f      	movs	r1, #15
 8001064:	f04f 30ff 	mov.w	r0, #4294967295
 8001068:	f7ff ff90 	bl	8000f8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800106c:	4b05      	ldr	r3, [pc, #20]	; (8001084 <SysTick_Config+0x40>)
 800106e:	2200      	movs	r2, #0
 8001070:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001072:	4b04      	ldr	r3, [pc, #16]	; (8001084 <SysTick_Config+0x40>)
 8001074:	2207      	movs	r2, #7
 8001076:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001078:	2300      	movs	r3, #0
}
 800107a:	4618      	mov	r0, r3
 800107c:	3708      	adds	r7, #8
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	e000e010 	.word	0xe000e010

08001088 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001090:	6878      	ldr	r0, [r7, #4]
 8001092:	f7ff ff49 	bl	8000f28 <__NVIC_SetPriorityGrouping>
}
 8001096:	bf00      	nop
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800109e:	b580      	push	{r7, lr}
 80010a0:	b086      	sub	sp, #24
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	4603      	mov	r3, r0
 80010a6:	60b9      	str	r1, [r7, #8]
 80010a8:	607a      	str	r2, [r7, #4]
 80010aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010ac:	2300      	movs	r3, #0
 80010ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010b0:	f7ff ff5e 	bl	8000f70 <__NVIC_GetPriorityGrouping>
 80010b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	68b9      	ldr	r1, [r7, #8]
 80010ba:	6978      	ldr	r0, [r7, #20]
 80010bc:	f7ff ff90 	bl	8000fe0 <NVIC_EncodePriority>
 80010c0:	4602      	mov	r2, r0
 80010c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010c6:	4611      	mov	r1, r2
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff ff5f 	bl	8000f8c <__NVIC_SetPriority>
}
 80010ce:	bf00      	nop
 80010d0:	3718      	adds	r7, #24
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b082      	sub	sp, #8
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f7ff ffb0 	bl	8001044 <SysTick_Config>
 80010e4:	4603      	mov	r3, r0
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
	...

080010f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b08b      	sub	sp, #44	; 0x2c
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010fa:	2300      	movs	r3, #0
 80010fc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80010fe:	2300      	movs	r3, #0
 8001100:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001102:	e179      	b.n	80013f8 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001104:	2201      	movs	r2, #1
 8001106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	69fa      	ldr	r2, [r7, #28]
 8001114:	4013      	ands	r3, r2
 8001116:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	429a      	cmp	r2, r3
 800111e:	f040 8168 	bne.w	80013f2 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	4a96      	ldr	r2, [pc, #600]	; (8001380 <HAL_GPIO_Init+0x290>)
 8001128:	4293      	cmp	r3, r2
 800112a:	d05e      	beq.n	80011ea <HAL_GPIO_Init+0xfa>
 800112c:	4a94      	ldr	r2, [pc, #592]	; (8001380 <HAL_GPIO_Init+0x290>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d875      	bhi.n	800121e <HAL_GPIO_Init+0x12e>
 8001132:	4a94      	ldr	r2, [pc, #592]	; (8001384 <HAL_GPIO_Init+0x294>)
 8001134:	4293      	cmp	r3, r2
 8001136:	d058      	beq.n	80011ea <HAL_GPIO_Init+0xfa>
 8001138:	4a92      	ldr	r2, [pc, #584]	; (8001384 <HAL_GPIO_Init+0x294>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d86f      	bhi.n	800121e <HAL_GPIO_Init+0x12e>
 800113e:	4a92      	ldr	r2, [pc, #584]	; (8001388 <HAL_GPIO_Init+0x298>)
 8001140:	4293      	cmp	r3, r2
 8001142:	d052      	beq.n	80011ea <HAL_GPIO_Init+0xfa>
 8001144:	4a90      	ldr	r2, [pc, #576]	; (8001388 <HAL_GPIO_Init+0x298>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d869      	bhi.n	800121e <HAL_GPIO_Init+0x12e>
 800114a:	4a90      	ldr	r2, [pc, #576]	; (800138c <HAL_GPIO_Init+0x29c>)
 800114c:	4293      	cmp	r3, r2
 800114e:	d04c      	beq.n	80011ea <HAL_GPIO_Init+0xfa>
 8001150:	4a8e      	ldr	r2, [pc, #568]	; (800138c <HAL_GPIO_Init+0x29c>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d863      	bhi.n	800121e <HAL_GPIO_Init+0x12e>
 8001156:	4a8e      	ldr	r2, [pc, #568]	; (8001390 <HAL_GPIO_Init+0x2a0>)
 8001158:	4293      	cmp	r3, r2
 800115a:	d046      	beq.n	80011ea <HAL_GPIO_Init+0xfa>
 800115c:	4a8c      	ldr	r2, [pc, #560]	; (8001390 <HAL_GPIO_Init+0x2a0>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d85d      	bhi.n	800121e <HAL_GPIO_Init+0x12e>
 8001162:	2b12      	cmp	r3, #18
 8001164:	d82a      	bhi.n	80011bc <HAL_GPIO_Init+0xcc>
 8001166:	2b12      	cmp	r3, #18
 8001168:	d859      	bhi.n	800121e <HAL_GPIO_Init+0x12e>
 800116a:	a201      	add	r2, pc, #4	; (adr r2, 8001170 <HAL_GPIO_Init+0x80>)
 800116c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001170:	080011eb 	.word	0x080011eb
 8001174:	080011c5 	.word	0x080011c5
 8001178:	080011d7 	.word	0x080011d7
 800117c:	08001219 	.word	0x08001219
 8001180:	0800121f 	.word	0x0800121f
 8001184:	0800121f 	.word	0x0800121f
 8001188:	0800121f 	.word	0x0800121f
 800118c:	0800121f 	.word	0x0800121f
 8001190:	0800121f 	.word	0x0800121f
 8001194:	0800121f 	.word	0x0800121f
 8001198:	0800121f 	.word	0x0800121f
 800119c:	0800121f 	.word	0x0800121f
 80011a0:	0800121f 	.word	0x0800121f
 80011a4:	0800121f 	.word	0x0800121f
 80011a8:	0800121f 	.word	0x0800121f
 80011ac:	0800121f 	.word	0x0800121f
 80011b0:	0800121f 	.word	0x0800121f
 80011b4:	080011cd 	.word	0x080011cd
 80011b8:	080011e1 	.word	0x080011e1
 80011bc:	4a75      	ldr	r2, [pc, #468]	; (8001394 <HAL_GPIO_Init+0x2a4>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d013      	beq.n	80011ea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80011c2:	e02c      	b.n	800121e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	623b      	str	r3, [r7, #32]
          break;
 80011ca:	e029      	b.n	8001220 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	3304      	adds	r3, #4
 80011d2:	623b      	str	r3, [r7, #32]
          break;
 80011d4:	e024      	b.n	8001220 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	68db      	ldr	r3, [r3, #12]
 80011da:	3308      	adds	r3, #8
 80011dc:	623b      	str	r3, [r7, #32]
          break;
 80011de:	e01f      	b.n	8001220 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	330c      	adds	r3, #12
 80011e6:	623b      	str	r3, [r7, #32]
          break;
 80011e8:	e01a      	b.n	8001220 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d102      	bne.n	80011f8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80011f2:	2304      	movs	r3, #4
 80011f4:	623b      	str	r3, [r7, #32]
          break;
 80011f6:	e013      	b.n	8001220 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	689b      	ldr	r3, [r3, #8]
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	d105      	bne.n	800120c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001200:	2308      	movs	r3, #8
 8001202:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	69fa      	ldr	r2, [r7, #28]
 8001208:	611a      	str	r2, [r3, #16]
          break;
 800120a:	e009      	b.n	8001220 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800120c:	2308      	movs	r3, #8
 800120e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	69fa      	ldr	r2, [r7, #28]
 8001214:	615a      	str	r2, [r3, #20]
          break;
 8001216:	e003      	b.n	8001220 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001218:	2300      	movs	r3, #0
 800121a:	623b      	str	r3, [r7, #32]
          break;
 800121c:	e000      	b.n	8001220 <HAL_GPIO_Init+0x130>
          break;
 800121e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001220:	69bb      	ldr	r3, [r7, #24]
 8001222:	2bff      	cmp	r3, #255	; 0xff
 8001224:	d801      	bhi.n	800122a <HAL_GPIO_Init+0x13a>
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	e001      	b.n	800122e <HAL_GPIO_Init+0x13e>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	3304      	adds	r3, #4
 800122e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	2bff      	cmp	r3, #255	; 0xff
 8001234:	d802      	bhi.n	800123c <HAL_GPIO_Init+0x14c>
 8001236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	e002      	b.n	8001242 <HAL_GPIO_Init+0x152>
 800123c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800123e:	3b08      	subs	r3, #8
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	210f      	movs	r1, #15
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	fa01 f303 	lsl.w	r3, r1, r3
 8001250:	43db      	mvns	r3, r3
 8001252:	401a      	ands	r2, r3
 8001254:	6a39      	ldr	r1, [r7, #32]
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	fa01 f303 	lsl.w	r3, r1, r3
 800125c:	431a      	orrs	r2, r3
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800126a:	2b00      	cmp	r3, #0
 800126c:	f000 80c1 	beq.w	80013f2 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001270:	4b49      	ldr	r3, [pc, #292]	; (8001398 <HAL_GPIO_Init+0x2a8>)
 8001272:	699b      	ldr	r3, [r3, #24]
 8001274:	4a48      	ldr	r2, [pc, #288]	; (8001398 <HAL_GPIO_Init+0x2a8>)
 8001276:	f043 0301 	orr.w	r3, r3, #1
 800127a:	6193      	str	r3, [r2, #24]
 800127c:	4b46      	ldr	r3, [pc, #280]	; (8001398 <HAL_GPIO_Init+0x2a8>)
 800127e:	699b      	ldr	r3, [r3, #24]
 8001280:	f003 0301 	and.w	r3, r3, #1
 8001284:	60bb      	str	r3, [r7, #8]
 8001286:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001288:	4a44      	ldr	r2, [pc, #272]	; (800139c <HAL_GPIO_Init+0x2ac>)
 800128a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800128c:	089b      	lsrs	r3, r3, #2
 800128e:	3302      	adds	r3, #2
 8001290:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001294:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001298:	f003 0303 	and.w	r3, r3, #3
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	220f      	movs	r2, #15
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	43db      	mvns	r3, r3
 80012a6:	68fa      	ldr	r2, [r7, #12]
 80012a8:	4013      	ands	r3, r2
 80012aa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	4a3c      	ldr	r2, [pc, #240]	; (80013a0 <HAL_GPIO_Init+0x2b0>)
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d01f      	beq.n	80012f4 <HAL_GPIO_Init+0x204>
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	4a3b      	ldr	r2, [pc, #236]	; (80013a4 <HAL_GPIO_Init+0x2b4>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d019      	beq.n	80012f0 <HAL_GPIO_Init+0x200>
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	4a3a      	ldr	r2, [pc, #232]	; (80013a8 <HAL_GPIO_Init+0x2b8>)
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d013      	beq.n	80012ec <HAL_GPIO_Init+0x1fc>
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	4a39      	ldr	r2, [pc, #228]	; (80013ac <HAL_GPIO_Init+0x2bc>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d00d      	beq.n	80012e8 <HAL_GPIO_Init+0x1f8>
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	4a38      	ldr	r2, [pc, #224]	; (80013b0 <HAL_GPIO_Init+0x2c0>)
 80012d0:	4293      	cmp	r3, r2
 80012d2:	d007      	beq.n	80012e4 <HAL_GPIO_Init+0x1f4>
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	4a37      	ldr	r2, [pc, #220]	; (80013b4 <HAL_GPIO_Init+0x2c4>)
 80012d8:	4293      	cmp	r3, r2
 80012da:	d101      	bne.n	80012e0 <HAL_GPIO_Init+0x1f0>
 80012dc:	2305      	movs	r3, #5
 80012de:	e00a      	b.n	80012f6 <HAL_GPIO_Init+0x206>
 80012e0:	2306      	movs	r3, #6
 80012e2:	e008      	b.n	80012f6 <HAL_GPIO_Init+0x206>
 80012e4:	2304      	movs	r3, #4
 80012e6:	e006      	b.n	80012f6 <HAL_GPIO_Init+0x206>
 80012e8:	2303      	movs	r3, #3
 80012ea:	e004      	b.n	80012f6 <HAL_GPIO_Init+0x206>
 80012ec:	2302      	movs	r3, #2
 80012ee:	e002      	b.n	80012f6 <HAL_GPIO_Init+0x206>
 80012f0:	2301      	movs	r3, #1
 80012f2:	e000      	b.n	80012f6 <HAL_GPIO_Init+0x206>
 80012f4:	2300      	movs	r3, #0
 80012f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012f8:	f002 0203 	and.w	r2, r2, #3
 80012fc:	0092      	lsls	r2, r2, #2
 80012fe:	4093      	lsls	r3, r2
 8001300:	68fa      	ldr	r2, [r7, #12]
 8001302:	4313      	orrs	r3, r2
 8001304:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001306:	4925      	ldr	r1, [pc, #148]	; (800139c <HAL_GPIO_Init+0x2ac>)
 8001308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800130a:	089b      	lsrs	r3, r3, #2
 800130c:	3302      	adds	r3, #2
 800130e:	68fa      	ldr	r2, [r7, #12]
 8001310:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800131c:	2b00      	cmp	r3, #0
 800131e:	d006      	beq.n	800132e <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001320:	4b25      	ldr	r3, [pc, #148]	; (80013b8 <HAL_GPIO_Init+0x2c8>)
 8001322:	689a      	ldr	r2, [r3, #8]
 8001324:	4924      	ldr	r1, [pc, #144]	; (80013b8 <HAL_GPIO_Init+0x2c8>)
 8001326:	69bb      	ldr	r3, [r7, #24]
 8001328:	4313      	orrs	r3, r2
 800132a:	608b      	str	r3, [r1, #8]
 800132c:	e006      	b.n	800133c <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800132e:	4b22      	ldr	r3, [pc, #136]	; (80013b8 <HAL_GPIO_Init+0x2c8>)
 8001330:	689a      	ldr	r2, [r3, #8]
 8001332:	69bb      	ldr	r3, [r7, #24]
 8001334:	43db      	mvns	r3, r3
 8001336:	4920      	ldr	r1, [pc, #128]	; (80013b8 <HAL_GPIO_Init+0x2c8>)
 8001338:	4013      	ands	r3, r2
 800133a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001344:	2b00      	cmp	r3, #0
 8001346:	d006      	beq.n	8001356 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001348:	4b1b      	ldr	r3, [pc, #108]	; (80013b8 <HAL_GPIO_Init+0x2c8>)
 800134a:	68da      	ldr	r2, [r3, #12]
 800134c:	491a      	ldr	r1, [pc, #104]	; (80013b8 <HAL_GPIO_Init+0x2c8>)
 800134e:	69bb      	ldr	r3, [r7, #24]
 8001350:	4313      	orrs	r3, r2
 8001352:	60cb      	str	r3, [r1, #12]
 8001354:	e006      	b.n	8001364 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001356:	4b18      	ldr	r3, [pc, #96]	; (80013b8 <HAL_GPIO_Init+0x2c8>)
 8001358:	68da      	ldr	r2, [r3, #12]
 800135a:	69bb      	ldr	r3, [r7, #24]
 800135c:	43db      	mvns	r3, r3
 800135e:	4916      	ldr	r1, [pc, #88]	; (80013b8 <HAL_GPIO_Init+0x2c8>)
 8001360:	4013      	ands	r3, r2
 8001362:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800136c:	2b00      	cmp	r3, #0
 800136e:	d025      	beq.n	80013bc <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001370:	4b11      	ldr	r3, [pc, #68]	; (80013b8 <HAL_GPIO_Init+0x2c8>)
 8001372:	685a      	ldr	r2, [r3, #4]
 8001374:	4910      	ldr	r1, [pc, #64]	; (80013b8 <HAL_GPIO_Init+0x2c8>)
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	4313      	orrs	r3, r2
 800137a:	604b      	str	r3, [r1, #4]
 800137c:	e025      	b.n	80013ca <HAL_GPIO_Init+0x2da>
 800137e:	bf00      	nop
 8001380:	10320000 	.word	0x10320000
 8001384:	10310000 	.word	0x10310000
 8001388:	10220000 	.word	0x10220000
 800138c:	10210000 	.word	0x10210000
 8001390:	10120000 	.word	0x10120000
 8001394:	10110000 	.word	0x10110000
 8001398:	40021000 	.word	0x40021000
 800139c:	40010000 	.word	0x40010000
 80013a0:	40010800 	.word	0x40010800
 80013a4:	40010c00 	.word	0x40010c00
 80013a8:	40011000 	.word	0x40011000
 80013ac:	40011400 	.word	0x40011400
 80013b0:	40011800 	.word	0x40011800
 80013b4:	40011c00 	.word	0x40011c00
 80013b8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80013bc:	4b15      	ldr	r3, [pc, #84]	; (8001414 <HAL_GPIO_Init+0x324>)
 80013be:	685a      	ldr	r2, [r3, #4]
 80013c0:	69bb      	ldr	r3, [r7, #24]
 80013c2:	43db      	mvns	r3, r3
 80013c4:	4913      	ldr	r1, [pc, #76]	; (8001414 <HAL_GPIO_Init+0x324>)
 80013c6:	4013      	ands	r3, r2
 80013c8:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d006      	beq.n	80013e4 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80013d6:	4b0f      	ldr	r3, [pc, #60]	; (8001414 <HAL_GPIO_Init+0x324>)
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	490e      	ldr	r1, [pc, #56]	; (8001414 <HAL_GPIO_Init+0x324>)
 80013dc:	69bb      	ldr	r3, [r7, #24]
 80013de:	4313      	orrs	r3, r2
 80013e0:	600b      	str	r3, [r1, #0]
 80013e2:	e006      	b.n	80013f2 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80013e4:	4b0b      	ldr	r3, [pc, #44]	; (8001414 <HAL_GPIO_Init+0x324>)
 80013e6:	681a      	ldr	r2, [r3, #0]
 80013e8:	69bb      	ldr	r3, [r7, #24]
 80013ea:	43db      	mvns	r3, r3
 80013ec:	4909      	ldr	r1, [pc, #36]	; (8001414 <HAL_GPIO_Init+0x324>)
 80013ee:	4013      	ands	r3, r2
 80013f0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80013f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013f4:	3301      	adds	r3, #1
 80013f6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	681a      	ldr	r2, [r3, #0]
 80013fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013fe:	fa22 f303 	lsr.w	r3, r2, r3
 8001402:	2b00      	cmp	r3, #0
 8001404:	f47f ae7e 	bne.w	8001104 <HAL_GPIO_Init+0x14>
  }
}
 8001408:	bf00      	nop
 800140a:	bf00      	nop
 800140c:	372c      	adds	r7, #44	; 0x2c
 800140e:	46bd      	mov	sp, r7
 8001410:	bc80      	pop	{r7}
 8001412:	4770      	bx	lr
 8001414:	40010400 	.word	0x40010400

08001418 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	460b      	mov	r3, r1
 8001422:	807b      	strh	r3, [r7, #2]
 8001424:	4613      	mov	r3, r2
 8001426:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001428:	787b      	ldrb	r3, [r7, #1]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d003      	beq.n	8001436 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800142e:	887a      	ldrh	r2, [r7, #2]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001434:	e003      	b.n	800143e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001436:	887b      	ldrh	r3, [r7, #2]
 8001438:	041a      	lsls	r2, r3, #16
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	611a      	str	r2, [r3, #16]
}
 800143e:	bf00      	nop
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	bc80      	pop	{r7}
 8001446:	4770      	bx	lr

08001448 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b086      	sub	sp, #24
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d101      	bne.n	800145a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
 8001458:	e272      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 0301 	and.w	r3, r3, #1
 8001462:	2b00      	cmp	r3, #0
 8001464:	f000 8087 	beq.w	8001576 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001468:	4b92      	ldr	r3, [pc, #584]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f003 030c 	and.w	r3, r3, #12
 8001470:	2b04      	cmp	r3, #4
 8001472:	d00c      	beq.n	800148e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001474:	4b8f      	ldr	r3, [pc, #572]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	f003 030c 	and.w	r3, r3, #12
 800147c:	2b08      	cmp	r3, #8
 800147e:	d112      	bne.n	80014a6 <HAL_RCC_OscConfig+0x5e>
 8001480:	4b8c      	ldr	r3, [pc, #560]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001488:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800148c:	d10b      	bne.n	80014a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800148e:	4b89      	ldr	r3, [pc, #548]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001496:	2b00      	cmp	r3, #0
 8001498:	d06c      	beq.n	8001574 <HAL_RCC_OscConfig+0x12c>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d168      	bne.n	8001574 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	e24c      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014ae:	d106      	bne.n	80014be <HAL_RCC_OscConfig+0x76>
 80014b0:	4b80      	ldr	r3, [pc, #512]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a7f      	ldr	r2, [pc, #508]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80014b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014ba:	6013      	str	r3, [r2, #0]
 80014bc:	e02e      	b.n	800151c <HAL_RCC_OscConfig+0xd4>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d10c      	bne.n	80014e0 <HAL_RCC_OscConfig+0x98>
 80014c6:	4b7b      	ldr	r3, [pc, #492]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a7a      	ldr	r2, [pc, #488]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80014cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014d0:	6013      	str	r3, [r2, #0]
 80014d2:	4b78      	ldr	r3, [pc, #480]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a77      	ldr	r2, [pc, #476]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80014d8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014dc:	6013      	str	r3, [r2, #0]
 80014de:	e01d      	b.n	800151c <HAL_RCC_OscConfig+0xd4>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80014e8:	d10c      	bne.n	8001504 <HAL_RCC_OscConfig+0xbc>
 80014ea:	4b72      	ldr	r3, [pc, #456]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a71      	ldr	r2, [pc, #452]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80014f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80014f4:	6013      	str	r3, [r2, #0]
 80014f6:	4b6f      	ldr	r3, [pc, #444]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a6e      	ldr	r2, [pc, #440]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80014fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001500:	6013      	str	r3, [r2, #0]
 8001502:	e00b      	b.n	800151c <HAL_RCC_OscConfig+0xd4>
 8001504:	4b6b      	ldr	r3, [pc, #428]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a6a      	ldr	r2, [pc, #424]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 800150a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800150e:	6013      	str	r3, [r2, #0]
 8001510:	4b68      	ldr	r3, [pc, #416]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a67      	ldr	r2, [pc, #412]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001516:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800151a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d013      	beq.n	800154c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001524:	f7ff fcf6 	bl	8000f14 <HAL_GetTick>
 8001528:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800152a:	e008      	b.n	800153e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800152c:	f7ff fcf2 	bl	8000f14 <HAL_GetTick>
 8001530:	4602      	mov	r2, r0
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	2b64      	cmp	r3, #100	; 0x64
 8001538:	d901      	bls.n	800153e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800153a:	2303      	movs	r3, #3
 800153c:	e200      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800153e:	4b5d      	ldr	r3, [pc, #372]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001546:	2b00      	cmp	r3, #0
 8001548:	d0f0      	beq.n	800152c <HAL_RCC_OscConfig+0xe4>
 800154a:	e014      	b.n	8001576 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800154c:	f7ff fce2 	bl	8000f14 <HAL_GetTick>
 8001550:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001552:	e008      	b.n	8001566 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001554:	f7ff fcde 	bl	8000f14 <HAL_GetTick>
 8001558:	4602      	mov	r2, r0
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	2b64      	cmp	r3, #100	; 0x64
 8001560:	d901      	bls.n	8001566 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001562:	2303      	movs	r3, #3
 8001564:	e1ec      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001566:	4b53      	ldr	r3, [pc, #332]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800156e:	2b00      	cmp	r3, #0
 8001570:	d1f0      	bne.n	8001554 <HAL_RCC_OscConfig+0x10c>
 8001572:	e000      	b.n	8001576 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001574:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f003 0302 	and.w	r3, r3, #2
 800157e:	2b00      	cmp	r3, #0
 8001580:	d063      	beq.n	800164a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001582:	4b4c      	ldr	r3, [pc, #304]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	f003 030c 	and.w	r3, r3, #12
 800158a:	2b00      	cmp	r3, #0
 800158c:	d00b      	beq.n	80015a6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800158e:	4b49      	ldr	r3, [pc, #292]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f003 030c 	and.w	r3, r3, #12
 8001596:	2b08      	cmp	r3, #8
 8001598:	d11c      	bne.n	80015d4 <HAL_RCC_OscConfig+0x18c>
 800159a:	4b46      	ldr	r3, [pc, #280]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d116      	bne.n	80015d4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015a6:	4b43      	ldr	r3, [pc, #268]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 0302 	and.w	r3, r3, #2
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d005      	beq.n	80015be <HAL_RCC_OscConfig+0x176>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	691b      	ldr	r3, [r3, #16]
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d001      	beq.n	80015be <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
 80015bc:	e1c0      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015be:	4b3d      	ldr	r3, [pc, #244]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	695b      	ldr	r3, [r3, #20]
 80015ca:	00db      	lsls	r3, r3, #3
 80015cc:	4939      	ldr	r1, [pc, #228]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80015ce:	4313      	orrs	r3, r2
 80015d0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015d2:	e03a      	b.n	800164a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	691b      	ldr	r3, [r3, #16]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d020      	beq.n	800161e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015dc:	4b36      	ldr	r3, [pc, #216]	; (80016b8 <HAL_RCC_OscConfig+0x270>)
 80015de:	2201      	movs	r2, #1
 80015e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e2:	f7ff fc97 	bl	8000f14 <HAL_GetTick>
 80015e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015e8:	e008      	b.n	80015fc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015ea:	f7ff fc93 	bl	8000f14 <HAL_GetTick>
 80015ee:	4602      	mov	r2, r0
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d901      	bls.n	80015fc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80015f8:	2303      	movs	r3, #3
 80015fa:	e1a1      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015fc:	4b2d      	ldr	r3, [pc, #180]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 0302 	and.w	r3, r3, #2
 8001604:	2b00      	cmp	r3, #0
 8001606:	d0f0      	beq.n	80015ea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001608:	4b2a      	ldr	r3, [pc, #168]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	695b      	ldr	r3, [r3, #20]
 8001614:	00db      	lsls	r3, r3, #3
 8001616:	4927      	ldr	r1, [pc, #156]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001618:	4313      	orrs	r3, r2
 800161a:	600b      	str	r3, [r1, #0]
 800161c:	e015      	b.n	800164a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800161e:	4b26      	ldr	r3, [pc, #152]	; (80016b8 <HAL_RCC_OscConfig+0x270>)
 8001620:	2200      	movs	r2, #0
 8001622:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001624:	f7ff fc76 	bl	8000f14 <HAL_GetTick>
 8001628:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800162a:	e008      	b.n	800163e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800162c:	f7ff fc72 	bl	8000f14 <HAL_GetTick>
 8001630:	4602      	mov	r2, r0
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	1ad3      	subs	r3, r2, r3
 8001636:	2b02      	cmp	r3, #2
 8001638:	d901      	bls.n	800163e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800163a:	2303      	movs	r3, #3
 800163c:	e180      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800163e:	4b1d      	ldr	r3, [pc, #116]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 0302 	and.w	r3, r3, #2
 8001646:	2b00      	cmp	r3, #0
 8001648:	d1f0      	bne.n	800162c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f003 0308 	and.w	r3, r3, #8
 8001652:	2b00      	cmp	r3, #0
 8001654:	d03a      	beq.n	80016cc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	699b      	ldr	r3, [r3, #24]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d019      	beq.n	8001692 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800165e:	4b17      	ldr	r3, [pc, #92]	; (80016bc <HAL_RCC_OscConfig+0x274>)
 8001660:	2201      	movs	r2, #1
 8001662:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001664:	f7ff fc56 	bl	8000f14 <HAL_GetTick>
 8001668:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800166a:	e008      	b.n	800167e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800166c:	f7ff fc52 	bl	8000f14 <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	2b02      	cmp	r3, #2
 8001678:	d901      	bls.n	800167e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800167a:	2303      	movs	r3, #3
 800167c:	e160      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800167e:	4b0d      	ldr	r3, [pc, #52]	; (80016b4 <HAL_RCC_OscConfig+0x26c>)
 8001680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001682:	f003 0302 	and.w	r3, r3, #2
 8001686:	2b00      	cmp	r3, #0
 8001688:	d0f0      	beq.n	800166c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800168a:	2001      	movs	r0, #1
 800168c:	f000 fa9c 	bl	8001bc8 <RCC_Delay>
 8001690:	e01c      	b.n	80016cc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001692:	4b0a      	ldr	r3, [pc, #40]	; (80016bc <HAL_RCC_OscConfig+0x274>)
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001698:	f7ff fc3c 	bl	8000f14 <HAL_GetTick>
 800169c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800169e:	e00f      	b.n	80016c0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016a0:	f7ff fc38 	bl	8000f14 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d908      	bls.n	80016c0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e146      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
 80016b2:	bf00      	nop
 80016b4:	40021000 	.word	0x40021000
 80016b8:	42420000 	.word	0x42420000
 80016bc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016c0:	4b92      	ldr	r3, [pc, #584]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 80016c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c4:	f003 0302 	and.w	r3, r3, #2
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d1e9      	bne.n	80016a0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f003 0304 	and.w	r3, r3, #4
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	f000 80a6 	beq.w	8001826 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016da:	2300      	movs	r3, #0
 80016dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016de:	4b8b      	ldr	r3, [pc, #556]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 80016e0:	69db      	ldr	r3, [r3, #28]
 80016e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d10d      	bne.n	8001706 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016ea:	4b88      	ldr	r3, [pc, #544]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 80016ec:	69db      	ldr	r3, [r3, #28]
 80016ee:	4a87      	ldr	r2, [pc, #540]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 80016f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016f4:	61d3      	str	r3, [r2, #28]
 80016f6:	4b85      	ldr	r3, [pc, #532]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016fe:	60bb      	str	r3, [r7, #8]
 8001700:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001702:	2301      	movs	r3, #1
 8001704:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001706:	4b82      	ldr	r3, [pc, #520]	; (8001910 <HAL_RCC_OscConfig+0x4c8>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800170e:	2b00      	cmp	r3, #0
 8001710:	d118      	bne.n	8001744 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001712:	4b7f      	ldr	r3, [pc, #508]	; (8001910 <HAL_RCC_OscConfig+0x4c8>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a7e      	ldr	r2, [pc, #504]	; (8001910 <HAL_RCC_OscConfig+0x4c8>)
 8001718:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800171c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800171e:	f7ff fbf9 	bl	8000f14 <HAL_GetTick>
 8001722:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001724:	e008      	b.n	8001738 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001726:	f7ff fbf5 	bl	8000f14 <HAL_GetTick>
 800172a:	4602      	mov	r2, r0
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	1ad3      	subs	r3, r2, r3
 8001730:	2b64      	cmp	r3, #100	; 0x64
 8001732:	d901      	bls.n	8001738 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001734:	2303      	movs	r3, #3
 8001736:	e103      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001738:	4b75      	ldr	r3, [pc, #468]	; (8001910 <HAL_RCC_OscConfig+0x4c8>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001740:	2b00      	cmp	r3, #0
 8001742:	d0f0      	beq.n	8001726 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	2b01      	cmp	r3, #1
 800174a:	d106      	bne.n	800175a <HAL_RCC_OscConfig+0x312>
 800174c:	4b6f      	ldr	r3, [pc, #444]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 800174e:	6a1b      	ldr	r3, [r3, #32]
 8001750:	4a6e      	ldr	r2, [pc, #440]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001752:	f043 0301 	orr.w	r3, r3, #1
 8001756:	6213      	str	r3, [r2, #32]
 8001758:	e02d      	b.n	80017b6 <HAL_RCC_OscConfig+0x36e>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	68db      	ldr	r3, [r3, #12]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d10c      	bne.n	800177c <HAL_RCC_OscConfig+0x334>
 8001762:	4b6a      	ldr	r3, [pc, #424]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001764:	6a1b      	ldr	r3, [r3, #32]
 8001766:	4a69      	ldr	r2, [pc, #420]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001768:	f023 0301 	bic.w	r3, r3, #1
 800176c:	6213      	str	r3, [r2, #32]
 800176e:	4b67      	ldr	r3, [pc, #412]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001770:	6a1b      	ldr	r3, [r3, #32]
 8001772:	4a66      	ldr	r2, [pc, #408]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001774:	f023 0304 	bic.w	r3, r3, #4
 8001778:	6213      	str	r3, [r2, #32]
 800177a:	e01c      	b.n	80017b6 <HAL_RCC_OscConfig+0x36e>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	2b05      	cmp	r3, #5
 8001782:	d10c      	bne.n	800179e <HAL_RCC_OscConfig+0x356>
 8001784:	4b61      	ldr	r3, [pc, #388]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001786:	6a1b      	ldr	r3, [r3, #32]
 8001788:	4a60      	ldr	r2, [pc, #384]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 800178a:	f043 0304 	orr.w	r3, r3, #4
 800178e:	6213      	str	r3, [r2, #32]
 8001790:	4b5e      	ldr	r3, [pc, #376]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001792:	6a1b      	ldr	r3, [r3, #32]
 8001794:	4a5d      	ldr	r2, [pc, #372]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001796:	f043 0301 	orr.w	r3, r3, #1
 800179a:	6213      	str	r3, [r2, #32]
 800179c:	e00b      	b.n	80017b6 <HAL_RCC_OscConfig+0x36e>
 800179e:	4b5b      	ldr	r3, [pc, #364]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 80017a0:	6a1b      	ldr	r3, [r3, #32]
 80017a2:	4a5a      	ldr	r2, [pc, #360]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 80017a4:	f023 0301 	bic.w	r3, r3, #1
 80017a8:	6213      	str	r3, [r2, #32]
 80017aa:	4b58      	ldr	r3, [pc, #352]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 80017ac:	6a1b      	ldr	r3, [r3, #32]
 80017ae:	4a57      	ldr	r2, [pc, #348]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 80017b0:	f023 0304 	bic.w	r3, r3, #4
 80017b4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	68db      	ldr	r3, [r3, #12]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d015      	beq.n	80017ea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017be:	f7ff fba9 	bl	8000f14 <HAL_GetTick>
 80017c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017c4:	e00a      	b.n	80017dc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017c6:	f7ff fba5 	bl	8000f14 <HAL_GetTick>
 80017ca:	4602      	mov	r2, r0
 80017cc:	693b      	ldr	r3, [r7, #16]
 80017ce:	1ad3      	subs	r3, r2, r3
 80017d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d901      	bls.n	80017dc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80017d8:	2303      	movs	r3, #3
 80017da:	e0b1      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017dc:	4b4b      	ldr	r3, [pc, #300]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 80017de:	6a1b      	ldr	r3, [r3, #32]
 80017e0:	f003 0302 	and.w	r3, r3, #2
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d0ee      	beq.n	80017c6 <HAL_RCC_OscConfig+0x37e>
 80017e8:	e014      	b.n	8001814 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ea:	f7ff fb93 	bl	8000f14 <HAL_GetTick>
 80017ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017f0:	e00a      	b.n	8001808 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017f2:	f7ff fb8f 	bl	8000f14 <HAL_GetTick>
 80017f6:	4602      	mov	r2, r0
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	1ad3      	subs	r3, r2, r3
 80017fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001800:	4293      	cmp	r3, r2
 8001802:	d901      	bls.n	8001808 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001804:	2303      	movs	r3, #3
 8001806:	e09b      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001808:	4b40      	ldr	r3, [pc, #256]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 800180a:	6a1b      	ldr	r3, [r3, #32]
 800180c:	f003 0302 	and.w	r3, r3, #2
 8001810:	2b00      	cmp	r3, #0
 8001812:	d1ee      	bne.n	80017f2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001814:	7dfb      	ldrb	r3, [r7, #23]
 8001816:	2b01      	cmp	r3, #1
 8001818:	d105      	bne.n	8001826 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800181a:	4b3c      	ldr	r3, [pc, #240]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 800181c:	69db      	ldr	r3, [r3, #28]
 800181e:	4a3b      	ldr	r2, [pc, #236]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001820:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001824:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	69db      	ldr	r3, [r3, #28]
 800182a:	2b00      	cmp	r3, #0
 800182c:	f000 8087 	beq.w	800193e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001830:	4b36      	ldr	r3, [pc, #216]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f003 030c 	and.w	r3, r3, #12
 8001838:	2b08      	cmp	r3, #8
 800183a:	d061      	beq.n	8001900 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	69db      	ldr	r3, [r3, #28]
 8001840:	2b02      	cmp	r3, #2
 8001842:	d146      	bne.n	80018d2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001844:	4b33      	ldr	r3, [pc, #204]	; (8001914 <HAL_RCC_OscConfig+0x4cc>)
 8001846:	2200      	movs	r2, #0
 8001848:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800184a:	f7ff fb63 	bl	8000f14 <HAL_GetTick>
 800184e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001850:	e008      	b.n	8001864 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001852:	f7ff fb5f 	bl	8000f14 <HAL_GetTick>
 8001856:	4602      	mov	r2, r0
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	1ad3      	subs	r3, r2, r3
 800185c:	2b02      	cmp	r3, #2
 800185e:	d901      	bls.n	8001864 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001860:	2303      	movs	r3, #3
 8001862:	e06d      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001864:	4b29      	ldr	r3, [pc, #164]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800186c:	2b00      	cmp	r3, #0
 800186e:	d1f0      	bne.n	8001852 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6a1b      	ldr	r3, [r3, #32]
 8001874:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001878:	d108      	bne.n	800188c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800187a:	4b24      	ldr	r3, [pc, #144]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	4921      	ldr	r1, [pc, #132]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 8001888:	4313      	orrs	r3, r2
 800188a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800188c:	4b1f      	ldr	r3, [pc, #124]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6a19      	ldr	r1, [r3, #32]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800189c:	430b      	orrs	r3, r1
 800189e:	491b      	ldr	r1, [pc, #108]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 80018a0:	4313      	orrs	r3, r2
 80018a2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018a4:	4b1b      	ldr	r3, [pc, #108]	; (8001914 <HAL_RCC_OscConfig+0x4cc>)
 80018a6:	2201      	movs	r2, #1
 80018a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018aa:	f7ff fb33 	bl	8000f14 <HAL_GetTick>
 80018ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018b0:	e008      	b.n	80018c4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018b2:	f7ff fb2f 	bl	8000f14 <HAL_GetTick>
 80018b6:	4602      	mov	r2, r0
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	1ad3      	subs	r3, r2, r3
 80018bc:	2b02      	cmp	r3, #2
 80018be:	d901      	bls.n	80018c4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80018c0:	2303      	movs	r3, #3
 80018c2:	e03d      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018c4:	4b11      	ldr	r3, [pc, #68]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d0f0      	beq.n	80018b2 <HAL_RCC_OscConfig+0x46a>
 80018d0:	e035      	b.n	800193e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018d2:	4b10      	ldr	r3, [pc, #64]	; (8001914 <HAL_RCC_OscConfig+0x4cc>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d8:	f7ff fb1c 	bl	8000f14 <HAL_GetTick>
 80018dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018de:	e008      	b.n	80018f2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018e0:	f7ff fb18 	bl	8000f14 <HAL_GetTick>
 80018e4:	4602      	mov	r2, r0
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	1ad3      	subs	r3, r2, r3
 80018ea:	2b02      	cmp	r3, #2
 80018ec:	d901      	bls.n	80018f2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80018ee:	2303      	movs	r3, #3
 80018f0:	e026      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018f2:	4b06      	ldr	r3, [pc, #24]	; (800190c <HAL_RCC_OscConfig+0x4c4>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d1f0      	bne.n	80018e0 <HAL_RCC_OscConfig+0x498>
 80018fe:	e01e      	b.n	800193e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	69db      	ldr	r3, [r3, #28]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d107      	bne.n	8001918 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	e019      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
 800190c:	40021000 	.word	0x40021000
 8001910:	40007000 	.word	0x40007000
 8001914:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001918:	4b0b      	ldr	r3, [pc, #44]	; (8001948 <HAL_RCC_OscConfig+0x500>)
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6a1b      	ldr	r3, [r3, #32]
 8001928:	429a      	cmp	r2, r3
 800192a:	d106      	bne.n	800193a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001936:	429a      	cmp	r2, r3
 8001938:	d001      	beq.n	800193e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e000      	b.n	8001940 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800193e:	2300      	movs	r3, #0
}
 8001940:	4618      	mov	r0, r3
 8001942:	3718      	adds	r7, #24
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40021000 	.word	0x40021000

0800194c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d101      	bne.n	8001960 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800195c:	2301      	movs	r3, #1
 800195e:	e0d0      	b.n	8001b02 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001960:	4b6a      	ldr	r3, [pc, #424]	; (8001b0c <HAL_RCC_ClockConfig+0x1c0>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f003 0307 	and.w	r3, r3, #7
 8001968:	683a      	ldr	r2, [r7, #0]
 800196a:	429a      	cmp	r2, r3
 800196c:	d910      	bls.n	8001990 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800196e:	4b67      	ldr	r3, [pc, #412]	; (8001b0c <HAL_RCC_ClockConfig+0x1c0>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f023 0207 	bic.w	r2, r3, #7
 8001976:	4965      	ldr	r1, [pc, #404]	; (8001b0c <HAL_RCC_ClockConfig+0x1c0>)
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	4313      	orrs	r3, r2
 800197c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800197e:	4b63      	ldr	r3, [pc, #396]	; (8001b0c <HAL_RCC_ClockConfig+0x1c0>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 0307 	and.w	r3, r3, #7
 8001986:	683a      	ldr	r2, [r7, #0]
 8001988:	429a      	cmp	r2, r3
 800198a:	d001      	beq.n	8001990 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800198c:	2301      	movs	r3, #1
 800198e:	e0b8      	b.n	8001b02 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f003 0302 	and.w	r3, r3, #2
 8001998:	2b00      	cmp	r3, #0
 800199a:	d020      	beq.n	80019de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f003 0304 	and.w	r3, r3, #4
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d005      	beq.n	80019b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019a8:	4b59      	ldr	r3, [pc, #356]	; (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	4a58      	ldr	r2, [pc, #352]	; (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 80019ae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80019b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 0308 	and.w	r3, r3, #8
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d005      	beq.n	80019cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019c0:	4b53      	ldr	r3, [pc, #332]	; (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	4a52      	ldr	r2, [pc, #328]	; (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 80019c6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80019ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019cc:	4b50      	ldr	r3, [pc, #320]	; (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	494d      	ldr	r1, [pc, #308]	; (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 80019da:	4313      	orrs	r3, r2
 80019dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d040      	beq.n	8001a6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d107      	bne.n	8001a02 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019f2:	4b47      	ldr	r3, [pc, #284]	; (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d115      	bne.n	8001a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	e07f      	b.n	8001b02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	2b02      	cmp	r3, #2
 8001a08:	d107      	bne.n	8001a1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a0a:	4b41      	ldr	r3, [pc, #260]	; (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d109      	bne.n	8001a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a16:	2301      	movs	r3, #1
 8001a18:	e073      	b.n	8001b02 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a1a:	4b3d      	ldr	r3, [pc, #244]	; (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f003 0302 	and.w	r3, r3, #2
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d101      	bne.n	8001a2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e06b      	b.n	8001b02 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a2a:	4b39      	ldr	r3, [pc, #228]	; (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	f023 0203 	bic.w	r2, r3, #3
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	4936      	ldr	r1, [pc, #216]	; (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a3c:	f7ff fa6a 	bl	8000f14 <HAL_GetTick>
 8001a40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a42:	e00a      	b.n	8001a5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a44:	f7ff fa66 	bl	8000f14 <HAL_GetTick>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d901      	bls.n	8001a5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a56:	2303      	movs	r3, #3
 8001a58:	e053      	b.n	8001b02 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a5a:	4b2d      	ldr	r3, [pc, #180]	; (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f003 020c 	and.w	r2, r3, #12
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d1eb      	bne.n	8001a44 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a6c:	4b27      	ldr	r3, [pc, #156]	; (8001b0c <HAL_RCC_ClockConfig+0x1c0>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f003 0307 	and.w	r3, r3, #7
 8001a74:	683a      	ldr	r2, [r7, #0]
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d210      	bcs.n	8001a9c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a7a:	4b24      	ldr	r3, [pc, #144]	; (8001b0c <HAL_RCC_ClockConfig+0x1c0>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f023 0207 	bic.w	r2, r3, #7
 8001a82:	4922      	ldr	r1, [pc, #136]	; (8001b0c <HAL_RCC_ClockConfig+0x1c0>)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	4313      	orrs	r3, r2
 8001a88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a8a:	4b20      	ldr	r3, [pc, #128]	; (8001b0c <HAL_RCC_ClockConfig+0x1c0>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	683a      	ldr	r2, [r7, #0]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d001      	beq.n	8001a9c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e032      	b.n	8001b02 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f003 0304 	and.w	r3, r3, #4
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d008      	beq.n	8001aba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001aa8:	4b19      	ldr	r3, [pc, #100]	; (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	4916      	ldr	r1, [pc, #88]	; (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 8001ab6:	4313      	orrs	r3, r2
 8001ab8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 0308 	and.w	r3, r3, #8
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d009      	beq.n	8001ada <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ac6:	4b12      	ldr	r3, [pc, #72]	; (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	691b      	ldr	r3, [r3, #16]
 8001ad2:	00db      	lsls	r3, r3, #3
 8001ad4:	490e      	ldr	r1, [pc, #56]	; (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ada:	f000 f821 	bl	8001b20 <HAL_RCC_GetSysClockFreq>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	4b0b      	ldr	r3, [pc, #44]	; (8001b10 <HAL_RCC_ClockConfig+0x1c4>)
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	091b      	lsrs	r3, r3, #4
 8001ae6:	f003 030f 	and.w	r3, r3, #15
 8001aea:	490a      	ldr	r1, [pc, #40]	; (8001b14 <HAL_RCC_ClockConfig+0x1c8>)
 8001aec:	5ccb      	ldrb	r3, [r1, r3]
 8001aee:	fa22 f303 	lsr.w	r3, r2, r3
 8001af2:	4a09      	ldr	r2, [pc, #36]	; (8001b18 <HAL_RCC_ClockConfig+0x1cc>)
 8001af4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001af6:	4b09      	ldr	r3, [pc, #36]	; (8001b1c <HAL_RCC_ClockConfig+0x1d0>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7ff f9c8 	bl	8000e90 <HAL_InitTick>

  return HAL_OK;
 8001b00:	2300      	movs	r3, #0
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3710      	adds	r7, #16
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	40022000 	.word	0x40022000
 8001b10:	40021000 	.word	0x40021000
 8001b14:	08001c8c 	.word	0x08001c8c
 8001b18:	20000000 	.word	0x20000000
 8001b1c:	20000004 	.word	0x20000004

08001b20 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b087      	sub	sp, #28
 8001b24:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b26:	2300      	movs	r3, #0
 8001b28:	60fb      	str	r3, [r7, #12]
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60bb      	str	r3, [r7, #8]
 8001b2e:	2300      	movs	r3, #0
 8001b30:	617b      	str	r3, [r7, #20]
 8001b32:	2300      	movs	r3, #0
 8001b34:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001b36:	2300      	movs	r3, #0
 8001b38:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001b3a:	4b1e      	ldr	r3, [pc, #120]	; (8001bb4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	f003 030c 	and.w	r3, r3, #12
 8001b46:	2b04      	cmp	r3, #4
 8001b48:	d002      	beq.n	8001b50 <HAL_RCC_GetSysClockFreq+0x30>
 8001b4a:	2b08      	cmp	r3, #8
 8001b4c:	d003      	beq.n	8001b56 <HAL_RCC_GetSysClockFreq+0x36>
 8001b4e:	e027      	b.n	8001ba0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b50:	4b19      	ldr	r3, [pc, #100]	; (8001bb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001b52:	613b      	str	r3, [r7, #16]
      break;
 8001b54:	e027      	b.n	8001ba6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	0c9b      	lsrs	r3, r3, #18
 8001b5a:	f003 030f 	and.w	r3, r3, #15
 8001b5e:	4a17      	ldr	r2, [pc, #92]	; (8001bbc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001b60:	5cd3      	ldrb	r3, [r2, r3]
 8001b62:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d010      	beq.n	8001b90 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b6e:	4b11      	ldr	r3, [pc, #68]	; (8001bb4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	0c5b      	lsrs	r3, r3, #17
 8001b74:	f003 0301 	and.w	r3, r3, #1
 8001b78:	4a11      	ldr	r2, [pc, #68]	; (8001bc0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001b7a:	5cd3      	ldrb	r3, [r2, r3]
 8001b7c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4a0d      	ldr	r2, [pc, #52]	; (8001bb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001b82:	fb03 f202 	mul.w	r2, r3, r2
 8001b86:	68bb      	ldr	r3, [r7, #8]
 8001b88:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b8c:	617b      	str	r3, [r7, #20]
 8001b8e:	e004      	b.n	8001b9a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	4a0c      	ldr	r2, [pc, #48]	; (8001bc4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001b94:	fb02 f303 	mul.w	r3, r2, r3
 8001b98:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	613b      	str	r3, [r7, #16]
      break;
 8001b9e:	e002      	b.n	8001ba6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ba0:	4b05      	ldr	r3, [pc, #20]	; (8001bb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001ba2:	613b      	str	r3, [r7, #16]
      break;
 8001ba4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ba6:	693b      	ldr	r3, [r7, #16]
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	371c      	adds	r7, #28
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bc80      	pop	{r7}
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	40021000 	.word	0x40021000
 8001bb8:	007a1200 	.word	0x007a1200
 8001bbc:	080035d8 	.word	0x080035d8
 8001bc0:	080035e8 	.word	0x080035e8
 8001bc4:	003d0900 	.word	0x003d0900

08001bc8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b085      	sub	sp, #20
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001bd0:	4b0a      	ldr	r3, [pc, #40]	; (8001bfc <RCC_Delay+0x34>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a0a      	ldr	r2, [pc, #40]	; (8001c00 <RCC_Delay+0x38>)
 8001bd6:	fba2 2303 	umull	r2, r3, r2, r3
 8001bda:	0a5b      	lsrs	r3, r3, #9
 8001bdc:	687a      	ldr	r2, [r7, #4]
 8001bde:	fb02 f303 	mul.w	r3, r2, r3
 8001be2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001be4:	bf00      	nop
  }
  while (Delay --);
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	1e5a      	subs	r2, r3, #1
 8001bea:	60fa      	str	r2, [r7, #12]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d1f9      	bne.n	8001be4 <RCC_Delay+0x1c>
}
 8001bf0:	bf00      	nop
 8001bf2:	bf00      	nop
 8001bf4:	3714      	adds	r7, #20
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bc80      	pop	{r7}
 8001bfa:	4770      	bx	lr
 8001bfc:	20000000 	.word	0x20000000
 8001c00:	10624dd3 	.word	0x10624dd3

08001c04 <memset>:
 8001c04:	4603      	mov	r3, r0
 8001c06:	4402      	add	r2, r0
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d100      	bne.n	8001c0e <memset+0xa>
 8001c0c:	4770      	bx	lr
 8001c0e:	f803 1b01 	strb.w	r1, [r3], #1
 8001c12:	e7f9      	b.n	8001c08 <memset+0x4>

08001c14 <__libc_init_array>:
 8001c14:	b570      	push	{r4, r5, r6, lr}
 8001c16:	2600      	movs	r6, #0
 8001c18:	4d0c      	ldr	r5, [pc, #48]	; (8001c4c <__libc_init_array+0x38>)
 8001c1a:	4c0d      	ldr	r4, [pc, #52]	; (8001c50 <__libc_init_array+0x3c>)
 8001c1c:	1b64      	subs	r4, r4, r5
 8001c1e:	10a4      	asrs	r4, r4, #2
 8001c20:	42a6      	cmp	r6, r4
 8001c22:	d109      	bne.n	8001c38 <__libc_init_array+0x24>
 8001c24:	f000 f81a 	bl	8001c5c <_init>
 8001c28:	2600      	movs	r6, #0
 8001c2a:	4d0a      	ldr	r5, [pc, #40]	; (8001c54 <__libc_init_array+0x40>)
 8001c2c:	4c0a      	ldr	r4, [pc, #40]	; (8001c58 <__libc_init_array+0x44>)
 8001c2e:	1b64      	subs	r4, r4, r5
 8001c30:	10a4      	asrs	r4, r4, #2
 8001c32:	42a6      	cmp	r6, r4
 8001c34:	d105      	bne.n	8001c42 <__libc_init_array+0x2e>
 8001c36:	bd70      	pop	{r4, r5, r6, pc}
 8001c38:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c3c:	4798      	blx	r3
 8001c3e:	3601      	adds	r6, #1
 8001c40:	e7ee      	b.n	8001c20 <__libc_init_array+0xc>
 8001c42:	f855 3b04 	ldr.w	r3, [r5], #4
 8001c46:	4798      	blx	r3
 8001c48:	3601      	adds	r6, #1
 8001c4a:	e7f2      	b.n	8001c32 <__libc_init_array+0x1e>
 8001c4c:	080035ec 	.word	0x080035ec
 8001c50:	080035ec 	.word	0x080035ec
 8001c54:	080035ec 	.word	0x080035ec
 8001c58:	080035f0 	.word	0x080035f0

08001c5c <_init>:
 8001c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c5e:	bf00      	nop
 8001c60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c62:	bc08      	pop	{r3}
 8001c64:	469e      	mov	lr, r3
 8001c66:	4770      	bx	lr

08001c68 <_fini>:
 8001c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c6a:	bf00      	nop
 8001c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c6e:	bc08      	pop	{r3}
 8001c70:	469e      	mov	lr, r3
 8001c72:	4770      	bx	lr
