; PIC18F57Q84 Configuration Bit Settings
; Assembly source line config statements
; CONFIG1
  CONFIG  FEXTOSC = OFF         ; External Oscillator Selection (Oscillator not enabled)
  CONFIG  RSTOSC = HFINTOSC_1MHZ; Reset Oscillator Selection (HFINTOSC with HFFRQ = 4 MHz and CDIV = 4:1)

; CONFIG2
  CONFIG  CLKOUTEN = OFF        ; Clock out Enable bit (CLKOUT function is disabled)
  CONFIG  PR1WAY = OFF          ; PRLOCKED One-Way Set Enable bit (PRLOCKED bit can be set and cleared repeatedly)
  CONFIG  CSWEN = ON            ; Clock Switch Enable bit (Writing to NOSC and NDIV is allowed)
  CONFIG  JTAGEN = OFF          ; JTAG Enable bit (Disable JTAG Boundary Scan mode, JTAG pins revert to user functions)
  CONFIG  FCMEN = OFF           ; Fail-Safe Clock Monitor Enable bit (Fail-Safe Clock Monitor disabled)
  CONFIG  FCMENP = OFF          ; Fail-Safe Clock Monitor -Primary XTAL Enable bit (FSCM timer will not set FSCMP bit or OSFIF interrupt on Primary XTAL failure)
  CONFIG  FCMENS = OFF          ; Fail-Safe Clock Monitor -Secondary XTAL Enable bit (FSCM timer will not set FSCMS bit or OSFIF interrupt on Secondary XTAL failure)

; CONFIG3
  CONFIG  MCLRE = EXTMCLR       ; MCLR Enable bit (If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR )
  CONFIG  PWRTS = PWRT_OFF      ; Power-up timer selection bits (PWRT is disabled)
  CONFIG  MVECEN = OFF          ; Multi-vector enable bit (Interrupt contoller does not use vector table to prioritze interrupts)
  CONFIG  IVT1WAY = OFF         ; IVTLOCK bit One-way set enable bit (IVTLOCKED bit can be cleared and set repeatedly)
  CONFIG  LPBOREN = OFF         ; Low Power BOR Enable bit (Low-Power BOR disabled)
  CONFIG  BOREN = OFF           ; Brown-out Reset Enable bits (Brown-out Reset disabled)

; CONFIG4
  CONFIG  BORV = VBOR_1P9       ; Brown-out Reset Voltage Selection bits (Brown-out Reset Voltage (VBOR) set to 1.9V)
  CONFIG  ZCD = OFF             ; ZCD Disable bit (ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCDCON)
  CONFIG  PPS1WAY = OFF         ; PPSLOCK bit One-Way Set Enable bit (PPSLOCKED bit can be set and cleared repeatedly (subject to the unlock sequence))
  CONFIG  STVREN = OFF          ; Stack Full/Underflow Reset Enable bit (Stack full/underflow will not cause Reset)
  CONFIG  LVP = OFF             ; Low Voltage Programming Enable bit (HV on MCLR/VPP must be used for programming)
  CONFIG  XINST = OFF           ; Extended Instruction Set Enable bit (Extended Instruction Set and Indexed Addressing Mode disabled)

; CONFIG5
  CONFIG  WDTCPS = WDTCPS_31    ; WDT Period selection bits (Divider ratio 1:65536; software control of WDTPS)
  CONFIG  WDTE = OFF            ; WDT operating mode (WDT Disabled; SWDTEN is ignored)

; CONFIG6
  CONFIG  WDTCWS = WDTCWS_7     ; WDT Window Select bits (window always open (100%); software control; keyed access not required)
  CONFIG  WDTCCS = SC           ; WDT input clock selector (Software Control)

; CONFIG7
  CONFIG  BBSIZE = BBSIZE_512   ; Boot Block Size selection bits (Boot Block size is 512 words)
  CONFIG  BBEN = OFF            ; Boot Block enable bit (Boot block disabled)
  CONFIG  SAFEN = OFF           ; Storage Area Flash enable bit (SAF disabled)

; CONFIG8
  CONFIG  WRTB = OFF            ; Boot Block Write Protection bit (Boot Block not Write protected)
  CONFIG  WRTC = OFF            ; Configuration Register Write Protection bit (Configuration registers not Write protected)
  CONFIG  WRTD = OFF            ; Data EEPROM Write Protection bit (Data EEPROM not Write protected)
  CONFIG  WRTSAF = OFF          ; SAF Write protection bit (SAF not Write Protected)
  CONFIG  WRTAPP = OFF          ; Application Block write protection bit (Application Block not write protected)

; CONFIG9
  CONFIG  BOOTPINSEL = RC5      ; CRC on boot output pin selection (CRC on boot output pin is RC5)
  CONFIG  BPEN = OFF            ; CRC on boot output pin enable bit (CRC on boot output pin disabled)
  CONFIG  ODCON = OFF           ; CRC on boot output pin open drain bit (Pin drives both high-going and low-going signals)

; CONFIG10
  CONFIG  CP = OFF              ; PFM and Data EEPROM Code Protection bit (PFM and Data EEPROM code protection disabled)

; CONFIG11
  CONFIG  BOOTSCEN = OFF        ; CRC on boot scan enable for boot area (CRC on boot will not include the boot area of program memory in its calculation)
  CONFIG  BOOTCOE = HALT        ; CRC on boot Continue on Error for boot areas bit (CRC on boot will stop device if error is detected in boot areas)
  CONFIG  APPSCEN = OFF         ; CRC on boot application code scan enable (CRC on boot will not include the application area of program memory in its calculation)
  CONFIG  SAFSCEN = OFF         ; CRC on boot SAF area scan enable (CRC on boot will not include the SAF area of program memory in its calculation)
  CONFIG  DATASCEN = OFF        ; CRC on boot Data EEPROM scan enable (CRC on boot will not include data EEPROM in its calculation)
  CONFIG  CFGSCEN = OFF         ; CRC on boot Config fuses scan enable (CRC on boot will not include the configuration fuses in its calculation)
  CONFIG  COE = HALT            ; CRC on boot Continue on Error for non-boot areas bit (CRC on boot will stop device if error is detected in non-boot areas)
  CONFIG  BOOTPOR = OFF         ; Boot on CRC Enable bit (CRC on boot will not run)

; CONFIG12
  CONFIG  BCRCPOLT = hFF        ; Boot Sector Polynomial for CRC on boot bits 31-24 (Bits 31:24 of BCRCPOL are 0xFF)

; CONFIG13
  CONFIG  BCRCPOLU = hFF        ; Boot Sector Polynomial for CRC on boot bits 23-16 (Bits 23:16 of BCRCPOL are 0xFF)

; CONFIG14
  CONFIG  BCRCPOLH = hFF        ; Boot Sector Polynomial for CRC on boot bits 15-8 (Bits 15:8 of BCRCPOL are 0xFF)

; CONFIG15
  CONFIG  BCRCPOLL = hFF        ; Boot Sector Polynomial for CRC on boot bits 7-0 (Bits 7:0 of BCRCPOL are 0xFF)

; CONFIG16
  CONFIG  BCRCSEEDT = hFF       ; Boot Sector Seed for CRC on boot bits 31-24 (Bits 31:24 of BCRCSEED are 0xFF)

; CONFIG17
  CONFIG  BCRCSEEDU = hFF       ; Boot Sector Seed for CRC on boot bits 23-16 (Bits 23:16 of BCRCSEED are 0xFF)

; CONFIG18
  CONFIG  BCRCSEEDH = hFF       ; Boot Sector Seed for CRC on boot bits 15-8 (Bits 15:8 of BCRCSEED are 0xFF)

; CONFIG19
  CONFIG  BCRCSEEDL = hFF       ; Boot Sector Seed for CRC on boot bits 7-0 (Bits 7:0 of BCRCSEED are 0xFF)

; CONFIG20
  CONFIG  BCRCEREST = hFF       ; Boot Sector Expected Result for CRC on boot bits 31-24 (Bits 31:24 of BCRCERES are 0xFF)

; CONFIG21
  CONFIG  BCRCERESU = hFF       ; Boot Sector Expected Result for CRC on boot bits 23-16 (Bits 23:16 of BCRCERES are 0xFF)

; CONFIG22
  CONFIG  BCRCERESH = hFF       ; Boot Sector Expected Result for CRC on boot bits 15-8 (Bits 15:8 of BCRCERES are 0xFF)

; CONFIG23
  CONFIG  BCRCERESL = hFF       ; Boot Sector Expected Result for CRC on boot bits 7-0 (Bits 7:0 of BCRCERES are 0xFF)

; CONFIG24
  CONFIG  CRCPOLT = hFF         ; Non-Boot Sector Polynomial for CRC on boot bits 31-24 (Bits 31:24 of CRCPOL are 0xFF)

; CONFIG25
  CONFIG  CRCPOLU = hFF         ; Non-Boot Sector Polynomial for CRC on boot bits 23-16 (Bits 23:16 of CRCPOL are 0xFF)

; CONFIG26
  CONFIG  CRCPOLH = hFF         ; Non-Boot Sector Polynomial for CRC on boot bits 15-8 (Bits 15:8 of CRCPOL are 0xFF)

; CONFIG27
  CONFIG  CRCPOLL = hFF         ; Non-Boot Sector Polynomial for CRC on boot bits 7-0 (Bits 7:0 of CRCPOL are 0xFF)

; CONFIG28
  CONFIG  CRCSEEDT = hFF        ; Non-Boot Sector Seed for CRC on boot bits 31-24 (Bits 31:24 of CRCSEED are 0xFF)

; CONFIG29
  CONFIG  CRCSEEDU = hFF        ; Non-Boot Sector Seed for CRC on boot bits 23-16 (Bits 23:16 of CRCSEED are 0xFF)

; CONFIG30
  CONFIG  CRCSEEDH = hFF        ; Non-Boot Sector Seed for CRC on boot bits 15-8 (Bits 15:8 of CRCSEED are 0xFF)

; CONFIG31
  CONFIG  CRCSEEDL = hFF        ; Non-Boot Sector Seed for CRC on boot bits 7-0 (Bits 7:0 of CRCSEED are 0xFF)

; CONFIG32
  CONFIG  CRCEREST = hFF        ; Non-Boot Sector Expected Result for CRC on boot bits 31-24 (Bits 31:24 of CRCERES are 0xFF)

; CONFIG33
  CONFIG  CRCERESU = hFF        ; Non-Boot Sector Expected Result for CRC on boot bits 23-16 (Bits 23:16 of CRCERES are 0xFF)

; CONFIG34
  CONFIG  CRCERESH = hFF        ; Non-Boot Sector Expected Result for CRC on boot bits 15-8 (Bits 15:8 of CRCERES are 0xFF)

; CONFIG35
  CONFIG  CRCERESL = hFF        ; Non-Boot Sector Expected Result for CRC on boot bits 7-0 (Bits 7:0 of CRCERES are 0xFF)



