m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/softwares/modelsim_se_10.4/examples
T_opt
!s110 1660472291
V9jzoNYgg8f<>kTW9:Kg541
Z1 04 2 4 work tb fast 0
=1-54bf6437cd1c-62f8cbe3-1b9-55d4
Z2 o-quiet -auto_acc_if_foreign -work work
n@_opt
Z3 OL;O;10.4;61
R0
T_opt1
!s110 1660723893
V9G^T>ZO1NEhneC3m>=Pk]1
R1
=14-54bf6437cd1c-62fca2b5-1a2-5ec4
o-quiet -auto_acc_if_foreign -work work +acc
n@_opt1
R3
T_opt2
!s110 1660720684
VZlAaOIaWzOIEF<PLd?GkE0
R1
=1-54bf6437cd1c-62fc962c-172-7ab8
R2
n@_opt2
R3
R0
vctrl
Z4 !s110 1660721493
!i10b 1
!s100 NDcUkCjU3GLNYhDPP=WA<0
IhKcGVzCLX@A<ASj[_OTOJ3
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 dD:/Learning/verilog/cpu/prj/phase1/tb
w1660274896
8D:/Learning/verilog/cpu/prj/phase1/rtl/ctrl.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/ctrl.v
L0 1
Z7 OL;L;10.4;61
r1
!s85 0
31
!s108 1660721493.381000
!s107 D:/Learning/verilog/cpu/prj/phase1/rtl/ctrl.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/ctrl.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vdff_s_set
R4
!i10b 1
!s100 ib<^;ALC<?Ri6M:`^;l?e1
I0S=zKeSgi3a6]YgmaJWe50
R5
R6
w1660705696
8D:/Learning/verilog/cpu/prj/phase1/rtl/dff_s_set.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/dff_s_set.v
L0 1
R7
r1
!s85 0
31
!s108 1660721493.587000
!s107 D:/Learning/verilog/cpu/prj/phase1/rtl/dff_s_set.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/dff_s_set.v|
!i113 0
R8
vex
!s110 1660723753
!i10b 1
!s100 a<n4WCJFMPzf<eEC=HEnn3
I0EifT<9G1k0BmMn6g`DaT0
R5
R6
w1660723744
8D:/Learning/verilog/cpu/prj/phase1/rtl/ex.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/ex.v
L0 2
R7
r1
!s85 0
31
!s108 1660723753.570000
!s107 D:\Learning\verilog\cpu\prj\phase1\rtl\defines.v|D:/Learning/verilog/cpu/prj/phase1/rtl/ex.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/ex.v|
!i113 0
R8
vid
!s110 1660723890
!i10b 1
!s100 AL]RIi8@J5CO;C]B>MJiO0
Ib=Yf2OZD=BXMZ:hWR<LiL3
R5
R6
w1660723878
8D:/Learning/verilog/cpu/prj/phase1/rtl/id.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/id.v
L0 2
R7
r1
!s85 0
31
!s108 1660723890.821000
!s107 D:\Learning\verilog\cpu\prj\phase1\rtl\defines.v|D:/Learning/verilog/cpu/prj/phase1/rtl/id.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/id.v|
!i113 0
R8
vid_ex
R4
!i10b 1
!s100 ?3<gV57dV98caX[3;f=Z]2
I=3bbfi7d1eP?<m:hVF?]B2
R5
R6
w1660275138
8D:/Learning/verilog/cpu/prj/phase1/rtl/id_ex.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/id_ex.v
L0 2
R7
r1
!s85 0
31
!s108 1660721493.955000
!s107 D:\Learning\verilog\cpu\prj\phase1\rtl\defines.v|D:/Learning/verilog/cpu/prj/phase1/rtl/id_ex.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/id_ex.v|
!i113 0
R8
vif_id
Z9 !s110 1660721494
!i10b 1
!s100 3[2I28?dhPj43h]Y12jJo3
IhGgjCg7:CNWM?k3Z[9>Xk1
R5
R6
w1660454049
8D:/Learning/verilog/cpu/prj/phase1/rtl/if_id.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/if_id.v
L0 2
R7
r1
!s85 0
31
!s108 1660721494.057000
!s107 D:\Learning\verilog\cpu\prj\phase1\rtl\defines.v|D:/Learning/verilog/cpu/prj/phase1/rtl/if_id.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/if_id.v|
!i113 0
R8
vifetch
R9
!i10b 1
!s100 aUk6aKe<baV<NZ1n6IAYZ3
IXKiJgOKEUGNN839jW7be71
R5
R6
w1660204773
8D:/Learning/verilog/cpu/prj/phase1/rtl/ifetch.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/ifetch.v
L0 1
R7
r1
!s85 0
31
!s108 1660721494.170000
!s107 D:/Learning/verilog/cpu/prj/phase1/rtl/ifetch.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/ifetch.v|
!i113 0
R8
vpc_reg
R9
!i10b 1
!s100 8D4^JSK6nS:V_`Abz4HKz0
I7[[hE>SFiXE3<WN@aJL@l1
R5
R6
w1660453064
8D:/Learning/verilog/cpu/prj/phase1/rtl/pc_reg.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/pc_reg.v
L0 1
R7
r1
!s85 0
31
!s108 1660721494.281000
!s107 D:/Learning/verilog/cpu/prj/phase1/rtl/pc_reg.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/pc_reg.v|
!i113 0
R8
vregs
R9
!i10b 1
!s100 Qg]UDe;b]8kC_0;Mz2nA13
IaOPA<DmPgW:O]@fIhI:ef0
R5
R6
w1660703775
8D:/Learning/verilog/cpu/prj/phase1/rtl/regs.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/regs.v
L0 1
R7
r1
!s85 0
31
!s108 1660721494.411000
!s107 D:/Learning/verilog/cpu/prj/phase1/rtl/regs.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/regs.v|
!i113 0
R8
vrisc_v_cpu
R9
!i10b 1
!s100 `SYS[IKk=SBEOhUeaAI:E0
IWdfEmGBY27;AN@;?K[7]73
R5
R6
w1660207839
8D:/Learning/verilog/cpu/prj/phase1/tb/risc_v_cpu.v
FD:/Learning/verilog/cpu/prj/phase1/tb/risc_v_cpu.v
L0 1
R7
r1
!s85 0
31
!s108 1660721494.747000
!s107 D:/Learning/verilog/cpu/prj/phase1/tb/risc_v_cpu.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/tb/risc_v_cpu.v|
!i113 0
R8
vrisc_v_top
R9
!i10b 1
!s100 _^7[JMTB?<Z9RV@K4ORdJ2
IQ;cWV;X5?Jl45Uf7DcQT50
R5
R6
w1660452938
8D:/Learning/verilog/cpu/prj/phase1/rtl/risc_v_top.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/risc_v_top.v
L0 1
R7
r1
!s85 0
31
!s108 1660721494.534000
!s107 D:/Learning/verilog/cpu/prj/phase1/rtl/risc_v_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/risc_v_top.v|
!i113 0
R8
vrom
R9
!i10b 1
!s100 gmUASDU_JSJ38hcXa8[Qb3
IY1]FdMAVnm=?bZoa3k0]e1
R5
R6
w1660209699
8D:/Learning/verilog/cpu/prj/phase1/rtl/rom.v
FD:/Learning/verilog/cpu/prj/phase1/rtl/rom.v
L0 1
R7
r1
!s85 0
31
!s108 1660721494.643000
!s107 D:/Learning/verilog/cpu/prj/phase1/rtl/rom.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/rtl/rom.v|
!i113 0
R8
vtb
!s110 1660723816
!i10b 1
!s100 BXR8@YcQRhFU5XGbA<R360
IgiKOS2c30XjLEbceC5Z812
R5
R6
w1660723812
8D:/Learning/verilog/cpu/prj/phase1/tb/tb.v
FD:/Learning/verilog/cpu/prj/phase1/tb/tb.v
L0 4
R7
r1
!s85 0
31
!s108 1660723816.767000
!s107 D:/Learning/verilog/cpu/prj/phase1/tb/tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Learning/verilog/cpu/prj/phase1/tb/tb.v|
!i113 0
R8
