Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Aug 22 17:52:48 2023
| Host         : ECEB-4022-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Intro_timing_summary_routed.rpt -pb Intro_timing_summary_routed.pb -rpx Intro_timing_summary_routed.rpx -warn_on_violation
| Design       : Intro
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (0)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.430        0.000                      0                   49        0.261        0.000                      0                   49        2.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.430        0.000                      0                   49        0.261        0.000                      0                   49        2.000        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.704ns (22.824%)  route 2.381ns (77.176%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 10.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.884     5.322    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y181         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.872     6.650    clkdiv[15]
    SLICE_X0Y181         LUT6 (Prop_lut6_I0_O)        0.124     6.774 r  clkdiv[23]_i_3/O
                         net (fo=2, routed)           0.842     7.616    clkdiv[23]_i_3_n_0
    SLICE_X0Y179         LUT4 (Prop_lut4_I0_O)        0.124     7.740 r  clkdiv[23]_i_1/O
                         net (fo=24, routed)          0.667     8.407    slow_clk
    SLICE_X1Y183         FDRE                                         r  clkdiv_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.760    10.029    clk_BUFG
    SLICE_X1Y183         FDRE                                         r  clkdiv_reg[21]/C
                         clock pessimism              0.272    10.301    
                         clock uncertainty           -0.035    10.266    
    SLICE_X1Y183         FDRE (Setup_fdre_C_R)       -0.429     9.837    clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                          9.837    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.704ns (22.824%)  route 2.381ns (77.176%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 10.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.884     5.322    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y181         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.872     6.650    clkdiv[15]
    SLICE_X0Y181         LUT6 (Prop_lut6_I0_O)        0.124     6.774 r  clkdiv[23]_i_3/O
                         net (fo=2, routed)           0.842     7.616    clkdiv[23]_i_3_n_0
    SLICE_X0Y179         LUT4 (Prop_lut4_I0_O)        0.124     7.740 r  clkdiv[23]_i_1/O
                         net (fo=24, routed)          0.667     8.407    slow_clk
    SLICE_X1Y183         FDRE                                         r  clkdiv_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.760    10.029    clk_BUFG
    SLICE_X1Y183         FDRE                                         r  clkdiv_reg[22]/C
                         clock pessimism              0.272    10.301    
                         clock uncertainty           -0.035    10.266    
    SLICE_X1Y183         FDRE (Setup_fdre_C_R)       -0.429     9.837    clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                          9.837    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.704ns (22.824%)  route 2.381ns (77.176%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 10.029 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.884     5.322    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y181         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.872     6.650    clkdiv[15]
    SLICE_X0Y181         LUT6 (Prop_lut6_I0_O)        0.124     6.774 r  clkdiv[23]_i_3/O
                         net (fo=2, routed)           0.842     7.616    clkdiv[23]_i_3_n_0
    SLICE_X0Y179         LUT4 (Prop_lut4_I0_O)        0.124     7.740 r  clkdiv[23]_i_1/O
                         net (fo=24, routed)          0.667     8.407    slow_clk
    SLICE_X1Y183         FDRE                                         r  clkdiv_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.760    10.029    clk_BUFG
    SLICE_X1Y183         FDRE                                         r  clkdiv_reg[23]/C
                         clock pessimism              0.272    10.301    
                         clock uncertainty           -0.035    10.266    
    SLICE_X1Y183         FDRE (Setup_fdre_C_R)       -0.429     9.837    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                          9.837    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.704ns (23.223%)  route 2.327ns (76.777%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.884     5.322    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y181         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.872     6.650    clkdiv[15]
    SLICE_X0Y181         LUT6 (Prop_lut6_I0_O)        0.124     6.774 r  clkdiv[23]_i_3/O
                         net (fo=2, routed)           0.842     7.616    clkdiv[23]_i_3_n_0
    SLICE_X0Y179         LUT4 (Prop_lut4_I0_O)        0.124     7.740 r  clkdiv[23]_i_1/O
                         net (fo=24, routed)          0.614     8.354    slow_clk
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.756    10.025    clk_BUFG
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[5]/C
                         clock pessimism              0.272    10.297    
                         clock uncertainty           -0.035    10.262    
    SLICE_X1Y179         FDRE (Setup_fdre_C_R)       -0.429     9.833    clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.704ns (23.223%)  route 2.327ns (76.777%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.884     5.322    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y181         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.872     6.650    clkdiv[15]
    SLICE_X0Y181         LUT6 (Prop_lut6_I0_O)        0.124     6.774 r  clkdiv[23]_i_3/O
                         net (fo=2, routed)           0.842     7.616    clkdiv[23]_i_3_n_0
    SLICE_X0Y179         LUT4 (Prop_lut4_I0_O)        0.124     7.740 r  clkdiv[23]_i_1/O
                         net (fo=24, routed)          0.614     8.354    slow_clk
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.756    10.025    clk_BUFG
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[6]/C
                         clock pessimism              0.272    10.297    
                         clock uncertainty           -0.035    10.262    
    SLICE_X1Y179         FDRE (Setup_fdre_C_R)       -0.429     9.833    clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.704ns (23.223%)  route 2.327ns (76.777%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.884     5.322    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y181         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.872     6.650    clkdiv[15]
    SLICE_X0Y181         LUT6 (Prop_lut6_I0_O)        0.124     6.774 r  clkdiv[23]_i_3/O
                         net (fo=2, routed)           0.842     7.616    clkdiv[23]_i_3_n_0
    SLICE_X0Y179         LUT4 (Prop_lut4_I0_O)        0.124     7.740 r  clkdiv[23]_i_1/O
                         net (fo=24, routed)          0.614     8.354    slow_clk
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.756    10.025    clk_BUFG
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[7]/C
                         clock pessimism              0.272    10.297    
                         clock uncertainty           -0.035    10.262    
    SLICE_X1Y179         FDRE (Setup_fdre_C_R)       -0.429     9.833    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.704ns (23.223%)  route 2.327ns (76.777%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.884     5.322    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y181         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.872     6.650    clkdiv[15]
    SLICE_X0Y181         LUT6 (Prop_lut6_I0_O)        0.124     6.774 r  clkdiv[23]_i_3/O
                         net (fo=2, routed)           0.842     7.616    clkdiv[23]_i_3_n_0
    SLICE_X0Y179         LUT4 (Prop_lut4_I0_O)        0.124     7.740 r  clkdiv[23]_i_1/O
                         net (fo=24, routed)          0.614     8.354    slow_clk
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.756    10.025    clk_BUFG
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[8]/C
                         clock pessimism              0.272    10.297    
                         clock uncertainty           -0.035    10.262    
    SLICE_X1Y179         FDRE (Setup_fdre_C_R)       -0.429     9.833    clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.704ns (23.897%)  route 2.242ns (76.103%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.884     5.322    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y181         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.872     6.650    clkdiv[15]
    SLICE_X0Y181         LUT6 (Prop_lut6_I0_O)        0.124     6.774 r  clkdiv[23]_i_3/O
                         net (fo=2, routed)           0.842     7.616    clkdiv[23]_i_3_n_0
    SLICE_X0Y179         LUT4 (Prop_lut4_I0_O)        0.124     7.740 r  clkdiv[23]_i_1/O
                         net (fo=24, routed)          0.529     8.268    slow_clk
    SLICE_X0Y178         FDRE                                         r  clkdiv_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.755    10.024    clk_BUFG
    SLICE_X0Y178         FDRE                                         r  clkdiv_reg[0]/C
                         clock pessimism              0.272    10.296    
                         clock uncertainty           -0.035    10.261    
    SLICE_X0Y178         FDRE (Setup_fdre_C_R)       -0.429     9.832    clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          9.832    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.568ns  (required time - arrival time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.704ns (23.896%)  route 2.242ns (76.104%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 10.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.884     5.322    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y181         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.872     6.650    clkdiv[15]
    SLICE_X0Y181         LUT6 (Prop_lut6_I0_O)        0.124     6.774 r  clkdiv[23]_i_3/O
                         net (fo=2, routed)           0.842     7.616    clkdiv[23]_i_3_n_0
    SLICE_X0Y179         LUT4 (Prop_lut4_I0_O)        0.124     7.740 r  clkdiv[23]_i_1/O
                         net (fo=24, routed)          0.529     8.268    slow_clk
    SLICE_X1Y182         FDRE                                         r  clkdiv_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.759    10.028    clk_BUFG
    SLICE_X1Y182         FDRE                                         r  clkdiv_reg[17]/C
                         clock pessimism              0.272    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X1Y182         FDRE (Setup_fdre_C_R)       -0.429     9.836    clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                          9.836    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                  1.568    

Slack (MET) :             1.568ns  (required time - arrival time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.704ns (23.896%)  route 2.242ns (76.104%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 10.028 - 5.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  osc_clk/O
                         net (fo=1, routed)           2.324     3.341    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     3.438 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.884     5.322    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y181         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.872     6.650    clkdiv[15]
    SLICE_X0Y181         LUT6 (Prop_lut6_I0_O)        0.124     6.774 r  clkdiv[23]_i_3/O
                         net (fo=2, routed)           0.842     7.616    clkdiv[23]_i_3_n_0
    SLICE_X0Y179         LUT4 (Prop_lut4_I0_O)        0.124     7.740 r  clkdiv[23]_i_1/O
                         net (fo=24, routed)          0.529     8.268    slow_clk
    SLICE_X1Y182         FDRE                                         r  clkdiv_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  osc_clk/O
                         net (fo=1, routed)           2.204     8.177    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     8.269 r  clk_BUFG_inst/O
                         net (fo=25, routed)          1.759    10.028    clk_BUFG
    SLICE_X1Y182         FDRE                                         r  clkdiv_reg[18]/C
                         clock pessimism              0.272    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X1Y182         FDRE (Setup_fdre_C_R)       -0.429     9.836    clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                          9.836    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                  1.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.676     1.940    clk_BUFG
    SLICE_X1Y182         FDRE                                         r  clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y182         FDRE (Prop_fdre_C_Q)         0.141     2.081 r  clkdiv_reg[20]/Q
                         net (fo=2, routed)           0.117     2.199    clkdiv[20]
    SLICE_X1Y182         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.307 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.307    p_1_in[20]
    SLICE_X1Y182         FDRE                                         r  clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.951     2.316    clk_BUFG
    SLICE_X1Y182         FDRE                                         r  clkdiv_reg[20]/C
                         clock pessimism             -0.376     1.940    
    SLICE_X1Y182         FDRE (Hold_fdre_C_D)         0.105     2.045    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.673     1.937    clk_BUFG
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y179         FDRE (Prop_fdre_C_Q)         0.141     2.078 r  clkdiv_reg[8]/Q
                         net (fo=2, routed)           0.117     2.196    clkdiv[8]
    SLICE_X1Y179         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.304 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.304    p_1_in[8]
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.948     2.313    clk_BUFG
    SLICE_X1Y179         FDRE                                         r  clkdiv_reg[8]/C
                         clock pessimism             -0.376     1.937    
    SLICE_X1Y179         FDRE (Hold_fdre_C_D)         0.105     2.042    clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.675     1.939    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y181         FDRE (Prop_fdre_C_Q)         0.141     2.080 r  clkdiv_reg[16]/Q
                         net (fo=2, routed)           0.119     2.200    clkdiv[16]
    SLICE_X1Y181         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.308 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.308    p_1_in[16]
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.950     2.315    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[16]/C
                         clock pessimism             -0.376     1.939    
    SLICE_X1Y181         FDRE (Hold_fdre_C_D)         0.105     2.044    clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.672     1.936    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDRE (Prop_fdre_C_Q)         0.141     2.077 r  clkdiv_reg[4]/Q
                         net (fo=2, routed)           0.119     2.197    clkdiv[4]
    SLICE_X1Y178         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.305 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.305    p_1_in[4]
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.947     2.312    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[4]/C
                         clock pessimism             -0.376     1.936    
    SLICE_X1Y178         FDRE (Hold_fdre_C_D)         0.105     2.041    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.674     1.938    clk_BUFG
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDRE (Prop_fdre_C_Q)         0.141     2.079 r  clkdiv_reg[12]/Q
                         net (fo=2, routed)           0.120     2.200    clkdiv[12]
    SLICE_X1Y180         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.308 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.308    p_1_in[12]
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.949     2.314    clk_BUFG
    SLICE_X1Y180         FDRE                                         r  clkdiv_reg[12]/C
                         clock pessimism             -0.376     1.938    
    SLICE_X1Y180         FDRE (Hold_fdre_C_D)         0.105     2.043    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.675     1.939    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y181         FDRE (Prop_fdre_C_Q)         0.141     2.080 r  clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.114     2.195    clkdiv[13]
    SLICE_X1Y181         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.310 r  clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.310    p_1_in[13]
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.950     2.315    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[13]/C
                         clock pessimism             -0.376     1.939    
    SLICE_X1Y181         FDRE (Hold_fdre_C_D)         0.105     2.044    clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.676     1.940    clk_BUFG
    SLICE_X1Y182         FDRE                                         r  clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y182         FDRE (Prop_fdre_C_Q)         0.141     2.081 r  clkdiv_reg[17]/Q
                         net (fo=2, routed)           0.116     2.198    clkdiv[17]
    SLICE_X1Y182         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.313 r  clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.313    p_1_in[17]
    SLICE_X1Y182         FDRE                                         r  clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.951     2.316    clk_BUFG
    SLICE_X1Y182         FDRE                                         r  clkdiv_reg[17]/C
                         clock pessimism             -0.376     1.940    
    SLICE_X1Y182         FDRE (Hold_fdre_C_D)         0.105     2.045    clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.414%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.675     1.939    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y181         FDRE (Prop_fdre_C_Q)         0.141     2.080 r  clkdiv_reg[15]/Q
                         net (fo=2, routed)           0.121     2.201    clkdiv[15]
    SLICE_X1Y181         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.312 r  clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.312    p_1_in[15]
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.950     2.315    clk_BUFG
    SLICE_X1Y181         FDRE                                         r  clkdiv_reg[15]/C
                         clock pessimism             -0.376     1.939    
    SLICE_X1Y181         FDRE (Hold_fdre_C_D)         0.105     2.044    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.414%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.940ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.676     1.940    clk_BUFG
    SLICE_X1Y182         FDRE                                         r  clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y182         FDRE (Prop_fdre_C_Q)         0.141     2.081 r  clkdiv_reg[19]/Q
                         net (fo=2, routed)           0.121     2.202    clkdiv[19]
    SLICE_X1Y182         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.313 r  clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.313    p_1_in[19]
    SLICE_X1Y182         FDRE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.951     2.316    clk_BUFG
    SLICE_X1Y182         FDRE                                         r  clkdiv_reg[19]/C
                         clock pessimism             -0.376     1.940    
    SLICE_X1Y182         FDRE (Hold_fdre_C_D)         0.105     2.045    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.414%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  osc_clk/O
                         net (fo=1, routed)           0.793     1.237    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.264 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.672     1.936    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y178         FDRE (Prop_fdre_C_Q)         0.141     2.077 r  clkdiv_reg[3]/Q
                         net (fo=2, routed)           0.121     2.198    clkdiv[3]
    SLICE_X1Y178         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.309 r  clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.309    p_1_in[3]
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  osc_clk/O
                         net (fo=1, routed)           0.855     1.335    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.365 r  clk_BUFG_inst/O
                         net (fo=25, routed)          0.947     2.312    clk_BUFG
    SLICE_X1Y178         FDRE                                         r  clkdiv_reg[3]/C
                         clock pessimism             -0.376     1.936    
    SLICE_X1Y178         FDRE (Hold_fdre_C_D)         0.105     2.041    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X0Y178   clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y180   clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y180   clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y180   clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y181   clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y181   clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y181   clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y181   clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X1Y182   clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y178   clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y178   clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y181   clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y181   clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y178   clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X0Y178   clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y180   clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y181   clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X1Y181   clkdiv_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.424ns  (logic 2.878ns (53.063%)  route 2.546ns (46.937%))
  Logic Levels:           3  (FDSE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y181         FDSE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X0Y181         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  counter_reg[6]/Q
                         net (fo=4, routed)           0.820     1.276    counter[6]
    SLICE_X0Y182         LUT1 (Prop_lut1_I0_O)        0.152     1.428 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.726     3.154    led_OBUF[6]
    B16                  OBUF (Prop_obuf_I_O)         2.270     5.424 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.424    led[6]
    B16                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.350ns  (logic 2.648ns (49.499%)  route 2.702ns (50.501%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDRE                         0.000     0.000 r  counter_reg[4]/C
    SLICE_X0Y180         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[4]/Q
                         net (fo=6, routed)           0.990     1.446    counter[4]
    SLICE_X0Y183         LUT1 (Prop_lut1_I0_O)        0.124     1.570 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.712     3.282    led_OBUF[4]
    B15                  OBUF (Prop_obuf_I_O)         2.068     5.350 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.350    led[4]
    B15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.307ns  (logic 2.658ns (50.084%)  route 2.649ns (49.916%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X0Y180         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[3]/Q
                         net (fo=7, routed)           0.982     1.438    counter[3]
    SLICE_X0Y182         LUT1 (Prop_lut1_I0_O)        0.124     1.562 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.668     3.229    led_OBUF[3]
    A15                  OBUF (Prop_obuf_I_O)         2.078     5.307 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.307    led[3]
    A15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.305ns  (logic 2.893ns (54.541%)  route 2.411ns (45.459%))
  Logic Levels:           3  (FDSE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y181         FDSE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X0Y181         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  counter_reg[5]/Q
                         net (fo=5, routed)           0.879     1.335    counter[5]
    SLICE_X0Y181         LUT1 (Prop_lut1_I0_O)        0.154     1.489 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.533     3.021    led_OBUF[5]
    A16                  OBUF (Prop_obuf_I_O)         2.283     5.305 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.305    led[5]
    A16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.240ns  (logic 2.676ns (51.057%)  route 2.565ns (48.943%))
  Logic Levels:           3  (FDSE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDSE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X0Y180         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  counter_reg[2]/Q
                         net (fo=8, routed)           0.896     1.352    counter[2]
    SLICE_X0Y180         LUT1 (Prop_lut1_I0_O)        0.124     1.476 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.669     3.145    led_OBUF[2]
    A14                  OBUF (Prop_obuf_I_O)         2.096     5.240 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.240    led[2]
    A14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.043ns  (logic 2.781ns (55.136%)  route 2.263ns (44.864%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y181         FDRE                         0.000     0.000 r  counter_reg[7]/C
    SLICE_X0Y181         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.595     1.014    counter[7]
    SLICE_X0Y178         LUT1 (Prop_lut1_I0_O)        0.296     1.310 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.668     2.978    led_OBUF[7]
    B17                  OBUF (Prop_obuf_I_O)         2.066     5.043 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.043    led[7]
    B17                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.016ns  (logic 2.656ns (52.945%)  route 2.360ns (47.055%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y180         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter_reg[1]/Q
                         net (fo=8, routed)           0.525     0.981    counter[1]
    SLICE_X0Y180         LUT1 (Prop_lut1_I0_O)        0.124     1.105 r  led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.835     2.940    led_OBUF[1]
    B13                  OBUF (Prop_obuf_I_O)         2.076     5.016 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.016    led[1]
    B13                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.035ns  (logic 0.704ns (23.199%)  route 2.331ns (76.801%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y180         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[1]/Q
                         net (fo=8, routed)           1.274     1.730    counter[1]
    SLICE_X0Y181         LUT5 (Prop_lut5_I1_O)        0.124     1.854 r  counter[7]_i_4/O
                         net (fo=1, routed)           0.417     2.271    counter[7]_i_4_n_0
    SLICE_X0Y182         LUT3 (Prop_lut3_I0_O)        0.124     2.395 r  counter[7]_i_2/O
                         net (fo=1, routed)           0.639     3.035    counter[7]_i_2_n_0
    SLICE_X0Y181         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[5]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.017ns  (logic 0.839ns (27.805%)  route 2.178ns (72.195%))
  Logic Levels:           3  (FDRE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y181         FDRE                         0.000     0.000 r  counter_reg[7]/C
    SLICE_X0Y181         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.850     1.269    counter[7]
    SLICE_X0Y180         LUT4 (Prop_lut4_I0_O)        0.296     1.565 r  counter[7]_i_3/O
                         net (fo=1, routed)           0.421     1.986    counter[7]_i_3_n_0
    SLICE_X0Y181         LUT4 (Prop_lut4_I0_O)        0.124     2.110 r  counter[7]_i_1/O
                         net (fo=7, routed)           0.908     3.017    counter[7]_i_1_n_0
    SLICE_X0Y181         FDSE                                         r  counter_reg[5]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[6]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.017ns  (logic 0.839ns (27.805%)  route 2.178ns (72.195%))
  Logic Levels:           3  (FDRE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y181         FDRE                         0.000     0.000 r  counter_reg[7]/C
    SLICE_X0Y181         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  counter_reg[7]/Q
                         net (fo=3, routed)           0.850     1.269    counter[7]
    SLICE_X0Y180         LUT4 (Prop_lut4_I0_O)        0.296     1.565 r  counter[7]_i_3/O
                         net (fo=1, routed)           0.421     1.986    counter[7]_i_3_n_0
    SLICE_X0Y181         LUT4 (Prop_lut4_I0_O)        0.124     2.110 r  counter[7]_i_1/O
                         net (fo=7, routed)           0.908     3.017    counter[7]_i_1_n_0
    SLICE_X0Y181         FDSE                                         r  counter_reg[6]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y181         FDSE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X0Y181         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  counter_reg[5]/Q
                         net (fo=5, routed)           0.184     0.325    counter[5]
    SLICE_X0Y181         LUT6 (Prop_lut6_I4_O)        0.045     0.370 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.370    counter[6]_i_1_n_0
    SLICE_X0Y181         FDSE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.183ns (48.464%)  route 0.195ns (51.536%))
  Logic Levels:           2  (FDSE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y181         FDSE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X0Y181         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  counter_reg[5]/Q
                         net (fo=5, routed)           0.195     0.336    counter[5]
    SLICE_X0Y181         LUT5 (Prop_lut5_I4_O)        0.042     0.378 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.378    counter[5]_i_1_n_0
    SLICE_X0Y181         FDSE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.184ns (37.317%)  route 0.309ns (62.683%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y180         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=8, routed)           0.185     0.326    counter[1]
    SLICE_X0Y180         LUT3 (Prop_lut3_I0_O)        0.043     0.369 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.124     0.493    counter[3]_i_1_n_0
    SLICE_X0Y180         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.186ns (36.844%)  route 0.319ns (63.156%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y180         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_reg[1]/Q
                         net (fo=8, routed)           0.185     0.326    counter[1]
    SLICE_X0Y180         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.134     0.505    led_OBUF[1]
    SLICE_X0Y180         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.715ns  (logic 0.183ns (25.585%)  route 0.532ns (74.415%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y180         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[1]/Q
                         net (fo=8, routed)           0.196     0.337    counter[1]
    SLICE_X0Y180         LUT4 (Prop_lut4_I2_O)        0.042     0.379 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.336     0.715    counter[4]_i_1_n_0
    SLICE_X0Y180         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.764ns  (logic 0.226ns (29.599%)  route 0.538ns (70.401%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y181         FDRE                         0.000     0.000 r  counter_reg[7]/C
    SLICE_X0Y181         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.224     0.352    counter[7]
    SLICE_X0Y182         LUT3 (Prop_lut3_I2_O)        0.098     0.450 r  counter[7]_i_2/O
                         net (fo=1, routed)           0.313     0.764    counter[7]_i_2_n_0
    SLICE_X0Y181         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.765ns  (logic 0.186ns (24.308%)  route 0.579ns (75.692%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y181         FDSE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X0Y181         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  counter_reg[6]/Q
                         net (fo=4, routed)           0.299     0.440    counter[6]
    SLICE_X0Y181         LUT4 (Prop_lut4_I1_O)        0.045     0.485 r  counter[7]_i_1/O
                         net (fo=7, routed)           0.280     0.765    counter[7]_i_1_n_0
    SLICE_X0Y180         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            counter_reg[2]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.765ns  (logic 0.186ns (24.308%)  route 0.579ns (75.692%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y181         FDSE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X0Y181         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  counter_reg[6]/Q
                         net (fo=4, routed)           0.299     0.440    counter[6]
    SLICE_X0Y181         LUT4 (Prop_lut4_I1_O)        0.045     0.485 r  counter[7]_i_1/O
                         net (fo=7, routed)           0.280     0.765    counter[7]_i_1_n_0
    SLICE_X0Y180         FDSE                                         r  counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.765ns  (logic 0.186ns (24.308%)  route 0.579ns (75.692%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y181         FDSE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X0Y181         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  counter_reg[6]/Q
                         net (fo=4, routed)           0.299     0.440    counter[6]
    SLICE_X0Y181         LUT4 (Prop_lut4_I1_O)        0.045     0.485 r  counter[7]_i_1/O
                         net (fo=7, routed)           0.280     0.765    counter[7]_i_1_n_0
    SLICE_X0Y180         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.765ns  (logic 0.186ns (24.308%)  route 0.579ns (75.692%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y181         FDSE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X0Y181         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  counter_reg[6]/Q
                         net (fo=4, routed)           0.299     0.440    counter[6]
    SLICE_X0Y181         LUT4 (Prop_lut4_I1_O)        0.045     0.485 r  counter[7]_i_1/O
                         net (fo=7, routed)           0.280     0.765    counter[7]_i_1_n_0
    SLICE_X0Y180         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------





