Release 10.1.03 Map K.39 (nt)
Xilinx Mapping Report File for Design 'system'

Design Information
------------------
Command Line   : map -timing -ol high -xe n -register_duplication -o
system_map.ncd -w -pr b system.ngd system.pcf 
Target Device  : xc5vsx95t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.46.12.2 $
Mapped Date    : Thu Sep 02 17:44:09 2010

Design Summary
--------------
Number of errors:      0
Number of warnings:   73
Slice Logic Utilization:
  Number of Slice Registers:                11,237 out of  58,880   19%
    Number used as Flip Flops:              11,237
  Number of Slice LUTs:                      9,788 out of  58,880   16%
    Number used as logic:                    7,812 out of  58,880   13%
      Number using O6 output only:           6,352
      Number using O5 output only:           1,128
      Number using O5 and O6:                  332
    Number used as Memory:                   1,838 out of  24,320    7%
      Number used as Dual Port RAM:             55
        Number using O6 output only:            55
      Number used as Shift Register:         1,783
        Number using O6 output only:         1,783
    Number used as exclusive route-thru:       138
  Number of route-thrus:                     1,306 out of 117,760    1%
    Number using O6 output only:             1,253
    Number using O5 output only:                53

Slice Logic Distribution:
  Number of occupied Slices:                 4,070 out of  14,720   27%
  Number of LUT Flip Flop pairs used:       12,639
    Number with an unused Flip Flop:         1,402 out of  12,639   11%
    Number with an unused LUT:               2,851 out of  12,639   22%
    Number of fully used LUT-FF pairs:       8,386 out of  12,639   66%
    Number of unique control sets:             240
    Number of slice register sites lost
      to control set restrictions:             485 out of  58,880    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       124 out of     640   19%
    IOB Flip Flops:                             98

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      42 out of     244   17%
    Number using BlockRAM only:                 42
    Total primitives used:
      Number of 36k BlockRAM used:               9
      Number of 18k BlockRAM used:              66
    Total Memory used (KB):                  1,512 out of   8,784   17%
  Number of BUFG/BUFGCTRLs:                      3 out of      32    9%
    Number used as BUFGs:                        3
  Number of DCM_ADVs:                            2 out of      12   16%
  Number of DSP48Es:                            92 out of     640   14%

Peak Memory Usage:  847 MB
Total REAL time to MAP completion:  5 mins 2 secs 
Total CPU time to MAP completion:   4 mins 57 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information
Section 14 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:243 - Logical network N1 has no load.
WARNING:LIT:395 - The above warning message base_net_load_rule is repeated 716
   more times for the following (max. 5 shown):
   N18,
   N19,
   N20,
   N21,
   N22
   To see the details of these warning messages, please use the -detail switch.
WARNING:MapLib:701 - Signal epb_addr_gp<5> connected to top level port
   epb_addr_gp<5> has been removed.
WARNING:MapLib:701 - Signal epb_addr_gp<4> connected to top level port
   epb_addr_gp<4> has been removed.
WARNING:MapLib:701 - Signal epb_addr_gp<3> connected to top level port
   epb_addr_gp<3> has been removed.
WARNING:MapLib:701 - Signal adc0overrange_n connected to top level port
   adc0overrange_n has been removed.
WARNING:MapLib:701 - Signal adc0overrange_p connected to top level port
   adc0overrange_p has been removed.
WARNING:MapLib:701 - Signal adc0sync_n connected to top level port adc0sync_n
   has been removed.
WARNING:MapLib:701 - Signal adc0sync_p connected to top level port adc0sync_p
   has been removed.
WARNING:MapLib:701 - Signal aux0_clk_n connected to top level port aux0_clk_n
   has been removed.
WARNING:MapLib:701 - Signal aux0_clk_p connected to top level port aux0_clk_p
   has been removed.
WARNING:MapLib:701 - Signal aux1_clk_n connected to top level port aux1_clk_n
   has been removed.
WARNING:MapLib:701 - Signal aux1_clk_p connected to top level port aux1_clk_p
   has been removed.
WARNING:MapLib:701 - Signal sys_clk_n connected to top level port sys_clk_n has
   been removed.
WARNING:MapLib:701 - Signal sys_clk_p connected to top level port sys_clk_p has
   been removed.
WARNING:MapLib:41 - All members of TNM group "sys_clk_n" have been optimized out
   of the design.
WARNING:MapLib:41 - All members of TNM group
   "infrastructure_inst_infrastructure_inst_sys_clk2x_int" have been optimized
   out of the design.
WARNING:MapLib:50 - The period specification "TS_sys_clk_n" has been discarded
   because the group "sys_clk_n" has been optimized away.
WARNING:MapLib:50 - The period specification
   "TS_infrastructure_inst_infrastructure_inst_sys_clk2x_int" has been discarded
   because the group "infrastructure_inst_infrastructure_inst_sys_clk2x_int" has
   been optimized away.
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0
   of frag REGCLKAU connected to power/ground net
   r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0_
   REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0
   of frag REGCLKAL connected to power/ground net
   r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0_
   REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0
   of frag REGCLKBU connected to power/ground net
   r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0_
   REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0
   of frag REGCLKBL connected to power/ground net
   r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/ramb36_0_
   REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb3
   6_0 of frag REGCLKAU connected to power/ground net
   r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb3
   6_0_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb3
   6_0 of frag REGCLKAL connected to power/ground net
   r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb3
   6_0_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb3
   6_0 of frag REGCLKBU connected to power/ground net
   r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb3
   6_0_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb3
   6_0 of frag REGCLKBL connected to power/ground net
   r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/ramb3
   6_0_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb3
   6_0 of frag REGCLKAU connected to power/ground net
   r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb3
   6_0_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb3
   6_0 of frag REGCLKAL connected to power/ground net
   r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb3
   6_0_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb3
   6_0 of frag REGCLKBU connected to power/ground net
   r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb3
   6_0_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb3
   6_0 of frag REGCLKBL connected to power/ground net
   r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/ramb3
   6_0_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb3
   6_0 of frag REGCLKAU connected to power/ground net
   r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb3
   6_0_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb3
   6_0 of frag REGCLKAL connected to power/ground net
   r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb3
   6_0_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb3
   6_0 of frag REGCLKBU connected to power/ground net
   r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb3
   6_0_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb3
   6_0 of frag REGCLKBL connected to power/ground net
   r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/ramb3
   6_0_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb3
   6_0 of frag REGCLKAU connected to power/ground net
   r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb3
   6_0_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb3
   6_0 of frag REGCLKAL connected to power/ground net
   r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb3
   6_0_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb3
   6_0 of frag REGCLKBU connected to power/ground net
   r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb3
   6_0_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb3
   6_0 of frag REGCLKBL connected to power/ground net
   r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/ramb3
   6_0_REGCLKBL_tiesig
WARNING:PhysDesignRules:367 - The signal <infrastructure_inst/dly_clk> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <sys_reset> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[16]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[17]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[18]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[19]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[20]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[21]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[22]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[23]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[0]>:<ILOGI
   C_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[1]>:<ILOGI
   C_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[2]>:<ILOGI
   C_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[3]>:<ILOGI
   C_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[4]>:<ILOGI
   C_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[5]>:<ILOGI
   C_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[6]>:<ILOGI
   C_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[7]>:<ILOGI
   C_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[24]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[25]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[26]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[27]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[28]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[29]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[30]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[31]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[8]>:<ILOGI
   C_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[9]>:<ILOGI
   C_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[10]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[11]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[12]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[13]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[14]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_data[15]>:<ILOG
   IC_IFF>.  The Q1 output pin of IFF is not used.

Section 3 - Informational
-------------------------
INFO:Map:220 - The command line option -timing is automatically supported for
   this architecture. Therefore, it is not necessary to specify this option.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:159 - Net Timing constraints on signal adc0clk_n are pushed forward
   through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal adc0clk_p are pushed forward
   through input buffer.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more
   information see the TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
2112 block(s) removed
 918 block(s) optimized away
1332 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "N1" is loadless and has been removed.
 Loadless block "XST_VCC" (ONE) removed.
The signal "opb0_M_busLock" is loadless and has been removed.
 Loadless block "epb_opb_bridge_inst/XST_VCC" (ONE) removed.
The signal "r4_5g_specD5_acc_len_user_data_out<21>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_21" (FF)
removed.
The signal "r4_5g_specD5_acc_len_user_data_out<22>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_22" (FF)
removed.
The signal "r4_5g_specD5_acc_len_user_data_out<23>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_23" (FF)
removed.
The signal "r4_5g_specD5_acc_len_user_data_out<24>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_24" (FF)
removed.
The signal "r4_5g_specD5_acc_len_user_data_out<25>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_25" (FF)
removed.
The signal "r4_5g_specD5_acc_len_user_data_out<26>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_26" (FF)
removed.
The signal "r4_5g_specD5_acc_len_user_data_out<27>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_27" (FF)
removed.
The signal "r4_5g_specD5_acc_len_user_data_out<28>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_28" (FF)
removed.
The signal "r4_5g_specD5_acc_len_user_data_out<29>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_29" (FF)
removed.
The signal "r4_5g_specD5_acc_len_user_data_out<30>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_30" (FF)
removed.
The signal "r4_5g_specD5_acc_len_user_data_out<31>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I/user_data_out_31" (FF)
removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq0<0>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_36" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<36>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq0<1>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_37" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<37>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq0<2>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_38" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<38>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq0<3>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_39" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<39>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq1<0>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_4" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<4>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq1<1>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_5" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<5>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq1<2>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_6" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<6>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq1<3>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_7" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<7>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq2<0>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_44" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<44>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq2<1>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_45" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<45>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq2<2>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_46" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<46>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq2<3>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_47" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<47>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq3<0>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_12" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<12>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq3<1>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_13" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<13>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq3<2>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_14" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<14>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq3<3>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_15" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<15>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq4<0>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_32" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<32>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq4<1>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_33" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<33>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq4<2>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_34" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<34>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq4<3>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_35" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<35>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq5<0>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_0" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<0>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq5<1>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_1" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<1>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq5<2>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_2" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<2>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq5<3>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_3" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<3>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq6<0>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_40" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<40>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq6<1>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_41" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<41>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq6<2>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_42" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<42>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq6<3>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_43" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<43>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq7<0>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_8" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<8>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq7<1>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_9" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<9>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq7<2>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_10" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<10>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_dataq7<3>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_11" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<11>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_outofrange0" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_64" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<64>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_outofrange1" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_65" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<65>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_sync0" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_66" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<66>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_sync1" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_67" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<67>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_sync2" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_68" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<68>" is loadless and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux_user_sync3" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/dout_i_69" (FF) removed.
  The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/_varindex0000<69>" is loadless and has been removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<10>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_10" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<11>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_11" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<12>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_12" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<13>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_13" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<14>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_14" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<15>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_15" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<16>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_16" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<17>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_17" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<18>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_18" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<19>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_19" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<1>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_1" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<20>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_20" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<21>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_21" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<22>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_22" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<23>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_23" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<24>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_24" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<25>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_25" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<26>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_26" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<27>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_27" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<28>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_28" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<29>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_29" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<2>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_2" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<30>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_30" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<31>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_31" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<3>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_3" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<4>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_4" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<5>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_5" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<6>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_6" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<7>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_7" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<8>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_8" (FF)
removed.
The signal "r4_5g_specD5_cnt_rst_user_data_out<9>" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I/user_data_out_9" (FF)
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<0>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<10>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<11>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<12>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<13>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<14>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<15>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<16>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<17>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<18>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<19>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<1>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<20>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<21>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<22>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<23>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<24>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<25>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<26>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<27>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<28>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<29>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<2>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<30>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<31>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<3>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<4>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<5>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<6>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<7>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<8>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_bram_data_out<9>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<10>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_10" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<11>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_11" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<12>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_12" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<13>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_13" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<14>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_14" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<15>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_15" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<16>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_16" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<17>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_17" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<18>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_18" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<19>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_19" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<1>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_1" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<20>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_20" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<21>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_21" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<22>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_22" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<23>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_23" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<24>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_24" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<25>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_25" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<26>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_26" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<27>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_27" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<28>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_28" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<29>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_29" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<2>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_2" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<30>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_30" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<31>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_31" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<3>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_3" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<4>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_4" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<5>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_5" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<6>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_6" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<7>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_7" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<8>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_8" (FF) removed.
The signal "r4_5g_specD5_snap_adc_ctrl_user_data_out<9>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I/user_data_ou
t_9" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<0>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<10>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<11>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<12>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<13>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<14>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<15>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<16>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<17>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<18>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<19>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<1>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<20>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<21>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<22>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<23>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<24>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<25>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<26>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<27>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<28>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<29>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<2>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<30>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<31>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<3>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<4>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<5>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<6>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<7>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<8>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_bram_data_out<9>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<10>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_10" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<11>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_11" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<12>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_12" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<13>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_13" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<14>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_14" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<15>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_15" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<16>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_16" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<17>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_17" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<18>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_18" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<19>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_19" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<20>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_20" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<21>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_21" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<22>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_22" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<23>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_23" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<24>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_24" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<25>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_25" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<26>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_26" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<27>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_27" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<28>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_28" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<29>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_29" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<30>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_30" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<31>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_31" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<3>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_3" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<4>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_4" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<5>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_5" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<6>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_6" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<7>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_7" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<8>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_8" (FF) removed.
The signal "r4_5g_specD5_snap_vacc0_ctrl_user_data_out<9>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I/user_dat
a_out_9" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<0>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<10>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<11>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<12>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<13>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<14>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<15>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<16>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<17>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<18>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<19>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<1>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<20>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<21>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<22>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<23>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<24>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<25>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<26>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<27>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<28>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<29>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<2>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<30>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<31>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<3>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<4>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<5>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<6>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<7>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<8>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_bram_data_out<9>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<10>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_10" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<11>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_11" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<12>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_12" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<13>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_13" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<14>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_14" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<15>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_15" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<16>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_16" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<17>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_17" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<18>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_18" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<19>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_19" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<20>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_20" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<21>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_21" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<22>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_22" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<23>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_23" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<24>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_24" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<25>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_25" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<26>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_26" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<27>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_27" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<28>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_28" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<29>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_29" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<30>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_30" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<31>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_31" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<3>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_3" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<4>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_4" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<5>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_5" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<6>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_6" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<7>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_7" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<8>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_8" (FF) removed.
The signal "r4_5g_specD5_snap_vacc1_ctrl_user_data_out<9>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I/user_dat
a_out_9" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<0>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<10>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<11>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<12>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<13>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<14>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<15>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<16>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<17>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<18>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<19>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<1>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<20>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<21>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<22>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<23>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<24>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<25>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<26>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<27>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<28>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<29>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<2>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<30>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<31>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<3>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<4>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<5>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<6>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<7>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<8>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_bram_data_out<9>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<10>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_10" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<11>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_11" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<12>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_12" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<13>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_13" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<14>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_14" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<15>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_15" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<16>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_16" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<17>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_17" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<18>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_18" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<19>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_19" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<20>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_20" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<21>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_21" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<22>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_22" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<23>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_23" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<24>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_24" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<25>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_25" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<26>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_26" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<27>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_27" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<28>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_28" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<29>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_29" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<30>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_30" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<31>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_31" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<3>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_3" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<4>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_4" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<5>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_5" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<6>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_6" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<7>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_7" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<8>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_8" (FF) removed.
The signal "r4_5g_specD5_snap_vacc2_ctrl_user_data_out<9>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I/user_dat
a_out_9" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<0>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<10>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<11>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<12>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<13>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<14>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<15>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<16>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<17>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<18>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<19>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<1>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<20>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<21>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<22>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<23>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<24>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<25>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<26>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<27>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<28>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<29>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<2>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<30>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<31>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<3>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<4>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<5>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<6>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<7>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<8>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_bram_data_out<9>" is loadless and has been
removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<10>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_10" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<11>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_11" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<12>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_12" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<13>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_13" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<14>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_14" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<15>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_15" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<16>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_16" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<17>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_17" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<18>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_18" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<19>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_19" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<20>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_20" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<21>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_21" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<22>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_22" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<23>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_23" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<24>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_24" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<25>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_25" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<26>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_26" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<27>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_27" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<28>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_28" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<29>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_29" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<30>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_30" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<31>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_31" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<3>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_3" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<4>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_4" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<5>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_5" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<6>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_6" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<7>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_7" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<8>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_8" (FF) removed.
The signal "r4_5g_specD5_snap_vacc3_ctrl_user_data_out<9>" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I/user_dat
a_out_9" (FF) removed.
The signal "infrastructure_inst/aux1_clk270" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux1_clk2701_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux1_clk90" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk[0]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/aux1_clk90_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/aux0_clk180" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux0_clk1801_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux0_clk" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk[3]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/aux0_clk_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/sys_clk180" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/sys_clk1801_INV_0" (BUF)
removed.
  The signal "infrastructure_inst/sys_clk" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_sys_clk[1]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/sys_clk_dcm" is loadless and
has been removed.
The signal "infrastructure_inst/sys_clk2x180" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/sys_clk2x1801_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/sys_clk2x" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_sys_clk2x[1]"
(CKBUF) removed.
    The signal "infrastructure_inst/infrastructure_inst/sys_clk2x_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/aux0_clk270" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux0_clk2701_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux0_clk90" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk[2]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/aux0_clk90_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/sys_clk270" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/sys_clk2701_INV_0" (BUF)
removed.
  The signal "infrastructure_inst/sys_clk90" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_sys_clk[0]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/sys_clk90_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/aux0_clk2x180" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux0_clk2x1801_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux0_clk2x" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux2_clk[1]"
(CKBUF) removed.
    The signal "infrastructure_inst/infrastructure_inst/aux0_clk2x_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/sys_clk2x270" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/sys_clk2x2701_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/sys_clk2x90" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_sys_clk2x[0]"
(CKBUF) removed.
    The signal "infrastructure_inst/infrastructure_inst/sys_clk2x90_dcm" is loadless
and has been removed.
The signal "infrastructure_inst/aux0_clk2x270" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux0_clk2x2701_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux0_clk2x90" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux2_clk[0]"
(CKBUF) removed.
    The signal "infrastructure_inst/infrastructure_inst/aux0_clk2x90_dcm" is
loadless and has been removed.
The signal "infrastructure_inst/idelay_rdy" is loadless and has been removed.
The signal "infrastructure_inst/aux1_clk180" is loadless and has been removed.
 Loadless block "infrastructure_inst/infrastructure_inst/aux1_clk1801_INV_0"
(BUF) removed.
  The signal "infrastructure_inst/aux1_clk" is loadless and has been removed.
   Loadless block "infrastructure_inst/infrastructure_inst/bufg_aux_clk[1]" (CKBUF)
removed.
    The signal "infrastructure_inst/infrastructure_inst/aux1_clk_dcm" is loadless
and has been removed.
The signal "opb0/OPB_hwAck" is loadless and has been removed.
 Loadless block "opb0/opb0/OPB_hwAck_I/Y_0_or000058" (ROM) removed.
  The signal "opb0/opb0/OPB_hwAck_I/Y_0_or000011" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_hwAck_I/Y_0_or000011" (ROM) removed.
  The signal "opb0/opb0/OPB_hwAck_I/Y_0_or000029" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_hwAck_I/Y_0_or000029" (ROM) removed.
  The signal "opb0/opb0/OPB_hwAck_I/Y_0_or000040" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_hwAck_I/Y_0_or000040_f7" (MUX) removed.
    The signal "opb0/opb0/OPB_hwAck_I/Y_0_or0000401" is loadless and has been
removed.
     Loadless block "opb0/opb0/OPB_hwAck_I/Y_0_or0000401" (ROM) removed.
The signal "opb0/OPB_dwAck" is loadless and has been removed.
 Loadless block "opb0/opb0/OPB_dwAck_I/Y_0_or000058" (ROM) removed.
  The signal "opb0/opb0/OPB_dwAck_I/Y_0_or000011" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_dwAck_I/Y_0_or000011" (ROM) removed.
  The signal "opb0/opb0/OPB_dwAck_I/Y_0_or000029" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_dwAck_I/Y_0_or000029" (ROM) removed.
  The signal "opb0/opb0/OPB_dwAck_I/Y_0_or000040" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_dwAck_I/Y_0_or000040_f7" (MUX) removed.
    The signal "opb0/opb0/OPB_dwAck_I/Y_0_or0000401" is loadless and has been
removed.
     Loadless block "opb0/opb0/OPB_dwAck_I/Y_0_or0000401" (ROM) removed.
The signal "opb0/OPB_fwAck" is loadless and has been removed.
 Loadless block "opb0/opb0/OPB_fwAck_I/Y_0_or000058" (ROM) removed.
  The signal "opb0/opb0/OPB_fwAck_I/Y_0_or000011" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_fwAck_I/Y_0_or000011" (ROM) removed.
  The signal "opb0/opb0/OPB_fwAck_I/Y_0_or000029" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_fwAck_I/Y_0_or000029" (ROM) removed.
  The signal "opb0/opb0/OPB_fwAck_I/Y_0_or000040" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_fwAck_I/Y_0_or000040_f7" (MUX) removed.
    The signal "opb0/opb0/OPB_fwAck_I/Y_0_or0000401" is loadless and has been
removed.
     Loadless block "opb0/opb0/OPB_fwAck_I/Y_0_or0000401" (ROM) removed.
The signal "opb0/OPB_beAck" is loadless and has been removed.
 Loadless block "opb0/opb0/OPB_beAck_I/Y_0_or000058" (ROM) removed.
  The signal "opb0/opb0/OPB_beAck_I/Y_0_or000011" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_beAck_I/Y_0_or000011" (ROM) removed.
  The signal "opb0/opb0/OPB_beAck_I/Y_0_or000029" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_beAck_I/Y_0_or000029" (ROM) removed.
  The signal "opb0/opb0/OPB_beAck_I/Y_0_or000040" is loadless and has been
removed.
   Loadless block "opb0/opb0/OPB_beAck_I/Y_0_or000040_f7" (MUX) removed.
    The signal "opb0/opb0/OPB_beAck_I/Y_0_or0000401" is loadless and has been
removed.
     Loadless block "opb0/opb0/OPB_beAck_I/Y_0_or0000401" (ROM) removed.
The signal "opb0/OPB_rdDBus<0>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_0_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<1>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_1_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<2>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_2_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<3>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_3_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<4>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_4_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<5>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_5_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<6>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_6_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<7>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_7_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<8>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_8_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<9>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_9_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<10>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_10_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<11>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_11_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<12>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_12_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<13>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_13_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<14>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_14_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<15>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_15_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<16>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_16_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<17>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_17_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<18>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_18_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<19>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_19_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<20>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_20_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<21>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_21_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<22>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_22_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<23>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_23_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<24>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_24_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<25>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_25_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<26>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_26_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<27>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_27_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<28>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_28_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<29>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_29_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<30>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_30_or000058"
(ROM) removed.
The signal "opb0/OPB_rdDBus<31>" is loadless and has been removed.
 Loadless block "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000058"
(ROM) removed.
The signal "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg<5>" is
loadless and has been removed.
 Loadless block "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg_5" (FF)
removed.
  The signal "epb_addr_gp_5_IBUF" is loadless and has been removed.
   Loadless block "epb_addr_gp_5_IBUF" (BUF) removed.
    The signal "epb_addr_gp<5>" is loadless and has been removed.
     Loadless block "epb_addr_gp<5>" (PAD) removed.
The signal "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg<4>" is
loadless and has been removed.
 Loadless block "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg_4" (FF)
removed.
  The signal "epb_addr_gp_4_IBUF" is loadless and has been removed.
   Loadless block "epb_addr_gp_4_IBUF" (BUF) removed.
    The signal "epb_addr_gp<4>" is loadless and has been removed.
     Loadless block "epb_addr_gp<4>" (PAD) removed.
The signal "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg<3>" is
loadless and has been removed.
 Loadless block "epb_opb_bridge_inst/epb_opb_bridge_inst/epb_addr_gp_reg_3" (FF)
removed.
  The signal "epb_addr_gp_3_IBUF" is loadless and has been removed.
   Loadless block "epb_addr_gp_3_IBUF" (BUF) removed.
    The signal "epb_addr_gp<3>" is loadless and has been removed.
     Loadless block "epb_addr_gp<3>" (PAD) removed.
The signal "epb_infrastructure_inst/epb_infrastructure_inst/iob_epb_rdy/O" is
loadless and has been removed.
 Loadless block
"epb_infrastructure_inst/epb_infrastructure_inst/iob_epb_rdy/IBUF" (BUF)
removed.
The signal "opb_adc5g_dmux_controller_0/adc1_modepin" is loadless and has been
removed.
 Loadless block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/mode_o
1" (ROM) removed.
The signal "opb_adc5g_dmux_controller_0/adc1_psen" is loadless and has been
removed.
 Loadless block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_psen"
(FF) removed.
  The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_psen_
rstpot" is loadless and has been removed.
   Loadless block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_psen_
rstpot1" (ROM) removed.
The signal "opb_adc5g_dmux_controller_0/adc1_adc3wire_spi_rst" is loadless and
has been removed.
 Loadless block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/ctrl_s
pi_rst_o1" (ROM) removed.
The signal "opb_adc5g_dmux_controller_0/adc1_dcm_reset" is loadless and has been
removed.
 Loadless block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/conf_s
tate_FSM_Out21" (ROM) removed.
The signal "opb_adc5g_dmux_controller_0/adc1_adc3wire_clk" is loadless and has
been removed.
 Loadless block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/ctrl_c
lk_o1" (ROM) removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4
edc5d5b8/mem_c/comp0.core_instance0/N1" is loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4
edc5d5b8/mem_c/comp0.core_instance0/VCC" (ONE) removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4
edc5d5b8/mem_c/comp0.core_instance0/N0" is loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4
edc5d5b8/mem_c/comp0.core_instance0/GND" (ZERO) removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_78
1a24cbd1/mem_c/comp1.core_instance1/N1" is loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_78
1a24cbd1/mem_c/comp1.core_instance1/VCC" (ONE) removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_78
1a24cbd1/mem_c/comp1.core_instance1/N0" is loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_78
1a24cbd1/mem_c/comp1.core_instance1/GND" (ZERO) removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b3
30f53aa7/mem_c/comp2.core_instance2/N1" is loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b3
30f53aa7/mem_c/comp2.core_instance2/VCC" (ONE) removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b3
30f53aa7/mem_c/comp2.core_instance2/N0" is loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b3
30f53aa7/mem_c/comp2.core_instance2/GND" (ZERO) removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(17)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(16)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(15)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(14)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(15)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(14)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(15)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(14)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(17)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(16)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(15)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(14)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(15)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(14)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(15)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(14)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(17)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(16)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(15)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(14)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(15)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(14)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(15)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(14)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad
96421b04/mem_c/comp3.core_instance3/N1" is loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad
96421b04/mem_c/comp3.core_instance3/VCC" (ONE) removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad
96421b04/mem_c/comp3.core_instance3/N0" is loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad
96421b04/mem_c/comp3.core_instance3/GND" (ZERO) removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43
d8e43601/mem_c/comp4.core_instance4/N1" is loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43
d8e43601/mem_c/comp4.core_instance4/VCC" (ONE) removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43
d8e43601/mem_c/comp4.core_instance4/N0" is loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43
d8e43601/mem_c/comp4.core_instance4/GND" (ZERO) removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43
d8e43601/mem_c/comp4.core_instance4/BU2/qdpo(0)" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43
d8e43601/mem_c/comp4.core_instance4/BU2/XST_GND" (ZERO) removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_69
29dde8bc/mem_c/comp5.core_instance5/N1" is loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_69
29dde8bc/mem_c/comp5.core_instance5/VCC" (ONE) removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_69
29dde8bc/mem_c/comp5.core_instance5/N0" is loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_69
29dde8bc/mem_c/comp5.core_instance5/GND" (ZERO) removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_69
29dde8bc/mem_c/comp5.core_instance5/BU2/qdpo(0)" is loadless and has been
removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_69
29dde8bc/mem_c/comp5.core_instance5/BU2/XST_GND" (ZERO) removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(19)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(18)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(17)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(16)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(17)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(16)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(17)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(16)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(19)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(18)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(17)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(16)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(17)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(16)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(17)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(16)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(19)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(18)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(17)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(16)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(17)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(16)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(17)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(16)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(19)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(18)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(19)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(18)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(19)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(18)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(19)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(18)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(19)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(18)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(19)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(18)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(19)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(18)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(19)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(18)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(19)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(18)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(23)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(22)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(23)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(22)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(23)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(22)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_M
ULTS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(21)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MUL
TS_only.gDSP.iDSP/p_reg(20)" is loadless and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/p(29)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_29" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(29)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/p(28)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_28" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(28)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/p(27)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_27" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(27)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/p(26)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_26" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(26)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(42)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_42" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(41)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_41" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(40)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_40" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(39)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_39" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(38)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_38" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(37)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_37" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(36)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_36" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(35)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_35" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(34)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_34" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(33)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_33" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(32)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_32" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(31)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_31" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(30)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_30" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/p(29)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_29" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(29)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/p(28)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_28" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(28)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/p(27)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_27" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(27)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/p(26)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_26" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(26)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(42)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_42" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(41)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_41" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(40)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_40" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(39)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_39" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(38)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_38" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(37)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_37" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(36)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_36" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(35)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_35" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(34)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_34" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(33)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_33" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(32)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_32" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(31)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_31" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(30)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_30" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/p(29)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_29" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(29)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/p(28)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_28" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(28)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/p(27)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_27" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(27)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/p(26)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_26" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(26)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(42)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_42" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(41)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_41" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(40)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_40" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(39)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_39" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(38)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_38" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(37)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_37" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(36)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_36" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(35)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_35" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(34)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_34" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(33)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_33" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(32)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_32" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(31)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_31" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(30)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_30" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/p(29)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_29" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(29)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/p(28)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_28" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(28)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/p(27)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_27" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(27)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/p(26)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_26" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(26)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(42)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_42" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(41)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_41" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(40)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_40" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(39)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_39" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(38)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_38" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(37)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_37" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(36)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_36" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(35)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_35" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(34)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_34" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(33)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_33" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(32)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_32" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(31)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_31" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(30)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_30" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/p(29)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_29" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(29)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/p(28)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_28" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(28)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/p(27)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_27" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(27)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/p(26)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_26" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(26)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(42)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_42" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(41)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_41" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(40)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_40" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(39)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_39" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(38)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_38" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(37)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_37" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(36)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_36" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(35)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_35" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(34)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_34" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(33)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_33" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(32)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_32" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(31)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_31" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(30)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_30" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/p(29)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_29" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(29)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/p(28)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_28" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(28)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/p(27)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_27" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(27)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/p(26)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_26" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(26)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(42)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_42" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(41)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_41" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(40)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_40" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(39)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_39" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(38)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_38" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(37)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_37" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(36)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_36" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(35)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_35" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(34)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_34" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(33)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_33" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(32)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_32" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(31)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_31" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(30)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_30" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/p(29)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_29" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(29)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/p(28)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_28" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(28)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/p(27)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_27" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(27)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/p(26)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_26" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(26)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(42)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_42" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(41)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_41" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(40)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_40" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(39)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_39" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(38)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_38" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(37)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_37" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(36)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_36" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(35)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_35" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(34)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_34" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(33)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_33" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(32)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_32" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(31)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_31" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(30)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_30" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/p(29)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_29" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(29)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/p(28)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_28" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(28)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/p(27)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_27" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(27)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/p(26)" is loadless and has
been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_26" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/p_reg(26)" is loadless and has been
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(42)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_42" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(41)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_41" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(40)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_40" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(39)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_39" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(38)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_38" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(37)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_37" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(36)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_36" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(35)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_35" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(34)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_34" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(33)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_33" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(32)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_32" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(31)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_31" (SFF)
removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i(30)" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model
/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay/dout_i_30" (SFF)
removed.
The signal
"r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_ready_recap" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_ready_recap"
(FF) removed.
  The signal
"r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/Bus2IP_Reset_inv" is
loadless and has been removed.
   Loadless block
"r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/Bus2IP_Reset_inv1_INV_0"
(BUF) removed.
  The signal
"r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_ready_pre" is
loadless and has been removed.
   Loadless block
"r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I/register_ready_pre" (FF)
removed.
The signal "r4_5g_specD5_adc_5G_dmux/ctrl_dcm_locked" is loadless and has been
removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/full" is
loadless and has been removed.
 Loadless block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
The signal
"r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_rea
dy_recap" is loadless and has been removed.
 Loadless block
"r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_rea
dy_recap" (FF) removed.
  The signal
"r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/Bus2IP_Reset
_inv" is loadless and has been removed.
   Loadless block
"r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/Bus2IP_Reset
_inv1_INV_0" (BUF) removed.
  The signal
"r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_rea
dy_pre" is loadless and has been removed.
   Loadless block
"r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_rea
dy_pre" (FF) removed.
The signal
"r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register
_ready_recap" is loadless and has been removed.
 Loadless block
"r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register
_ready_recap" (FF) removed.
  The signal
"r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/Bus2IP_R
eset_inv" is loadless and has been removed.
   Loadless block
"r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/Bus2IP_R
eset_inv1_INV_0" (BUF) removed.
  The signal
"r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register
_ready_pre" is loadless and has been removed.
   Loadless block
"r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/register
_ready_pre" (FF) removed.
The signal
"r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register
_ready_recap" is loadless and has been removed.
 Loadless block
"r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register
_ready_recap" (FF) removed.
  The signal
"r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/Bus2IP_R
eset_inv" is loadless and has been removed.
   Loadless block
"r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/Bus2IP_R
eset_inv1_INV_0" (BUF) removed.
  The signal
"r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register
_ready_pre" is loadless and has been removed.
   Loadless block
"r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/register
_ready_pre" (FF) removed.
The signal
"r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register
_ready_recap" is loadless and has been removed.
 Loadless block
"r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register
_ready_recap" (FF) removed.
  The signal
"r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/Bus2IP_R
eset_inv" is loadless and has been removed.
   Loadless block
"r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/Bus2IP_R
eset_inv1_INV_0" (BUF) removed.
  The signal
"r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register
_ready_pre" is loadless and has been removed.
   Loadless block
"r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/register
_ready_pre" (FF) removed.
The signal
"r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register
_ready_recap" is loadless and has been removed.
 Loadless block
"r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register
_ready_recap" (FF) removed.
  The signal
"r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/Bus2IP_R
eset_inv" is loadless and has been removed.
   Loadless block
"r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/Bus2IP_R
eset_inv1_INV_0" (BUF) removed.
  The signal
"r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register
_ready_pre" is loadless and has been removed.
   Loadless block
"r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/register
_ready_pre" (FF) removed.
The signal
"r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_ready_recap"
is loadless and has been removed.
 Loadless block
"r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_ready_recap"
(FF) removed.
  The signal
"r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/Bus2IP_Reset_inv" is
loadless and has been removed.
   Loadless block
"r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/Bus2IP_Reset_inv1_INV_
0" (BUF) removed.
  The signal
"r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_ready_pre" is
loadless and has been removed.
   Loadless block
"r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I/register_ready_pre"
(FF) removed.
Loadless block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/PE
R_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I/XST_WA.GEN_DECODE[0].MUX
CY_I" (MUX) removed.
 The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/PE
R_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I/lut_out<0>" is loadless
and has been removed.
  Loadless block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/PE
R_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I/lut_out_0_and00001"
(ROM) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/default_clock_driver_
x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bi
t_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/part
ial_one.last_srl17e/reg_array[0].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/quantized_result_out(0)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partial
_one.last_srl17e/reg_array[0].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in"
is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in"
(ROM) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_out
(5)" is loadless and has been removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/parti
al_one.last_srl17e/reg_array[5].fde_used.u2" (FF) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/o
p_mem_91_20_0_5" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/o
p_mem_91_20_0_5" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/i
nternal_s_69_5_addsub(5)" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/M
add_internal_s_69_5_addsub_xor(5)" (XOR) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_out
(1)" is loadless and has been removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/parti
al_one.last_srl17e/reg_array[1].fde_used.u2" (FF) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/o
p_mem_91_20_0_1" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/o
p_mem_91_20_0_1" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/i
nternal_s_69_5_addsub(1)" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/M
add_internal_s_69_5_addsub_xor(1)" (XOR) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_out
(6)" is loadless and has been removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/parti
al_one.last_srl17e/reg_array[6].fde_used.u2" (FF) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/o
p_mem_91_20_0_6" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/o
p_mem_91_20_0_6" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/i
nternal_s_69_5_addsub(6)" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/M
add_internal_s_69_5_addsub_xor(6)" (XOR) removed.
     The signal "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/N36" is
loadless and has been removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in_
SW0" (ROM) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_out
(2)" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/parti
al_one.last_srl17e/reg_array[2].fde_used.u2" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/o
p_mem_91_20_0_2" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/o
p_mem_91_20_0_2" (FF) removed.
           The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/i
nternal_s_69_5_addsub(2)" is loadless and has been removed.
            Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/M
add_internal_s_69_5_addsub_xor(2)" (XOR) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_out
(0)" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/parti
al_one.last_srl17e/reg_array[0].fde_used.u2" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/o
p_mem_91_20_0_0" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/o
p_mem_91_20_0_0" (FF) removed.
           The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/i
nternal_s_69_5_addsub(0)" is loadless and has been removed.
            Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/M
add_internal_s_69_5_addsub_xor(0)" (XOR) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_out
(4)" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/parti
al_one.last_srl17e/reg_array[4].fde_used.u2" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/o
p_mem_91_20_0_4" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/o
p_mem_91_20_0_4" (FF) removed.
           The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/i
nternal_s_69_5_addsub(4)" is loadless and has been removed.
            Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/M
add_internal_s_69_5_addsub_xor(4)" (XOR) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_out
(3)" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/parti
al_one.last_srl17e/reg_array[3].fde_used.u2" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/o
p_mem_91_20_0_3" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/o
p_mem_91_20_0_3" (FF) removed.
           The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/i
nternal_s_69_5_addsub(3)" is loadless and has been removed.
            Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/M
add_internal_s_69_5_addsub_xor(3)" (XOR) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/part
ial_one.last_srl17e/reg_array[1].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/quantized_result_out(1)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partial
_one.last_srl17e/reg_array[1].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/quantized_result_in(1)"
is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in_
xor(1)11" (ROM) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partial
_one.last_srl17e/reg_array[5].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/quantized_result_in(5)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in_
xor(5)11" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/N47"
is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in_
xor(2)111" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in1
0" is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/parti
al_one.last_srl17e/reg_array[13].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partial
_one.last_srl17e/reg_array[6].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/quantized_result_in(6)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in_
xor(6)11" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in1
2" is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/parti
al_one.last_srl17e/reg_array[14].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial
_one.last_srl17e/reg_array[5].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/quantized_result_in(5)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/Madd_quantized_result_in_
xor(5)11" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/N46"
is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/Madd_quantized_result_in_
xor(2)111" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/Madd_quantized_result_in1
0" is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/parti
al_one.last_srl17e/reg_array[13].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial
_one.last_srl17e/reg_array[6].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/quantized_result_in(6)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/Madd_quantized_result_in_
xor(6)11" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/Madd_quantized_result_in1
2" is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/parti
al_one.last_srl17e/reg_array[14].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_i
s_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_i
s_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_i
s_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_i
s_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_i
s_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_i
s_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_i
s_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_i
s_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_i
s_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_i
s_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/p
rev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_i
s_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/par
tial_one.last_srl17e/reg_array[0].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/quantized_result_out(0)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[0].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
" is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
" (ROM) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_ou
t(5)" is loadless and has been removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[5].fde_used.u2" (FF) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_5" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_5" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
internal_s_69_5_addsub(5)" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
Madd_internal_s_69_5_addsub_xor(5)" (XOR) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_ou
t(1)" is loadless and has been removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[1].fde_used.u2" (FF) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_1" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_1" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
internal_s_69_5_addsub(1)" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
Madd_internal_s_69_5_addsub_xor(1)" (XOR) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_ou
t(6)" is loadless and has been removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[6].fde_used.u2" (FF) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_6" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_6" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
internal_s_69_5_addsub(6)" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
Madd_internal_s_69_5_addsub_xor(6)" (XOR) removed.
     The signal "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/N32" is
loadless and has been removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
_SW0" (ROM) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_ou
t(2)" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[2].fde_used.u2" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_2" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_2" (FF) removed.
           The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
internal_s_69_5_addsub(2)" is loadless and has been removed.
            Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
Madd_internal_s_69_5_addsub_xor(2)" (XOR) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_ou
t(0)" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[0].fde_used.u2" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_0" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_0" (FF) removed.
           The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
internal_s_69_5_addsub(0)" is loadless and has been removed.
            Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
Madd_internal_s_69_5_addsub_xor(0)" (XOR) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_ou
t(4)" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[4].fde_used.u2" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_4" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_4" (FF) removed.
           The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
internal_s_69_5_addsub(4)" is loadless and has been removed.
            Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
Madd_internal_s_69_5_addsub_xor(4)" (XOR) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_ou
t(3)" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[3].fde_used.u2" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_3" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_3" (FF) removed.
           The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
internal_s_69_5_addsub(3)" is loadless and has been removed.
            Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
Madd_internal_s_69_5_addsub_xor(3)" (XOR) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/par
tial_one.last_srl17e/reg_array[1].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/quantized_result_out(1)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[1].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/quantized_result_in(1)"
is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
_xor(1)11" (ROM) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[5].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/quantized_result_in(5)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
_xor(5)11" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/N551"
is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
_xor(2)111" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
10" is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[13].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[6].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/quantized_result_in(6)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
_xor(6)11" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
12" is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[14].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[5].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/quantized_result_in(5)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/Madd_quantized_result_in
_xor(5)11" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/N45"
is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/Madd_quantized_result_in
_xor(2)111" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/Madd_quantized_result_in
10" is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[13].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[6].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/quantized_result_in(6)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/Madd_quantized_result_in
_xor(6)11" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/Madd_quantized_result_in
12" is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[14].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/par
tial_one.last_srl17e/reg_array[0].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/quantized_result_out(0)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[0].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
" is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
" (ROM) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_ou
t(5)" is loadless and has been removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[5].fde_used.u2" (FF) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_5" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_5" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
internal_s_69_5_addsub(5)" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
Madd_internal_s_69_5_addsub_xor(5)" (XOR) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_ou
t(1)" is loadless and has been removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[1].fde_used.u2" (FF) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_1" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_1" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
internal_s_69_5_addsub(1)" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
Madd_internal_s_69_5_addsub_xor(1)" (XOR) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_ou
t(6)" is loadless and has been removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[6].fde_used.u2" (FF) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_6" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_6" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
internal_s_69_5_addsub(6)" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
Madd_internal_s_69_5_addsub_xor(6)" (XOR) removed.
     The signal "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/N28" is
loadless and has been removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
_SW0" (ROM) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_ou
t(2)" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[2].fde_used.u2" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_2" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_2" (FF) removed.
           The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
internal_s_69_5_addsub(2)" is loadless and has been removed.
            Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
Madd_internal_s_69_5_addsub_xor(2)" (XOR) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_ou
t(0)" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[0].fde_used.u2" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_0" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_0" (FF) removed.
           The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
internal_s_69_5_addsub(0)" is loadless and has been removed.
            Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
Madd_internal_s_69_5_addsub_xor(0)" (XOR) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_ou
t(4)" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[4].fde_used.u2" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_4" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_4" (FF) removed.
           The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
internal_s_69_5_addsub(4)" is loadless and has been removed.
            Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
Madd_internal_s_69_5_addsub_xor(4)" (XOR) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_ou
t(3)" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[3].fde_used.u2" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_3" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_3" (FF) removed.
           The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
internal_s_69_5_addsub(3)" is loadless and has been removed.
            Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
Madd_internal_s_69_5_addsub_xor(3)" (XOR) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/par
tial_one.last_srl17e/reg_array[1].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/quantized_result_out(1)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[1].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/quantized_result_in(1)"
is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
_xor(1)11" (ROM) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[5].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/quantized_result_in(5)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
_xor(5)11" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/N541"
is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
_xor(2)111" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
10" is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[13].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[6].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/quantized_result_in(6)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
_xor(6)11" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
12" is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[14].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[5].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/quantized_result_in(5)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/Madd_quantized_result_in
_xor(5)11" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/N44"
is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/Madd_quantized_result_in
_xor(2)111" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/Madd_quantized_result_in
10" is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[13].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[6].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/quantized_result_in(6)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/Madd_quantized_result_in
_xor(6)11" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/Madd_quantized_result_in
12" is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[14].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/par
tial_one.last_srl17e/reg_array[0].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/quantized_result_out(0)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[0].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
" is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
" (ROM) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_ou
t(5)" is loadless and has been removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[5].fde_used.u2" (FF) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_5" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_5" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
internal_s_69_5_addsub(5)" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
Madd_internal_s_69_5_addsub_xor(5)" (XOR) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_ou
t(1)" is loadless and has been removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[1].fde_used.u2" (FF) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_1" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_1" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
internal_s_69_5_addsub(1)" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
Madd_internal_s_69_5_addsub_xor(1)" (XOR) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_ou
t(6)" is loadless and has been removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[6].fde_used.u2" (FF) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_6" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_6" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
internal_s_69_5_addsub(6)" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
Madd_internal_s_69_5_addsub_xor(6)" (XOR) removed.
     The signal "r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/N24" is
loadless and has been removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
_SW0" (ROM) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_ou
t(2)" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[2].fde_used.u2" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_2" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_2" (FF) removed.
           The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
internal_s_69_5_addsub(2)" is loadless and has been removed.
            Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
Madd_internal_s_69_5_addsub_xor(2)" (XOR) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_ou
t(0)" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[0].fde_used.u2" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_0" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_0" (FF) removed.
           The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
internal_s_69_5_addsub(0)" is loadless and has been removed.
            Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
Madd_internal_s_69_5_addsub_xor(0)" (XOR) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_ou
t(4)" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[4].fde_used.u2" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_4" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_4" (FF) removed.
           The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
internal_s_69_5_addsub(4)" is loadless and has been removed.
            Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
Madd_internal_s_69_5_addsub_xor(4)" (XOR) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/full_precision_result_ou
t(3)" is loadless and has been removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[3].fde_used.u2" (FF) removed.
         The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_3" is loadless and has been removed.
          Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
op_mem_91_20_0_3" (FF) removed.
           The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
internal_s_69_5_addsub(3)" is loadless and has been removed.
            Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
Madd_internal_s_69_5_addsub_xor(3)" (XOR) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/par
tial_one.last_srl17e/reg_array[1].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/quantized_result_out(1)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[1].fde_used.u2" (FF) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/quantized_result_in(1)"
is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
_xor(1)11" (ROM) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[5].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/quantized_result_in(5)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
_xor(5)11" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/N42"
is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
_xor(2)111" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
10" is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[13].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[6].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/quantized_result_in(6)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
_xor(6)11" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/Madd_quantized_result_in
12" is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[14].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[5].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/quantized_result_in(5)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/Madd_quantized_result_in
_xor(5)11" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/N43"
is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/Madd_quantized_result_in
_xor(2)111" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/Madd_quantized_result_in
10" is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[13].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partia
l_one.last_srl17e/reg_array[6].fde_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/quantized_result_in(6)"
is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/Madd_quantized_result_in
_xor(6)11" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/Madd_quantized_result_in
12" is loadless and has been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/part
ial_one.last_srl17e/reg_array[14].fde_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_
is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/
prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_
is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_af
f70b2e29/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_af
f70b2e29/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_af
f70b2e29/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_af
f70b2e29/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_af
f70b2e29/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_af
f70b2e29/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_af
f70b2e29/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_af
f70b2e29/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_af
f70b2e29/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_af
f70b2e29/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_af
f70b2e29/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_af
f70b2e29/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f
08db8b49/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f
08db8b49/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f
08db8b49/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f
08db8b49/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f
08db8b49/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f
08db8b49/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f
08db8b49/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f
08db8b49/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f
08db8b49/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f
08db8b49/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f
08db8b49/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f
08db8b49/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c1
60579bda/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c1
60579bda/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c1
60579bda/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c1
60579bda/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c1
60579bda/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c1
60579bda/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c1
60579bda/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c1
60579bda/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c1
60579bda/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c1
60579bda/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c1
60579bda/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c1
60579bda/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_2
71a801ff3/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_2
71a801ff3/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_2
71a801ff3/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_2
71a801ff3/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_2
71a801ff3/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_2
71a801ff3/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_2
71a801ff3/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_2
71a801ff3/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_2
71a801ff3/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_2
71a801ff3/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_2
71a801ff3/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_2
71a801ff3/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72
dac021db/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72
dac021db/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72
dac021db/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72
dac021db/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72
dac021db/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72
dac021db/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72
dac021db/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72
dac021db/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72
dac021db/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72
dac021db/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72
dac021db/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72
dac021db/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_06
77f389ed/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_06
77f389ed/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_06
77f389ed/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_06
77f389ed/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_06
77f389ed/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_06
77f389ed/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_06
77f389ed/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_06
77f389ed/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_06
77f389ed/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_06
77f389ed/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_06
77f389ed/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_06
77f389ed/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8
a2a5841b/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8
a2a5841b/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8
a2a5841b/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8
a2a5841b/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8
a2a5841b/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8
a2a5841b/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8
a2a5841b/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8
a2a5841b/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8
a2a5841b/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8
a2a5841b/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8
a2a5841b/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8
a2a5841b/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_0
99a68bb38/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_0
99a68bb38/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_0
99a68bb38/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_0
99a68bb38/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_0
99a68bb38/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_0
99a68bb38/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_0
99a68bb38/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_0
99a68bb38/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_0
99a68bb38/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_0
99a68bb38/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_0
99a68bb38/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_0
99a68bb38/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_
used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/convert_im/convert/quantized_result_in(7)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/convert_im/convert/quantized_result_in(7)1" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/convert_im/convert/Madd_quantized_result_in14" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_
used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/convert_im/convert/quantized_result_in(8)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/convert_im/convert/quantized_result_in(8)1" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/convert_im/convert/Madd_quantized_result_in16" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_
used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/convert_re/convert/quantized_result_in(7)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/convert_re/convert/quantized_result_in(7)1" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/convert_re/convert/Madd_quantized_result_in14" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_
used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/convert_re/convert/quantized_result_in(8)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/convert_re/convert/quantized_result_in(8)1" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/convert_re/convert/Madd_quantized_result_in16" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_
used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/convert_im/convert/quantized_result_in(7)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/convert_im/convert/quantized_result_in(7)1" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/convert_im/convert/Madd_quantized_result_in14" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_
used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/convert_im/convert/quantized_result_in(8)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/convert_im/convert/quantized_result_in(8)1" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/convert_im/convert/Madd_quantized_result_in16" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_
used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/convert_re/convert/quantized_result_in(7)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/convert_re/convert/quantized_result_in(7)1" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/convert_re/convert/Madd_quantized_result_in14" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_
used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/convert_re/convert/quantized_result_in(8)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/convert_re/convert/quantized_result_in(8)1" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/convert_re/convert/Madd_quantized_result_in16" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_
used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/convert_im/convert/quantized_result_in(7)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/convert_im/convert/quantized_result_in(7)1" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/convert_im/convert/Madd_quantized_result_in14" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_
used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/convert_im/convert/quantized_result_in(8)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/convert_im/convert/quantized_result_in(8)1" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/convert_im/convert/Madd_quantized_result_in16" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[7].fde_
used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/convert_re/convert/quantized_result_in(7)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/convert_re/convert/quantized_result_in(7)1" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/convert_re/convert/Madd_quantized_result_in14" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[8].fde_
used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/convert_re/convert/quantized_result_in(8)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/convert_re/convert/quantized_result_in(8)1" (ROM) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/convert_re/convert/Madd_quantized_result_in16" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6a
f82f5f7a/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6a
f82f5f7a/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6a
f82f5f7a/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6a
f82f5f7a/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6a
f82f5f7a/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6a
f82f5f7a/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6a
f82f5f7a/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6a
f82f5f7a/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6a
f82f5f7a/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6a
f82f5f7a/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6a
f82f5f7a/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6a
f82f5f7a/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64
372e40fa/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64
372e40fa/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64
372e40fa/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64
372e40fa/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64
372e40fa/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64
372e40fa/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64
372e40fa/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64
372e40fa/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64
372e40fa/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64
372e40fa/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64
372e40fa/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64
372e40fa/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c1
9c587f13/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c1
9c587f13/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c1
9c587f13/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c1
9c587f13/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c1
9c587f13/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c1
9c587f13/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c1
9c587f13/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c1
9c587f13/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c1
9c587f13/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c1
9c587f13/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c1
9c587f13/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c1
9c587f13/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9
ef24f7440/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9
ef24f7440/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9
ef24f7440/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9
ef24f7440/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9
ef24f7440/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9
ef24f7440/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9
ef24f7440/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9
ef24f7440/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9
ef24f7440/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9
ef24f7440/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9
ef24f7440/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9
ef24f7440/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_im/convert/quantized_result_in(10)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_im/convert/Madd_quantized_result_in_xor(10)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_im/convert/Madd_quantized_result_in_cy(9)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_im/convert/Madd_quantized_result_in_cy(9)" (MUX) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_im/convert/Madd_quantized_result_in_cy(8)" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_im/convert/Madd_quantized_result_in_cy(8)" (MUX) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_im/convert/Madd_quantized_result_in_cy(9)_rt" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_im/convert/Madd_quantized_result_in_cy(9)_rt" (ROM) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_im/convert/full_precision_result_out(16)" is loadless and has been
removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].f
de_used.u2" (FF) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_im/convert/full_precision_result_out(17)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_
used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_im/convert/quantized_result_in(9)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_im/convert/Madd_quantized_result_in_xor(9)" (XOR) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_re/convert/quantized_result_in(10)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_re/convert/Madd_quantized_result_in_xor(10)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_re/convert/Madd_quantized_result_in_cy(9)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_re/convert/Madd_quantized_result_in_cy(9)" (MUX) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_re/convert/Madd_quantized_result_in_cy(8)" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_re/convert/Madd_quantized_result_in_cy(8)" (MUX) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_re/convert/Madd_quantized_result_in_cy(9)_rt" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_re/convert/Madd_quantized_result_in_cy(9)_rt" (ROM) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_re/convert/full_precision_result_out(16)" is loadless and has been
removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].f
de_used.u2" (FF) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_re/convert/full_precision_result_out(17)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_
used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_re/convert/quantized_result_in(9)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/convert_re/convert/Madd_quantized_result_in_xor(9)" (XOR) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_im/convert/quantized_result_in(10)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_im/convert/Madd_quantized_result_in_xor(10)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_im/convert/Madd_quantized_result_in_cy(9)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_im/convert/Madd_quantized_result_in_cy(9)" (MUX) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_im/convert/Madd_quantized_result_in_cy(8)" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_im/convert/Madd_quantized_result_in_cy(8)" (MUX) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_im/convert/Madd_quantized_result_in_cy(9)_rt" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_im/convert/Madd_quantized_result_in_cy(9)_rt" (ROM) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_im/convert/full_precision_result_out(16)" is loadless and has been
removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].f
de_used.u2" (FF) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_im/convert/full_precision_result_out(17)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_
used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_im/convert/quantized_result_in(9)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_im/convert/Madd_quantized_result_in_xor(9)" (XOR) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_re/convert/quantized_result_in(10)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_re/convert/Madd_quantized_result_in_xor(10)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_re/convert/Madd_quantized_result_in_cy(9)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_re/convert/Madd_quantized_result_in_cy(9)" (MUX) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_re/convert/Madd_quantized_result_in_cy(8)" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_re/convert/Madd_quantized_result_in_cy(8)" (MUX) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_re/convert/Madd_quantized_result_in_cy(9)_rt" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_re/convert/Madd_quantized_result_in_cy(9)_rt" (ROM) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_re/convert/full_precision_result_out(16)" is loadless and has been
removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].f
de_used.u2" (FF) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_re/convert/full_precision_result_out(17)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_
used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_re/convert/quantized_result_in(9)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/convert_re/convert/Madd_quantized_result_in_xor(9)" (XOR) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_im/convert/quantized_result_in(10)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_im/convert/Madd_quantized_result_in_xor(10)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_im/convert/Madd_quantized_result_in_cy(9)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_im/convert/Madd_quantized_result_in_cy(9)" (MUX) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_im/convert/Madd_quantized_result_in_cy(8)" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_im/convert/Madd_quantized_result_in_cy(8)" (MUX) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_im/convert/Madd_quantized_result_in_cy(9)_rt" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_im/convert/Madd_quantized_result_in_cy(9)_rt" (ROM) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_im/convert/full_precision_result_out(16)" is loadless and has been
removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].f
de_used.u2" (FF) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_im/convert/full_precision_result_out(17)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_
used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_im/convert/quantized_result_in(9)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_im/convert/Madd_quantized_result_in_xor(9)" (XOR) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[10].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_re/convert/quantized_result_in(10)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_re/convert/Madd_quantized_result_in_xor(10)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_re/convert/Madd_quantized_result_in_cy(9)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_re/convert/Madd_quantized_result_in_cy(9)" (MUX) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_re/convert/Madd_quantized_result_in_cy(8)" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_re/convert/Madd_quantized_result_in_cy(8)" (MUX) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_re/convert/Madd_quantized_result_in_cy(9)_rt" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_re/convert/Madd_quantized_result_in_cy(9)_rt" (ROM) removed.
       The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_re/convert/full_precision_result_out(16)" is loadless and has been
removed.
        Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].f
de_used.u2" (FF) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_re/convert/full_precision_result_out(17)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[9].fde_
used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_re/convert/quantized_result_in(9)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/convert_re/convert/Madd_quantized_result_in_xor(9)" (XOR) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_46
79b2c42e/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_46
79b2c42e/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_46
79b2c42e/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_46
79b2c42e/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_46
79b2c42e/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_46
79b2c42e/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_46
79b2c42e/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_46
79b2c42e/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_46
79b2c42e/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_46
79b2c42e/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_46
79b2c42e/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_46
79b2c42e/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_01
1a8b0075/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_01
1a8b0075/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_01
1a8b0075/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_01
1a8b0075/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_01
1a8b0075/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_01
1a8b0075/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_01
1a8b0075/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_01
1a8b0075/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_01
1a8b0075/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_01
1a8b0075/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_01
1a8b0075/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_01
1a8b0075/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a7
19dc5ac2/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a7
19dc5ac2/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a7
19dc5ac2/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a7
19dc5ac2/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a7
19dc5ac2/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a7
19dc5ac2/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a7
19dc5ac2/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a7
19dc5ac2/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a7
19dc5ac2/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a7
19dc5ac2/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a7
19dc5ac2/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a7
19dc5ac2/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8
b0dcaa1a8/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8
b0dcaa1a8/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8
b0dcaa1a8/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8
b0dcaa1a8/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8
b0dcaa1a8/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8
b0dcaa1a8/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8
b0dcaa1a8/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8
b0dcaa1a8/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8
b0dcaa1a8/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8
b0dcaa1a8/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8
b0dcaa1a8/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8
b0dcaa1a8/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_im/convert/quantized_result_in(11)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_im/convert/Madd_quantized_result_in_xor(11)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_im/convert/Madd_quantized_result_in_cy(10)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_im/convert/Madd_quantized_result_in_cy(10)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_im/convert/Madd_quantized_result_in_cy(11)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_im/convert/Madd_quantized_result_in_cy(11)_rt" (ROM) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_im/convert/full_precision_result_out(18)" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_im/convert/quantized_result_in(12)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_im/convert/Madd_quantized_result_in_xor(12)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_im/convert/Madd_quantized_result_in_cy(11)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_im/convert/Madd_quantized_result_in_cy(11)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_im/convert/full_precision_result_out(19)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_re/convert/quantized_result_in(11)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_re/convert/Madd_quantized_result_in_xor(11)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_re/convert/Madd_quantized_result_in_cy(10)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_re/convert/Madd_quantized_result_in_cy(10)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_re/convert/Madd_quantized_result_in_cy(11)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_re/convert/Madd_quantized_result_in_cy(11)_rt" (ROM) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_re/convert/full_precision_result_out(18)" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_re/convert/quantized_result_in(12)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_re/convert/Madd_quantized_result_in_xor(12)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_re/convert/Madd_quantized_result_in_cy(11)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_re/convert/Madd_quantized_result_in_cy(11)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_re/convert/full_precision_result_out(19)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_im/convert/quantized_result_in(11)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_im/convert/Madd_quantized_result_in_xor(11)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_im/convert/Madd_quantized_result_in_cy(10)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_im/convert/Madd_quantized_result_in_cy(10)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_im/convert/Madd_quantized_result_in_cy(11)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_im/convert/Madd_quantized_result_in_cy(11)_rt" (ROM) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_im/convert/full_precision_result_out(18)" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_im/convert/quantized_result_in(12)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_im/convert/Madd_quantized_result_in_xor(12)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_im/convert/Madd_quantized_result_in_cy(11)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_im/convert/Madd_quantized_result_in_cy(11)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_im/convert/full_precision_result_out(19)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_re/convert/quantized_result_in(11)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_re/convert/Madd_quantized_result_in_xor(11)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_re/convert/Madd_quantized_result_in_cy(10)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_re/convert/Madd_quantized_result_in_cy(10)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_re/convert/Madd_quantized_result_in_cy(11)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_re/convert/Madd_quantized_result_in_cy(11)_rt" (ROM) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_re/convert/full_precision_result_out(18)" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_re/convert/quantized_result_in(12)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_re/convert/Madd_quantized_result_in_xor(12)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_re/convert/Madd_quantized_result_in_cy(11)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_re/convert/Madd_quantized_result_in_cy(11)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_re/convert/full_precision_result_out(19)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_im/convert/quantized_result_in(11)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_im/convert/Madd_quantized_result_in_xor(11)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_im/convert/Madd_quantized_result_in_cy(10)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_im/convert/Madd_quantized_result_in_cy(10)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_im/convert/Madd_quantized_result_in_cy(11)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_im/convert/Madd_quantized_result_in_cy(11)_rt" (ROM) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_im/convert/full_precision_result_out(18)" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_im/convert/quantized_result_in(12)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_im/convert/Madd_quantized_result_in_xor(12)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_im/convert/Madd_quantized_result_in_cy(11)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_im/convert/Madd_quantized_result_in_cy(11)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_im/convert/full_precision_result_out(19)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[11].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_re/convert/quantized_result_in(11)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_re/convert/Madd_quantized_result_in_xor(11)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_re/convert/Madd_quantized_result_in_cy(10)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_re/convert/Madd_quantized_result_in_cy(10)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_re/convert/Madd_quantized_result_in_cy(11)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_re/convert/Madd_quantized_result_in_cy(11)_rt" (ROM) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_re/convert/full_precision_result_out(18)" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[12].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_re/convert/quantized_result_in(12)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_re/convert/Madd_quantized_result_in_xor(12)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_re/convert/Madd_quantized_result_in_cy(11)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_re/convert/Madd_quantized_result_in_cy(11)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_re/convert/full_precision_result_out(19)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9
dedc65d0/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9
dedc65d0/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9
dedc65d0/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9
dedc65d0/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9
dedc65d0/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9
dedc65d0/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9
dedc65d0/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9
dedc65d0/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9
dedc65d0/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9
dedc65d0/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9
dedc65d0/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9
dedc65d0/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8
f10a857b/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8
f10a857b/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8
f10a857b/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8
f10a857b/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8
f10a857b/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8
f10a857b/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8
f10a857b/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8
f10a857b/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8
f10a857b/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8
f10a857b/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8
f10a857b/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8
f10a857b/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9
ed76fd30/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9
ed76fd30/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9
ed76fd30/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9
ed76fd30/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9
ed76fd30/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9
ed76fd30/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9
ed76fd30/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9
ed76fd30/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9
ed76fd30/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9
ed76fd30/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9
ed76fd30/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9
ed76fd30/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_pr
im_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a
84819e721/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a
84819e721/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a
84819e721/add_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a
84819e721/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a
84819e721/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a
84819e721/add_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a
84819e721/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a
84819e721/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a
84819e721/sub_im/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a
84819e721/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a
84819e721/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a
84819e721/sub_re/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_p
rim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_im/convert/quantized_result_in(13)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_im/convert/Madd_quantized_result_in_xor(13)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_im/convert/Madd_quantized_result_in_cy(12)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_im/convert/Madd_quantized_result_in_cy(12)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_im/convert/Madd_quantized_result_in_cy(13)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_im/convert/Madd_quantized_result_in_cy(13)_rt" (ROM) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_im/convert/full_precision_result_out(20)" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_im/convert/quantized_result_in(14)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_im/convert/Madd_quantized_result_in_xor(14)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_im/convert/Madd_quantized_result_in_cy(13)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_im/convert/Madd_quantized_result_in_cy(13)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_im/convert/full_precision_result_out(21)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_re/convert/quantized_result_in(13)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_re/convert/Madd_quantized_result_in_xor(13)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_re/convert/Madd_quantized_result_in_cy(12)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_re/convert/Madd_quantized_result_in_cy(12)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_re/convert/Madd_quantized_result_in_cy(13)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_re/convert/Madd_quantized_result_in_cy(13)_rt" (ROM) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_re/convert/full_precision_result_out(20)" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_re/convert/quantized_result_in(14)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_re/convert/Madd_quantized_result_in_xor(14)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_re/convert/Madd_quantized_result_in_cy(13)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_re/convert/Madd_quantized_result_in_cy(13)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_re/convert/full_precision_result_out(21)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_im/convert/quantized_result_in(13)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_im/convert/Madd_quantized_result_in_xor(13)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_im/convert/Madd_quantized_result_in_cy(12)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_im/convert/Madd_quantized_result_in_cy(12)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_im/convert/Madd_quantized_result_in_cy(13)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_im/convert/Madd_quantized_result_in_cy(13)_rt" (ROM) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_im/convert/full_precision_result_out(20)" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_im/convert/quantized_result_in(14)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_im/convert/Madd_quantized_result_in_xor(14)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_im/convert/Madd_quantized_result_in_cy(13)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_im/convert/Madd_quantized_result_in_cy(13)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_im/convert/full_precision_result_out(21)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_re/convert/quantized_result_in(13)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_re/convert/Madd_quantized_result_in_xor(13)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_re/convert/Madd_quantized_result_in_cy(12)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_re/convert/Madd_quantized_result_in_cy(12)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_re/convert/Madd_quantized_result_in_cy(13)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_re/convert/Madd_quantized_result_in_cy(13)_rt" (ROM) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_re/convert/full_precision_result_out(20)" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_re/convert/quantized_result_in(14)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_re/convert/Madd_quantized_result_in_xor(14)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_re/convert/Madd_quantized_result_in_cy(13)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_re/convert/Madd_quantized_result_in_cy(13)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_re/convert/full_precision_result_out(21)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/br_add_bi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_im/convert/quantized_result_in(13)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_im/convert/Madd_quantized_result_in_xor(13)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_im/convert/Madd_quantized_result_in_cy(12)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_im/convert/Madd_quantized_result_in_cy(12)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_im/convert/Madd_quantized_result_in_cy(13)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_im/convert/Madd_quantized_result_in_cy(13)_rt" (ROM) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_im/convert/full_precision_result_out(20)" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_im/convert/quantized_result_in(14)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_im/convert/Madd_quantized_result_in_xor(14)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_im/convert/Madd_quantized_result_in_cy(13)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_im/convert/Madd_quantized_result_in_cy(13)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_im/convert/full_precision_result_out(21)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[13].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_re/convert/quantized_result_in(13)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_re/convert/Madd_quantized_result_in_xor(13)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_re/convert/Madd_quantized_result_in_cy(12)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_re/convert/Madd_quantized_result_in_cy(12)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_re/convert/Madd_quantized_result_in_cy(13)_rt" is loadless and has
been removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_re/convert/Madd_quantized_result_in_cy(13)_rt" (ROM) removed.
     The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_re/convert/full_precision_result_out(20)" is loadless and has been
removed.
      Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e/reg_array[14].fde
_used.u2" (FF) removed.
 The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_re/convert/quantized_result_in(14)" is loadless and has been removed.
  Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_re/convert/Madd_quantized_result_in_xor(14)" (XOR) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_re/convert/Madd_quantized_result_in_cy(13)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_re/convert/Madd_quantized_result_in_cy(13)" (MUX) removed.
   The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_re/convert/full_precision_result_out(21)" is loadless and has been
removed.
    Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].f
de_used.u2" (FF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/rr_add_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/rr_sub_ii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/ss_sub_rrii/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim
_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/wr_add_wi/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_a
rray[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/power_adder/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1]
.reg_comp/fd_prim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0
_f654429430/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0
_f654429430/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0
_f654429430/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1
_eecb265a08/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1
_eecb265a08/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1
_eecb265a08/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2
_382018753d/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2
_382018753d/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2
_382018753d/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[2].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3
_d6600d8df0/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[0].bit_is_0.fdre_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3
_d6600d8df0/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[1].bit_is_1.fdse_comp" (SFF) removed.
Loadless block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3
_d6600d8df0/adder0/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd
_prim_array[2].bit_is_0.fdre_comp" (SFF) removed.
The signal
"r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/pgassign3<1
5>" is sourceless and has been removed.
The signal
"r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/pgassig
n3<15>" is sourceless and has been removed.
The signal
"r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/pgassig
n3<15>" is sourceless and has been removed.
The signal
"r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/pgassig
n3<15>" is sourceless and has been removed.
The signal
"r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/pgassig
n3<15>" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "adc0_clk90" is unused and has been removed.
 Unused block "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/bufg_adc_clk[2]"
(CKBUF) removed.
  The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_clk90_dcm" is
unused and has been removed.
The signal "adc0overrange_n" is unused and has been removed.
 Unused block "adc0overrange_n" (PAD) removed.
The signal "adc0overrange_p" is unused and has been removed.
 Unused block "adc0overrange_p" (PAD) removed.
The signal "adc0sync_n" is unused and has been removed.
 Unused block "adc0sync_n" (PAD) removed.
The signal "adc0sync_p" is unused and has been removed.
 Unused block "adc0sync_p" (PAD) removed.
The signal "aux0_clk_n" is unused and has been removed.
 Unused block "aux0_clk_n" (PAD) removed.
The signal "aux0_clk_p" is unused and has been removed.
 Unused block "aux0_clk_p" (PAD) removed.
The signal "aux1_clk_n" is unused and has been removed.
 Unused block "aux1_clk_n" (PAD) removed.
The signal "aux1_clk_p" is unused and has been removed.
 Unused block "aux1_clk_p" (PAD) removed.
The signal "opb0_M_ABus<0>" is unused and has been removed.
The signal "opb0_M_ABus<10>" is unused and has been removed.
The signal "opb0_M_ABus<11>" is unused and has been removed.
The signal "opb0_M_ABus<12>" is unused and has been removed.
The signal "opb0_M_ABus<13>" is unused and has been removed.
The signal "opb0_M_ABus<14>" is unused and has been removed.
The signal "opb0_M_ABus<15>" is unused and has been removed.
The signal "opb0_M_ABus<16>" is unused and has been removed.
The signal "opb0_M_ABus<17>" is unused and has been removed.
The signal "opb0_M_ABus<18>" is unused and has been removed.
The signal "opb0_M_ABus<19>" is unused and has been removed.
The signal "opb0_M_ABus<5>" is unused and has been removed.
The signal "opb0_M_ABus<6>" is unused and has been removed.
The signal "opb0_M_ABus<7>" is unused and has been removed.
The signal "opb0_M_ABus<8>" is unused and has been removed.
The signal "opb0_M_ABus<9>" is unused and has been removed.
The signal "r4_5g_specD5_snap_adc_bram_ramblk_porta_BRAM_Addr<0>" is unused and
has been removed.
The signal "r4_5g_specD5_snap_vacc0_bram_ramblk_porta_BRAM_Addr<0>" is unused
and has been removed.
The signal "r4_5g_specD5_snap_vacc1_bram_ramblk_porta_BRAM_Addr<0>" is unused
and has been removed.
The signal "r4_5g_specD5_snap_vacc2_bram_ramblk_porta_BRAM_Addr<0>" is unused
and has been removed.
The signal "r4_5g_specD5_snap_vacc3_bram_ramblk_porta_BRAM_Addr<0>" is unused
and has been removed.
The signal "sys_clk_n" is unused and has been removed.
 Unused block "sys_clk_n" (PAD) removed.
The signal "sys_clk_p" is unused and has been removed.
 Unused block "sys_clk_p" (PAD) removed.
The signal "infrastructure_inst/sys_clk_lock" is unused and has been removed.
The signal "infrastructure_inst/N1" is unused and has been removed.
 Unused block "infrastructure_inst/XST_VCC" (ONE) removed.
The signal "infrastructure_inst/infrastructure_inst/aux0_clk2x_buf" is unused
and has been removed.
 Unused block "infrastructure_inst/infrastructure_inst/bufg_aux2_clk[2]" (CKBUF)
removed.
  The signal "infrastructure_inst/infrastructure_inst/aux0_clk2x_int" is unused
and has been removed.
The signal "infrastructure_inst/infrastructure_inst/AUX0_CLK2X_DCM_not0000" is
unused and has been removed.
 Unused block
"infrastructure_inst/infrastructure_inst/AUX0_CLK2X_DCM_not00001_INV_0" (BUF)
removed.
  The signal "infrastructure_inst/infrastructure_inst/aux0_clk_dcm_locked" is
unused and has been removed.
The signal "infrastructure_inst/infrastructure_inst/aux1_clk_int" is unused and
has been removed.
The signal "infrastructure_inst/infrastructure_inst/aux0_clk_int" is unused and
has been removed.
The signal "infrastructure_inst/infrastructure_inst/sys_clk2x_buf" is unused and
has been removed.
 Unused block "infrastructure_inst/infrastructure_inst/bufg_sys_clk2x[2]" (CKBUF)
removed.
  The signal "infrastructure_inst/infrastructure_inst/sys_clk2x_int" is unused and
has been removed.
The signal "infrastructure_inst/infrastructure_inst/SYS_CLK2X_DCM_not0000" is
unused and has been removed.
 Unused block
"infrastructure_inst/infrastructure_inst/SYS_CLK2X_DCM_not00001_INV_0" (BUF)
removed.
The signal "infrastructure_inst/infrastructure_inst/sys_clk_int" is unused and
has been removed.
The signal "opb0/opb0/sys_rst_i" is unused and has been removed.
The signal "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_errAck_I/Y_0_or0000401" is
unused and has been removed.
The signal "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_toutSup_I/Y_0_or0000431" is
unused and has been removed.
The signal "opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_retry_I/Y_0_or0000431" is
unused and has been removed.
The signal "opb_adc5g_dmux_controller_0/adc1_adc3wire_data" is unused and has
been removed.
 Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_23" (SFF) removed.
  The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_23_rstpot" is unused and has been removed.
   Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_23_rstpot" (ROM) removed.
    The signal "opb_adc5g_dmux_controller_0/N226" is unused and has been removed.
     Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_mux0000<23>1_SW0" (ROM) removed.
      The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register<22>" is unused and has been removed.
       Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_22" (SFF) removed.
        The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_22_rstpot" is unused and has been removed.
         Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_22_rstpot" (ROM) removed.
          The signal "opb_adc5g_dmux_controller_0/N206" is unused and has been removed.
           Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_mux0000<22>1_SW0" (ROM) removed.
            The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register<21>" is unused and has been removed.
             Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_21" (SFF) removed.
              The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_21_rstpot" is unused and has been removed.
               Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_21_rstpot" (ROM) removed.
                The signal "opb_adc5g_dmux_controller_0/N204" is unused and has been removed.
                 Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_mux0000<21>1_SW0" (ROM) removed.
                  The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register<20>" is unused and has been removed.
                   Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_20" (SFF) removed.
                    The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_20_rstpot" is unused and has been removed.
                     Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_20_rstpot" (ROM) removed.
                      The signal "opb_adc5g_dmux_controller_0/N202" is unused and has been removed.
                       Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_mux0000<20>1_SW0" (ROM) removed.
                        The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register<19>" is unused and has been removed.
                         Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_19" (SFF) removed.
                          The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_19_rstpot" is unused and has been removed.
                           Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_19_rstpot" (ROM) removed.
                            The signal "opb_adc5g_dmux_controller_0/N200" is unused and has been removed.
                             Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_mux0000<19>1_SW0" (ROM) removed.
                              The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register<18>" is unused and has been removed.
                               Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_18" (SFF) removed.
                                The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_18_rstpot" is unused and has been removed.
                                 Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_18_rstpot" (ROM) removed.
                                  The signal "opb_adc5g_dmux_controller_0/N198" is unused and has been removed.
                                   Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_mux0000<18>1_SW0" (ROM) removed.
                                    The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register<17>" is unused and has been removed.
                                     Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_17" (SFF) removed.
                                      The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_17_rstpot" is unused and has been removed.
                                       Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_17_rstpot" (ROM) removed.
                                        The signal "opb_adc5g_dmux_controller_0/N196" is unused and has been removed.
                                         Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_mux0000<17>1_SW0" (ROM) removed.
                                          The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register<16>" is unused and has been removed.
                                           Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_16" (SFF) removed.
                                            The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_16_rstpot" is unused and has been removed.
                                             Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_16_rstpot" (ROM) removed.
                                              The signal "opb_adc5g_dmux_controller_0/N224" is unused and has been removed.
                                               Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_mux0000<16>1_SW0" (ROM) removed.
                                                The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register<15>" is unused and has been removed.
                                                 Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_15" (SFF) removed.
*The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_15_rstpot" is unused and has been removed.
* Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_15_rstpot" (ROM) removed.
*  The signal "opb_adc5g_dmux_controller_0/N194" is unused and has been removed.
*   Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_mux0000<15>1_SW0" (ROM) removed.
*    The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register<14>" is unused and has been removed.
*     Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_14" (SFF) removed.
*      The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_14_rstpot" is unused and has been removed.
*       Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_14_rstpot" (ROM) removed.
*        The signal "opb_adc5g_dmux_controller_0/N192" is unused and has been removed.
*         Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_mux0000<14>1_SW0" (ROM) removed.
*          The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register<13>" is unused and has been removed.
*           Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_13" (SFF) removed.
*            The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_13_rstpot" is unused and has been removed.
*             Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_13_rstpot" (ROM) removed.
*              The signal "opb_adc5g_dmux_controller_0/N190" is unused and has been removed.
*               Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_mux0000<13>1_SW0" (ROM) removed.
*                The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register<12>" is unused and has been removed.
*                 Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_12" (SFF) removed.
*                  The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_12_rstpot" is unused and has been removed.
*                   Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_12_rstpot" (ROM) removed.
*                    The signal "opb_adc5g_dmux_controller_0/N188" is unused and has been removed.
*                     Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_mux0000<12>1_SW0" (ROM) removed.
*                      The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register<11>" is unused and has been removed.
*                       Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_11" (SFF) removed.
*                        The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_11_rstpot" is unused and has been removed.
*                         Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_11_rstpot" (ROM) removed.
*                          The signal "opb_adc5g_dmux_controller_0/N186" is unused and has been removed.
*                           Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_mux0000<11>1_SW0" (ROM) removed.
*                            The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register<10>" is unused and has been removed.
*                             Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_10" (SFF) removed.
*                              The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_10_rstpot" is unused and has been removed.
*                               Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_10_rstpot" (ROM) removed.
*                                The signal "opb_adc5g_dmux_controller_0/N184" is unused and has been removed.
*                                 Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_mux0000<10>1_SW0" (ROM) removed.
*                                  The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register<9>" is unused and has been removed.
*                                   Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_9" (SFF) removed.
*                                    The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_9_rstpot" is unused and has been removed.
*                                     Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_9_rstpot" (ROM) removed.
*                                      The signal "opb_adc5g_dmux_controller_0/N222" is unused and has been removed.
*                                       Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_mux0000<9>1_SW0" (ROM) removed.
*                                        The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register<8>" is unused and has been removed.
*                                         Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_8" (SFF) removed.
*                                          The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_8_rstpot" is unused and has been removed.
*                                           Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_8_rstpot" (ROM) removed.
*                                            The signal "opb_adc5g_dmux_controller_0/N220" is unused and has been removed.
*                                             Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_mux0000<8>1_SW0" (ROM) removed.
*                                              The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register<7>" is unused and has been removed.
*                                               Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_7" (SFF) removed.
*                                                The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_7_rstpot" is unused and has been removed.
*                                                 Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_7_rstpot" (ROM) removed.
**The signal "opb_adc5g_dmux_controller_0/N182" is unused and has been removed.
** Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_mux0000<7>1_SW0" (ROM) removed.
**  The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register<6>" is unused and has been removed.
**   Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_6" (SFF) removed.
**    The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_6_rstpot" is unused and has been removed.
**     Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_6_rstpot" (ROM) removed.
**      The signal "opb_adc5g_dmux_controller_0/N180" is unused and has been removed.
**       Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_mux0000<6>1_SW0" (ROM) removed.
**        The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register<5>" is unused and has been removed.
**         Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_5" (SFF) removed.
**          The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_5_rstpot" is unused and has been removed.
**           Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_5_rstpot" (ROM) removed.
**            The signal "opb_adc5g_dmux_controller_0/N178" is unused and has been removed.
**             Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_mux0000<5>1_SW0" (ROM) removed.
**              The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register<4>" is unused and has been removed.
**               Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_4" (SFF) removed.
**                The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_4_rstpot" is unused and has been removed.
**                 Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_4_rstpot" (ROM) removed.
**                  The signal "opb_adc5g_dmux_controller_0/N176" is unused and has been removed.
**                   Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_mux0000<4>1_SW0" (ROM) removed.
**                    The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register<3>" is unused and has been removed.
**                     Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_3" (SFF) removed.
**                      The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_3_rstpot" is unused and has been removed.
**                       Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1/shift_
register_3_rstpot" (ROM) removed.
The signal "opb_adc5g_dmux_controller_0/adc1_psincdec" is unused and has been
removed.
 Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_psinc
dec" (SFF) removed.
  The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_psinc
dec_rstpot" is unused and has been removed.
   Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_psinc
dec_rstpot" (ROM) removed.
    The signal "opb_adc5g_dmux_controller_0/N228" is unused and has been removed.
     Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_psinc
dec_not00011_SW0" (ROM) removed.
The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/not_adc1_t
oggle" is unused and has been removed.
The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc0_toggl
e_R" is unused and has been removed.
 Unused block
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/FD_ADC0_HA
LF_R" (FF) removed.
The signal
"opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/adc1_toggl
e_R" is unused and has been removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/persistentdff_inst_q"
is unused and has been removed.
 Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/persistentdff_inst/q"
(FF) removed.
The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_
gen/comp12.core_instance12/q(26)" is unused and has been removed.
 Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_
gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_27" (SFF)
removed.
  The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_
gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/s(26)" is unused and has been removed.
   Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_
gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop"
(XOR) removed.
    The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_
gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple(25)" is unused and has
been removed.
     Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_
gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[25]
.carrymux" (MUX) removed.
    The signal
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_
gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_rt"
is unused and has been removed.
     Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_
gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pi
pelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_rt"
(ROM) removed.
The signal "r4_5g_specD5_adc_5G_dmux/ctrl_clk270_out" is unused and has been
removed.
 Unused block "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/bufg_adc_clk[0]"
(CKBUF) removed.
  The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_clk270_dcm" is
unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/ctrl_clk180_out" is unused and has been
removed.
 Unused block "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/bufg_adc_clk[1]"
(CKBUF) removed.
  The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_clk180_dcm" is
unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/N0" is unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_dq_rise<0>" is
unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_dq_rise<1>" is
unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_dq_rise<2>" is
unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_dq_rise<3>" is
unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_dq_rise<4>" is
unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_dq_rise<5>" is
unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_dq_rise<6>" is
unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_dq_rise<7>" is
unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_dq_d_rise<0>"
is unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_dq_d_rise<1>"
is unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_dq_d_rise<2>"
is unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_dq_d_rise<3>"
is unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_dq_d_rise<4>"
is unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_dq_d_rise<5>"
is unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_dq_d_rise<6>"
is unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_dq_d_rise<7>"
is unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_di_rise<0>" is
unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_di_rise<1>" is
unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_di_rise<2>" is
unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_di_rise<3>" is
unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_di_rise<4>" is
unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_di_rise<5>" is
unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_di_rise<6>" is
unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_di_rise<7>" is
unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_di_d_rise<0>"
is unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_di_d_rise<1>"
is unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_di_d_rise<2>"
is unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_di_d_rise<3>"
is unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_di_d_rise<4>"
is unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_di_d_rise<5>"
is unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_di_d_rise<6>"
is unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_di_d_rise<7>"
is unused and has been removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_overrange_ibufds" is
unused and has been removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_overrange_rise" is unused
and has been removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_overrange_fall" is unused
and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_sync_ibufds"
is unused and has been removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_sync270" is
unused and has been removed.
 Unused block "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_sync270"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_69"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_69"
(FF) removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_sync180" is
unused and has been removed.
 Unused block "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_sync180"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_68"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_68"
(FF) removed.
The signal "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_sync90" is
unused and has been removed.
 Unused block "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_sync90" (FF)
removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_67"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_67"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_65"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_65"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_64"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_64"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_47"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_47"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_46"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_46"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_45"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_45"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_44"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_44"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_43"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_43"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_42"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_42"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_41"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_41"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_40"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_40"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_39"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_39"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_38"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_38"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_37"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_37"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_36"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_36"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_35"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_35"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_34"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_34"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_33"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_33"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_32"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_32"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_15"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_15"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_14"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_14"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_13"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_13"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_12"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_12"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_11"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_11"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_10"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_10"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_9"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_9"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_8"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_8"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_7"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_7"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_6"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_6"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_5"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_5"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_4"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_4"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_3"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_3"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_2"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_2"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_1"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_1"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_0"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_0"
(FF) removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/Mshreg_with_extra_reg.extra_r
eg_66" is unused and has been removed.
The signal
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_66"
is unused and has been removed.
 Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/with_extra_reg.extra_reg_66"
(FF) removed.
Unused block "infrastructure_inst/infrastructure_inst/AUX0_CLK2X_DCM" ()
removed.
Unused block "infrastructure_inst/infrastructure_inst/AUX0_CLK_DCM" () removed.
Unused block "infrastructure_inst/infrastructure_inst/AUX1_CLK_DCM" () removed.
Unused block "infrastructure_inst/infrastructure_inst/SYS_CLK2X_DCM" () removed.
Unused block "infrastructure_inst/infrastructure_inst/SYS_CLK_DCM" () removed.
Unused block "infrastructure_inst/infrastructure_inst/ibufgd_aux_arr[0]" ()
removed.
Unused block "infrastructure_inst/infrastructure_inst/ibufgd_aux_arr[1]" ()
removed.
Unused block "infrastructure_inst/infrastructure_inst/ibufgd_sys" () removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_c
ntr/comp11.core_instance11/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_c
ntr/comp11.core_instance11/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/com
p0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/com
p0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.c
ore_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.c
ore_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/
comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/
comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/
comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/
comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/com
p0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/com
p0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.c
ore_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.c
ore_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/
comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/
comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/
comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/
comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/com
p0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/com
p0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.c
ore_instance2/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.c
ore_instance2/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/
comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/
comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/
comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/
comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/com
p0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/com
p0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.c
ore_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.c
ore_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/
comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/
comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/
comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/
comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/com
p0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/com
p0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.c
ore_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.c
ore_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/
comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/
comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/
comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/
comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/com
p0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/com
p0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.c
ore_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.c
ore_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/
comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/
comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/
comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_
b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/
comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.
core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.
core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.
core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.
core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.
core_instance2/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.
core_instance2/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.
core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.
core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.
core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.
core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.
core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.
core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2
_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.
core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.
core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.
core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.
core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.
core_instance2/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.
core_instance2/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.
core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.
core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.
core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.
core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.
core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.
core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5
_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.
core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.
core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.
core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.
core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.
core_instance2/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.
core_instance2/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.
core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.
core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.
core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.
core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/c
omp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/c
omp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counte
r/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counte
r/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/co
mp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/co
mp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.
core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.
core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult
/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6
_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult
/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse
_ext1_53273fddd4/counter3/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse
_ext1_53273fddd4/counter3/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse
_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse
_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_01_d94d0f5a44/counter/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_01_d94d0f5a44/counter/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_01_d94d0f5a44/delay_b_3753017bc5/counter/comp2.core_instance2/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_01_d94d0f5a44/delay_b_3753017bc5/counter/comp2.core_instance2/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_01_d94d0f5a44/delay_lo_1204181b0a/counter/comp2.core_instance2/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_01_d94d0f5a44/delay_lo_1204181b0a/counter/comp2.core_instance2/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_23_b69fa550ff/counter/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_23_b69fa550ff/counter/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_23_b69fa550ff/delay_b_09b7b06962/bram/comp1.core_instance1/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_23_b69fa550ff/delay_b_09b7b06962/bram/comp1.core_instance1/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_23_b69fa550ff/delay_b_09b7b06962/counter/comp2.core_instance2/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_23_b69fa550ff/delay_b_09b7b06962/counter/comp2.core_instance2/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_23_b69fa550ff/delay_lo_c8b09e2063/counter/comp2.core_instance2/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_23_b69fa550ff/delay_lo_c8b09e2063/counter/comp2.core_instance2/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_ac_54dd4bc092/counter/comp2.core_instance2/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_ac_54dd4bc092/counter/comp2.core_instance2/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/bram/comp2.core_instance2/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/bram/comp2.core_instance2/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter/comp3.core_instance3/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter/comp3.core_instance3/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_ac_54dd4bc092/delay_lo_2023198553/counter/comp3.core_instance3/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_ac_54dd4bc092/delay_lo_2023198553/counter/comp3.core_instance3/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_bd_090119e08c/counter/comp2.core_instance2/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_bd_090119e08c/counter/comp2.core_instance2/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_bd_090119e08c/delay_b_b883cd2ae1/bram/comp2.core_instance2/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_bd_090119e08c/delay_b_b883cd2ae1/bram/comp2.core_instance2/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter/comp3.core_instance3/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter/comp3.core_instance3/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_bd_090119e08c/delay_lo_2023198553/bram/comp2.core_instance2/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_bd_090119e08c/delay_lo_2023198553/bram/comp2.core_instance2/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_bd_090119e08c/delay_lo_2023198553/counter/comp3.core_instance3/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex
_commutator_bd_090119e08c/delay_lo_2023198553/counter/comp3.core_instance3/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_01_d9d6a6b3e7/counter/comp3.core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_01_d9d6a6b3e7/counter/comp3.core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/counter/comp4.core_instance4/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/counter/comp4.core_instance4/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/counter/comp4.core_instance4/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/counter/comp4.core_instance4/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_23_7fb7fc50cf/counter/comp3.core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_23_7fb7fc50cf/counter/comp3.core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_23_7fb7fc50cf/delay_b_54492256c4/bram/comp3.core_instance3/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_23_7fb7fc50cf/delay_b_54492256c4/bram/comp3.core_instance3/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_23_7fb7fc50cf/delay_b_54492256c4/counter/comp4.core_instance4/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_23_7fb7fc50cf/delay_b_54492256c4/counter/comp4.core_instance4/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/counter/comp4.core_instance4/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/counter/comp4.core_instance4/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_ac_dfed73a955/counter/comp4.core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_ac_dfed73a955/counter/comp4.core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_ac_dfed73a955/delay_b_5498b3c6d7/bram/comp4.core_instance4/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_ac_dfed73a955/delay_b_5498b3c6d7/bram/comp4.core_instance4/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_ac_dfed73a955/delay_b_5498b3c6d7/counter/comp5.core_instance5/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_ac_dfed73a955/delay_b_5498b3c6d7/counter/comp5.core_instance5/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_bd_5d581d9879/counter/comp4.core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_bd_5d581d9879/counter/comp4.core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_bd_5d581d9879/delay_b_5498b3c6d7/bram/comp4.core_instance4/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_bd_5d581d9879/delay_b_5498b3c6d7/bram/comp4.core_instance4/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_bd_5d581d9879/delay_b_5498b3c6d7/counter/comp5.core_instance5/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_bd_5d581d9879/delay_b_5498b3c6d7/counter/comp5.core_instance5/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex
_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/imim/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/imim/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/rere/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/rere/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/sumsum/comp2.core_instance2/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca76
2/sumsum/comp2.core_instance2/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/imim/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/imim/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/rere/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/rere/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/sumsum/comp2.core_instance2/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117
b/sumsum/comp2.core_instance2/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/imim/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/imim/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/rere/comp1.core_instance1/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/rere/comp1.core_instance1/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/sumsum/comp2.core_instance2/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed84
0/sumsum/comp2.core_instance2/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4
edc5d5b8/counter/comp4.core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4
edc5d5b8/counter/comp4.core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_78
1a24cbd1/counter/comp4.core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_78
1a24cbd1/counter/comp4.core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b3
30f53aa7/counter/comp4.core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b3
30f53aa7/counter/comp4.core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex
_commutator_01_fff6943893/counter/comp5.core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex
_commutator_01_fff6943893/counter/comp5.core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex
_commutator_23_9bd429b2f4/counter/comp5.core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex
_commutator_23_9bd429b2f4/counter/comp5.core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex
_commutator_ac_943774afc8/counter/comp6.core_instance6/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex
_commutator_ac_943774afc8/counter/comp6.core_instance6/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex
_commutator_bd_7a6e1aeb34/counter/comp6.core_instance6/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex
_commutator_bd_7a6e1aeb34/counter/comp6.core_instance6/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/imim/comp3.core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/imim/comp3.core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/rere/comp3.core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/rere/comp3.core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/sumsum/comp4.core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005
b/sumsum/comp4.core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/imim/comp3.core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/imim/comp3.core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/rere/comp3.core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/rere/comp3.core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/sumsum/comp4.core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd
2/sumsum/comp4.core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/imim/comp3.core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/imim/comp3.core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/rere/comp3.core_instance3/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/rere/comp3.core_instance3/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/sumsum/comp4.core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd
2/sumsum/comp4.core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad
96421b04/counter/comp4.core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad
96421b04/counter/comp4.core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43
d8e43601/counter/comp4.core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43
d8e43601/counter/comp4.core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_69
29dde8bc/counter/comp4.core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_69
29dde8bc/counter/comp4.core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex
_commutator_01_c3364d7166/counter/comp7.core_instance7/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex
_commutator_01_c3364d7166/counter/comp7.core_instance7/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex
_commutator_23_2fdd1636f3/counter/comp7.core_instance7/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex
_commutator_23_2fdd1636f3/counter/comp7.core_instance7/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex
_commutator_ac_c2228c1162/counter/comp8.core_instance8/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex
_commutator_ac_c2228c1162/counter/comp8.core_instance8/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex
_commutator_bd_77d4b1a514/counter/comp8.core_instance8/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex
_commutator_bd_77d4b1a514/counter/comp8.core_instance8/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/imim/comp5.core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/imim/comp5.core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/rere/comp5.core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/rere/comp5.core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/sumsum/comp6.core_instance6/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc
4/sumsum/comp6.core_instance6/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/imim/comp5.core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/imim/comp5.core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/rere/comp5.core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/rere/comp5.core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/sumsum/comp6.core_instance6/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad3
9/sumsum/comp6.core_instance6/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/imim/comp5.core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/imim/comp5.core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/rere/comp5.core_instance5/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/rere/comp5.core_instance5/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/sumsum/comp6.core_instance6/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbd
c/sumsum/comp6.core_instance6/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b
2791cb0c/counter/comp4.core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b
2791cb0c/counter/comp4.core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b
2791cb0c/mem_c/comp6.core_instance6/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b
2791cb0c/mem_c/comp6.core_instance6/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_58
4fce07b3/counter/comp4.core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_58
4fce07b3/counter/comp4.core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_58
4fce07b3/mem_c/comp7.core_instance7/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_58
4fce07b3/mem_c/comp7.core_instance7/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92
ffe16428/counter/comp4.core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92
ffe16428/counter/comp4.core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92
ffe16428/mem_c/comp8.core_instance8/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92
ffe16428/mem_c/comp8.core_instance8/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex
_commutator_ac_81df6b4fb1/counter/comp9.core_instance9/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex
_commutator_ac_81df6b4fb1/counter/comp9.core_instance9/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex
_commutator_bd_28b8a6d874/counter/comp9.core_instance9/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex
_commutator_bd_28b8a6d874/counter/comp9.core_instance9/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/imim/comp7.core_instance7/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/imim/comp7.core_instance7/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/rere/comp7.core_instance7/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/rere/comp7.core_instance7/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/sumsum/comp8.core_instance8/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b472
0/sumsum/comp8.core_instance8/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/imim/comp7.core_instance7/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/imim/comp7.core_instance7/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/rere/comp7.core_instance7/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/rere/comp7.core_instance7/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/sumsum/comp8.core_instance8/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77d
e/sumsum/comp8.core_instance8/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/imim/comp7.core_instance7/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/imim/comp7.core_instance7/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/rere/comp7.core_instance7/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/rere/comp7.core_instance7/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/sumsum/comp8.core_instance8/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f
2/sumsum/comp8.core_instance8/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c
24058275/counter/comp4.core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c
24058275/counter/comp4.core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c
24058275/mem_c/comp9.core_instance9/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c
24058275/mem_c/comp9.core_instance9/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_87
5d51f938/counter/comp4.core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_87
5d51f938/counter/comp4.core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_87
5d51f938/mem_c/comp10.core_instance10/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_87
5d51f938/mem_c/comp10.core_instance10/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_96
16316372/counter/comp4.core_instance4/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_96
16316372/counter/comp4.core_instance4/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_96
16316372/mem_c/comp11.core_instance11/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_di
t_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_96
16316372/mem_c/comp11.core_instance11/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/imag_square/comp9.core_instance9/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_1_08daeed395/real_square/comp9.core_instance9/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/imag_square/comp9.core_instance9/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_2_12d45ad09a/real_square/comp9.core_instance9/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/imag_square/comp9.core_instance9/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_3_e0b61967bc/real_square/comp9.core_instance9/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/imag_square/comp9.core_instance9/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_po
wer15_4_c373dac359/real_square/comp9.core_instance9/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_
adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_
adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/VCC" (ONE)
removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_
vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_
vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_
vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_
vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_
vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_
vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_
vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_
vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_
cntr/comp11.core_instance11/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_
cntr/comp11.core_instance11/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_
gen/comp12.core_instance12/GND" (ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_
gen/comp12.core_instance12/VCC" (ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0
_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0/GND" (ZERO)
removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0
_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0/VCC" (ONE)
removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0
_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0
_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0
_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/GND" (ZERO)
removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0
_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/VCC" (ONE)
removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1
_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0/GND" (ZERO)
removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1
_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0/VCC" (ONE)
removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1
_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1
_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1
_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/GND" (ZERO)
removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1
_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/VCC" (ONE)
removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2
_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0/GND" (ZERO)
removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2
_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0/VCC" (ONE)
removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2
_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2
_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2
_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/GND" (ZERO)
removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2
_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/VCC" (ONE)
removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3
_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0/GND" (ZERO)
removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3
_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0/VCC" (ONE)
removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3
_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3
_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3
_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/GND" (ZERO)
removed.
Unused block
"r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3
_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/VCC" (ONE)
removed.
Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/Mshreg_with_extra_reg.extra_r
eg_66" () removed.
Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/gr
f.rf/mem/gdm.dm/Mram_RAM24" () removed.
Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/GND"
(ZERO) removed.
Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/VCC"
(ONE) removed.
Unused block
"r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/ibufds_overrange" () removed.
Unused block "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/ibufds_sync" ()
removed.
Unused block "r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/iddr_overrange"
() removed.
Unused block
"r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/XST_VCC"
(ONE) removed.
Unused block
"r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/XST_VCC
" (ONE) removed.
Unused block
"r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/XST_VCC
" (ONE) removed.
Unused block
"r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/XST_VCC
" (ONE) removed.
Unused block
"r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/XST_VCC
" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
GND 		epb_opb_bridge_inst/XST_GND
GND 		infrastructure_inst/XST_GND
GND 		opb0/XST_GND
VCC 		opb0/XST_VCC
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_errAck_I/Y_0_or000011
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_errAck_I/Y_0_or000029
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_errAck_I/Y_0_or0000401
MUXF7 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_errAck_I/Y_0_or000040_f7
LUT5 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_errAck_I/Y_0_or000058
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_retry_I/Y_0_or000011
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_retry_I/Y_0_or000029
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_retry_I/Y_0_or0000431
MUXF7 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_retry_I/Y_0_or000043_f7
LUT5 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_retry_I/Y_0_or000058
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_toutSup_I/Y_0_or000011
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_toutSup_I/Y_0_or000029
LUT6 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_toutSup_I/Y_0_or0000431
MUXF7 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_toutSup_I/Y_0_or000043_f7
LUT5 		opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_toutSup_I/Y_0_or000058
LUT3 		opb0/opb0/sys_rst_i1
GND 		opb_adc5g_dmux_controller_0/XST_GND
VCC 		opb_adc5g_dmux_controller_0/XST_VCC
LUT4
		opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/D
EVICESEL_S0_I/lut_out_0_and00001
LUT6
		opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/s
ln_dbus_s2_2_rstpot_SW0
FDE
		opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/FD_ADC0_A
DC1
   optimized to 0
FDE
		opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/FD_ADC1_A
DC0
   optimized to 0
FD
		opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/FD_ADC1_H
ALF
   optimized to 0
FD
		opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/FD_ADC1_H
ALF_R
   optimized to 0
INV
		opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I/not_adc1_
toggle1_INV_0
GND 		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/XST_GND
VCC 		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_
cntr/comp11.core_instance11/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_
cntr/comp11.core_instance11/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/co
mp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/co
mp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.
core_instance0/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult
/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult
/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult
/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult
/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult
/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult
/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/c
omp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counte
r/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counte
r/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/co
mp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/co
mp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.
core_instance1/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult
/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult
/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult
/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/c
omp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counte
r/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counte
r/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/co
mp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/co
mp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.
core_instance2/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult
/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult
/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult
/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/c
omp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counte
r/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counte
r/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/co
mp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/co
mp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.
core_instance3/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult
/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult
/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult
/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/c
omp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counte
r/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counte
r/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/co
mp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/co
mp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.
core_instance4/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult
/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult
/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult
/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult
/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/c
omp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counte
r/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counte
r/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/co
mp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/co
mp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.
core_instance5/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult
/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult
/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult
/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult
/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult
/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1
_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult
/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0
.core_instance0/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1
.core_instance1/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2
.core_instance2/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3
.core_instance3/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4
.core_instance4/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5
.core_instance5/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0
.core_instance0/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1
.core_instance1/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2
.core_instance2/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3
.core_instance3/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4
.core_instance4/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5
.core_instance5/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0
.core_instance0/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1
.core_instance1/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2
.core_instance2/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3
.core_instance3/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4
.core_instance4/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/
comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/count
er/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/c
omp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/c
omp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5
.core_instance5/BU2/XST_GND
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mul
t/comp0.core_instance0/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mul
t/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mul
t/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_
6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mul
t/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/puls
e_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/puls
e_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/puls
e_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/puls
e_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_01_d94d0f5a44/counter/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_01_d94d0f5a44/counter/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/XST_
GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/XST_
VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_01_d94d0f5a44/delay_b_3753017bc5/counter/comp2.core_instance2/BU2/X
ST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_01_d94d0f5a44/delay_b_3753017bc5/counter/comp2.core_instance2/BU2/X
ST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/XST
_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/XST
_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_01_d94d0f5a44/delay_lo_1204181b0a/counter/comp2.core_instance2/BU2/
XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_01_d94d0f5a44/delay_lo_1204181b0a/counter/comp2.core_instance2/BU2/
XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_23_b69fa550ff/counter/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_23_b69fa550ff/counter/comp1.core_instance1/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_23_b69fa550ff/delay_b_09b7b06962/bram/comp1.core_instance1/BU2/XST_
GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_23_b69fa550ff/delay_b_09b7b06962/bram/comp1.core_instance1/BU2/XST_
VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_23_b69fa550ff/delay_b_09b7b06962/counter/comp2.core_instance2/BU2/X
ST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_23_b69fa550ff/delay_b_09b7b06962/counter/comp2.core_instance2/BU2/X
ST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/XST
_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/XST
_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_23_b69fa550ff/delay_lo_c8b09e2063/counter/comp2.core_instance2/BU2/
XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_23_b69fa550ff/delay_lo_c8b09e2063/counter/comp2.core_instance2/BU2/
XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_ac_54dd4bc092/counter/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_ac_54dd4bc092/counter/comp2.core_instance2/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/XST_
GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/XST_
VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/X
ST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/X
ST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/XST
_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/XST
_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_ac_54dd4bc092/delay_lo_2023198553/counter/comp3.core_instance3/BU2/
XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_ac_54dd4bc092/delay_lo_2023198553/counter/comp3.core_instance3/BU2/
XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_bd_090119e08c/counter/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_bd_090119e08c/counter/comp2.core_instance2/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_bd_090119e08c/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/XST_
GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_bd_090119e08c/delay_b_b883cd2ae1/bram/comp2.core_instance2/BU2/XST_
VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/X
ST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/X
ST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_bd_090119e08c/delay_lo_2023198553/bram/comp2.core_instance2/BU2/XST
_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_bd_090119e08c/delay_lo_2023198553/bram/comp2.core_instance2/BU2/XST
_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_bd_090119e08c/delay_lo_2023198553/counter/comp3.core_instance3/BU2/
XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biple
x_commutator_bd_090119e08c/delay_lo_2023198553/counter/comp3.core_instance3/BU2/
XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_01_d9d6a6b3e7/counter/comp3.core_instance3/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_01_d9d6a6b3e7/counter/comp3.core_instance3/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/XST_
GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/XST_
VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/counter/comp4.core_instance4/BU2/X
ST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/counter/comp4.core_instance4/BU2/X
ST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/XST
_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/XST
_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/counter/comp4.core_instance4/BU2/
XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/counter/comp4.core_instance4/BU2/
XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_23_7fb7fc50cf/counter/comp3.core_instance3/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_23_7fb7fc50cf/counter/comp3.core_instance3/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_23_7fb7fc50cf/delay_b_54492256c4/bram/comp3.core_instance3/BU2/XST_
GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_23_7fb7fc50cf/delay_b_54492256c4/bram/comp3.core_instance3/BU2/XST_
VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_23_7fb7fc50cf/delay_b_54492256c4/counter/comp4.core_instance4/BU2/X
ST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_23_7fb7fc50cf/delay_b_54492256c4/counter/comp4.core_instance4/BU2/X
ST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/XST
_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/XST
_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/counter/comp4.core_instance4/BU2/
XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/counter/comp4.core_instance4/BU2/
XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_ac_dfed73a955/counter/comp4.core_instance4/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_ac_dfed73a955/counter/comp4.core_instance4/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_ac_dfed73a955/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/XST_
GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_ac_dfed73a955/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/XST_
VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_ac_dfed73a955/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/X
ST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_ac_dfed73a955/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/X
ST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/XST
_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/XST
_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/
XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/
XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_bd_5d581d9879/counter/comp4.core_instance4/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_bd_5d581d9879/counter/comp4.core_instance4/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_bd_5d581d9879/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/XST_
GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_bd_5d581d9879/delay_b_5498b3c6d7/bram/comp4.core_instance4/BU2/XST_
VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_bd_5d581d9879/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/X
ST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_bd_5d581d9879/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/X
ST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/XST
_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/XST
_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/
XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biple
x_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/
XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca7
62/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca7
62/imim/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca7
62/imim/comp1.core_instance1/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca7
62/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca7
62/rere/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca7
62/rere/comp1.core_instance1/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca7
62/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca7
62/sumsum/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca7
62/sumsum/comp2.core_instance2/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a8511
7b/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a8511
7b/imim/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a8511
7b/imim/comp1.core_instance1/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a8511
7b/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a8511
7b/rere/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a8511
7b/rere/comp1.core_instance1/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a8511
7b/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a8511
7b/sumsum/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a8511
7b/sumsum/comp2.core_instance2/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a8511
7b/wr_add_wi/Madd_internal_s_69_5_addsub_lut(0)
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed8
40/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed8
40/imim/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed8
40/imim/comp1.core_instance1/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed8
40/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed8
40/rere/comp1.core_instance1/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed8
40/rere/comp1.core_instance1/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed8
40/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed8
40/sumsum/comp2.core_instance2/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed8
40/sumsum/comp2.core_instance2/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed8
40/wr_add_wi/Madd_internal_s_69_5_addsub_lut(2)
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed8
40/wr_add_wi/Madd_internal_s_69_5_addsub_lut(6)
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d
4edc5d5b8/counter/comp4.core_instance4/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d
4edc5d5b8/counter/comp4.core_instance4/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d
4edc5d5b8/mem_c/comp0.core_instance0/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_7
81a24cbd1/counter/comp4.core_instance4/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_7
81a24cbd1/counter/comp4.core_instance4/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_7
81a24cbd1/mem_c/comp1.core_instance1/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b
330f53aa7/counter/comp4.core_instance4/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b
330f53aa7/counter/comp4.core_instance4/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b
330f53aa7/mem_c/comp2.core_instance2/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biple
x_commutator_01_fff6943893/counter/comp5.core_instance5/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biple
x_commutator_01_fff6943893/counter/comp5.core_instance5/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biple
x_commutator_23_9bd429b2f4/counter/comp5.core_instance5/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biple
x_commutator_23_9bd429b2f4/counter/comp5.core_instance5/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biple
x_commutator_ac_943774afc8/counter/comp6.core_instance6/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biple
x_commutator_ac_943774afc8/counter/comp6.core_instance6/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biple
x_commutator_bd_7a6e1aeb34/counter/comp6.core_instance6/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biple
x_commutator_bd_7a6e1aeb34/counter/comp6.core_instance6/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e900
5b/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e900
5b/imim/comp3.core_instance3/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e900
5b/imim/comp3.core_instance3/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e900
5b/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e900
5b/rere/comp3.core_instance3/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e900
5b/rere/comp3.core_instance3/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e900
5b/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e900
5b/sumsum/comp4.core_instance4/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e900
5b/sumsum/comp4.core_instance4/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229f
d2/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229f
d2/imim/comp3.core_instance3/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229f
d2/imim/comp3.core_instance3/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229f
d2/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229f
d2/rere/comp3.core_instance3/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229f
d2/rere/comp3.core_instance3/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229f
d2/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229f
d2/sumsum/comp4.core_instance4/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229f
d2/sumsum/comp4.core_instance4/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbc
d2/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbc
d2/imim/comp3.core_instance3/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbc
d2/imim/comp3.core_instance3/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbc
d2/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbc
d2/rere/comp3.core_instance3/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbc
d2/rere/comp3.core_instance3/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbc
d2/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbc
d2/sumsum/comp4.core_instance4/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbc
d2/sumsum/comp4.core_instance4/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_a
d96421b04/counter/comp4.core_instance4/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_a
d96421b04/counter/comp4.core_instance4/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_a
d96421b04/mem_c/comp3.core_instance3/BU2/XST_GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_4
3d8e43601/counter/comp4.core_instance4/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_4
3d8e43601/counter/comp4.core_instance4/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6
929dde8bc/counter/comp4.core_instance4/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6
929dde8bc/counter/comp4.core_instance4/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biple
x_commutator_01_c3364d7166/counter/comp7.core_instance7/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biple
x_commutator_01_c3364d7166/counter/comp7.core_instance7/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biple
x_commutator_23_2fdd1636f3/counter/comp7.core_instance7/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biple
x_commutator_23_2fdd1636f3/counter/comp7.core_instance7/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biple
x_commutator_ac_c2228c1162/counter/comp8.core_instance8/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biple
x_commutator_ac_c2228c1162/counter/comp8.core_instance8/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biple
x_commutator_bd_77d4b1a514/counter/comp8.core_instance8/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biple
x_commutator_bd_77d4b1a514/counter/comp8.core_instance8/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cd
c4/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cd
c4/imim/comp5.core_instance5/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cd
c4/imim/comp5.core_instance5/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cd
c4/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cd
c4/rere/comp5.core_instance5/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cd
c4/rere/comp5.core_instance5/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cd
c4/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cd
c4/sumsum/comp6.core_instance6/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cd
c4/sumsum/comp6.core_instance6/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad
39/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad
39/imim/comp5.core_instance5/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad
39/imim/comp5.core_instance5/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad
39/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad
39/rere/comp5.core_instance5/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad
39/rere/comp5.core_instance5/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad
39/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad
39/sumsum/comp6.core_instance6/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad
39/sumsum/comp6.core_instance6/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bb
dc/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bb
dc/imim/comp5.core_instance5/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bb
dc/imim/comp5.core_instance5/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bb
dc/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bb
dc/rere/comp5.core_instance5/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bb
dc/rere/comp5.core_instance5/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bb
dc/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bb
dc/sumsum/comp6.core_instance6/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bb
dc/sumsum/comp6.core_instance6/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0
b2791cb0c/counter/comp4.core_instance4/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0
b2791cb0c/counter/comp4.core_instance4/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0
b2791cb0c/mem_c/comp6.core_instance6/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0
b2791cb0c/mem_c/comp6.core_instance6/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_5
84fce07b3/counter/comp4.core_instance4/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_5
84fce07b3/counter/comp4.core_instance4/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_5
84fce07b3/mem_c/comp7.core_instance7/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_5
84fce07b3/mem_c/comp7.core_instance7/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_9
2ffe16428/counter/comp4.core_instance4/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_9
2ffe16428/counter/comp4.core_instance4/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_9
2ffe16428/mem_c/comp8.core_instance8/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_9
2ffe16428/mem_c/comp8.core_instance8/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biple
x_commutator_ac_81df6b4fb1/counter/comp9.core_instance9/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biple
x_commutator_ac_81df6b4fb1/counter/comp9.core_instance9/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biple
x_commutator_bd_28b8a6d874/counter/comp9.core_instance9/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biple
x_commutator_bd_28b8a6d874/counter/comp9.core_instance9/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b47
20/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b47
20/imim/comp7.core_instance7/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b47
20/imim/comp7.core_instance7/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b47
20/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b47
20/rere/comp7.core_instance7/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b47
20/rere/comp7.core_instance7/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b47
20/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b47
20/sumsum/comp8.core_instance8/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b47
20/sumsum/comp8.core_instance8/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77
de/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77
de/imim/comp7.core_instance7/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77
de/imim/comp7.core_instance7/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77
de/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77
de/rere/comp7.core_instance7/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77
de/rere/comp7.core_instance7/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77
de/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77
de/sumsum/comp8.core_instance8/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77
de/sumsum/comp8.core_instance8/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67
f2/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67
f2/imim/comp7.core_instance7/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67
f2/imim/comp7.core_instance7/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67
f2/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67
f2/rere/comp7.core_instance7/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67
f2/rere/comp7.core_instance7/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67
f2/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67
f2/sumsum/comp8.core_instance8/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67
f2/sumsum/comp8.core_instance8/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3
c24058275/counter/comp4.core_instance4/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3
c24058275/counter/comp4.core_instance4/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3
c24058275/mem_c/comp9.core_instance9/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3
c24058275/mem_c/comp9.core_instance9/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_8
75d51f938/counter/comp4.core_instance4/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_8
75d51f938/counter/comp4.core_instance4/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_8
75d51f938/mem_c/comp10.core_instance10/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_8
75d51f938/mem_c/comp10.core_instance10/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9
616316372/counter/comp4.core_instance4/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9
616316372/counter/comp4.core_instance4/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9
616316372/mem_c/comp11.core_instance11/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_d
it_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9
616316372/mem_c/comp11.core_instance11/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_mode
l/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_1_08daeed395/imag_square/comp9.core_instance9/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_1_08daeed395/imag_square/comp9.core_instance9/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_mode
l/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_1_08daeed395/real_square/comp9.core_instance9/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_1_08daeed395/real_square/comp9.core_instance9/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_mode
l/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_mode
l/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_mode
l/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_mode
l/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_mode
l/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_4_c373dac359/imag_square/comp9.core_instance9/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_4_c373dac359/imag_square/comp9.core_instance9/BU2/XST_VCC
LUT2
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_mode
l/sclr_i1
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_4_c373dac359/real_square/comp9.core_instance9/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_p
ower15_4_c373dac359/real_square/comp9.core_instance9/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap
_adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/BU2/XST_G
ND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap
_adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/BU2/XST_V
CC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap
_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/BU2/XST
_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap
_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/BU2/XST
_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap
_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/BU2/XST
_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap
_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/BU2/XST
_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap
_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/BU2/XST
_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap
_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/BU2/XST
_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap
_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/BU2/XST
_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap
_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/BU2/XST
_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync
_cntr/comp11.core_instance11/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync
_cntr/comp11.core_instance11/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync
_gen/comp12.core_instance12/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync
_gen/comp12.core_instance12/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc
0_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc
0_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc
0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/XST_
GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc
0_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc
0_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc
1_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc
1_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc
1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/XST_
GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc
1_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc
1_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc
2_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc
2_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc
2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/XST_
GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc
2_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc
2_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc
3_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc
3_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/XST_VCC
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc
3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/XST_
GND
GND
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc
3_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/XST_GND
VCC
		r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc
3_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/XST_VCC
GND 		r4_5g_specD5_acc_cnt/XST_GND
VCC 		r4_5g_specD5_acc_cnt/XST_VCC
LUT4
		r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/
lut_out_0_and00001
GND 		r4_5g_specD5_acc_len/XST_GND
VCC 		r4_5g_specD5_acc_len/XST_VCC
LUT4
		r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/
lut_out_0_and00001
GND 		r4_5g_specD5_adc_5G_dmux/XST_GND
VCC 		r4_5g_specD5_adc_5G_dmux/XST_VCC
GND
		r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/XST_
GND
GND 		r4_5g_specD5_cnt_rst/XST_GND
VCC 		r4_5g_specD5_cnt_rst/XST_VCC
LUT4
		r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/
lut_out_0_and00001
GND 		r4_5g_specD5_snap_adc_addr/XST_GND
VCC 		r4_5g_specD5_snap_adc_addr/XST_VCC
LUT4
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/DEV
ICESEL_S0_I/lut_out_0_and00001
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_10
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_11
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_12
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_13
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_14
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_15
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_16
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_17
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_18
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_19
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_20
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_21
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_22
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_23
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_24
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_25
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_26
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_27
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_28
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_29
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_30
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_sa
mpled_31
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_va
lue_10
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_va
lue_11
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_va
lue_12
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_va
lue_13
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_va
lue_14
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_va
lue_15
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_va
lue_16
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_va
lue_17
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_va
lue_18
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_va
lue_19
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_va
lue_20
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_va
lue_21
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_va
lue_22
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_va
lue_23
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_va
lue_24
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_va
lue_25
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_va
lue_26
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_va
lue_27
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_va
lue_28
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_va
lue_29
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_va
lue_30
   optimized to 0
FDE
		r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I/register_va
lue_31
   optimized to 0
GND 		r4_5g_specD5_snap_adc_bram/XST_GND
LUT4
		r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/DEV
ICESEL_S0_I/lut_out_0_and00001
GND 		r4_5g_specD5_snap_adc_bram_ramif/XST_GND
VCC 		r4_5g_specD5_snap_adc_bram_ramif/XST_VCC
GND 		r4_5g_specD5_snap_adc_ctrl/XST_GND
VCC 		r4_5g_specD5_snap_adc_ctrl/XST_VCC
LUT4
		r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/DEV
ICESEL_S0_I/lut_out_0_and00001
GND 		r4_5g_specD5_snap_vacc0_addr/XST_GND
VCC 		r4_5g_specD5_snap_vacc0_addr/XST_VCC
LUT4
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_10
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_11
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_12
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_13
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_14
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_15
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_16
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_17
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_18
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_19
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_20
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_21
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_22
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_23
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_24
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_25
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_26
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_27
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_28
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_29
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_30
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_sampled_31
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_10
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_11
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_12
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_13
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_14
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_15
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_16
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_17
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_18
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_19
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_20
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_21
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_22
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_23
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_24
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_25
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_26
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_27
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_28
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_29
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_30
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I/registe
r_value_31
   optimized to 0
GND 		r4_5g_specD5_snap_vacc0_bram/XST_GND
LUT4
		r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
GND 		r4_5g_specD5_snap_vacc0_bram_ramif/XST_GND
VCC 		r4_5g_specD5_snap_vacc0_bram_ramif/XST_VCC
GND 		r4_5g_specD5_snap_vacc0_ctrl/XST_GND
VCC 		r4_5g_specD5_snap_vacc0_ctrl/XST_VCC
LUT4
		r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
GND 		r4_5g_specD5_snap_vacc1_addr/XST_GND
VCC 		r4_5g_specD5_snap_vacc1_addr/XST_VCC
LUT4
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_10
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_11
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_12
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_13
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_14
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_15
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_16
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_17
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_18
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_19
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_20
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_21
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_22
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_23
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_24
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_25
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_26
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_27
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_28
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_29
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_30
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_sampled_31
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_10
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_11
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_12
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_13
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_14
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_15
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_16
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_17
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_18
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_19
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_20
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_21
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_22
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_23
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_24
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_25
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_26
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_27
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_28
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_29
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_30
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I/registe
r_value_31
   optimized to 0
GND 		r4_5g_specD5_snap_vacc1_bram/XST_GND
LUT4
		r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
GND 		r4_5g_specD5_snap_vacc1_bram_ramif/XST_GND
VCC 		r4_5g_specD5_snap_vacc1_bram_ramif/XST_VCC
GND 		r4_5g_specD5_snap_vacc1_ctrl/XST_GND
VCC 		r4_5g_specD5_snap_vacc1_ctrl/XST_VCC
LUT4
		r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
GND 		r4_5g_specD5_snap_vacc2_addr/XST_GND
VCC 		r4_5g_specD5_snap_vacc2_addr/XST_VCC
LUT4
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_10
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_11
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_12
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_13
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_14
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_15
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_16
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_17
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_18
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_19
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_20
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_21
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_22
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_23
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_24
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_25
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_26
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_27
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_28
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_29
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_30
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_sampled_31
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_10
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_11
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_12
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_13
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_14
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_15
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_16
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_17
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_18
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_19
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_20
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_21
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_22
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_23
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_24
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_25
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_26
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_27
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_28
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_29
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_30
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I/registe
r_value_31
   optimized to 0
GND 		r4_5g_specD5_snap_vacc2_bram/XST_GND
LUT4
		r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
GND 		r4_5g_specD5_snap_vacc2_bram_ramif/XST_GND
VCC 		r4_5g_specD5_snap_vacc2_bram_ramif/XST_VCC
GND 		r4_5g_specD5_snap_vacc2_ctrl/XST_GND
VCC 		r4_5g_specD5_snap_vacc2_ctrl/XST_VCC
LUT4
		r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
GND 		r4_5g_specD5_snap_vacc3_addr/XST_GND
VCC 		r4_5g_specD5_snap_vacc3_addr/XST_VCC
LUT4
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_10
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_11
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_12
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_13
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_14
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_15
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_16
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_17
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_18
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_19
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_20
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_21
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_22
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_23
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_24
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_25
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_26
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_27
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_28
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_29
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_30
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_sampled_31
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_10
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_11
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_12
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_13
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_14
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_15
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_16
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_17
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_18
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_19
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_20
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_21
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_22
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_23
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_24
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_25
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_26
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_27
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_28
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_29
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_30
   optimized to 0
FDE
		r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I/registe
r_value_31
   optimized to 0
GND 		r4_5g_specD5_snap_vacc3_bram/XST_GND
LUT4
		r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
GND 		r4_5g_specD5_snap_vacc3_bram_ramif/XST_GND
VCC 		r4_5g_specD5_snap_vacc3_bram_ramif/XST_VCC
GND 		r4_5g_specD5_snap_vacc3_ctrl/XST_GND
VCC 		r4_5g_specD5_snap_vacc3_ctrl/XST_VCC
LUT4
		r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I
/DEVICESEL_S0_I/lut_out_0_and00001
GND 		r4_5g_specD5_sync_cnt/XST_GND
VCC 		r4_5g_specD5_sync_cnt/XST_VCC
LUT4
		r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_
I/lut_out_0_and00001
GND 		reset_block_inst/XST_GND
VCC 		reset_block_inst/XST_VCC
GND 		sys_block_inst/XST_GND
VCC 		sys_block_inst/XST_VCC
GND
		r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk/XST_GND
GND
		r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk/XST_GN
D
GND
		r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk/XST_GN
D
GND
		r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk/XST_GN
D
GND
		r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk/XST_GN
D

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Strength | Rate |              |          | Delay    |
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| adc0_adc3wire_clk                  | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| adc0_adc3wire_data                 | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| adc0_adc3wire_spi_rst              | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| adc0_modepin                       | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| adc0clk_n                          | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0clk_p                          | IOB              | INPUT     | LVDS_25              |          |      |              |          |          |
| adc0di_d_n<0>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_d_n<1>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_d_n<2>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_d_n<3>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_d_n<4>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_d_n<5>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_d_n<6>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_d_n<7>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_d_p<0>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_d_p<1>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_d_p<2>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_d_p<3>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_d_p<4>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_d_p<5>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_d_p<6>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_d_p<7>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_n<0>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_n<1>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_n<2>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_n<3>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_n<4>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_n<5>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_n<6>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_n<7>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0di_p<0>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_p<1>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_p<2>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_p<3>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_p<4>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_p<5>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_p<6>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0di_p<7>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_d_n<0>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_d_n<1>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_d_n<2>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_d_n<3>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_d_n<4>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_d_n<5>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_d_n<6>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_d_n<7>                      | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_d_p<0>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_d_p<1>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_d_p<2>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_d_p<3>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_d_p<4>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_d_p<5>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_d_p<6>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_d_p<7>                      | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_n<0>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_n<1>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_n<2>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_n<3>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_n<4>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_n<5>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_n<6>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_n<7>                        | IOB              | INPUT     | See master           |          |      |              |          |          |
| adc0dq_p<0>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_p<1>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_p<2>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_p<3>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_p<4>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_p<5>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_p<6>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| adc0dq_p<7>                        | IOB              | INPUT     | LVDS_25              |          |      | IDDR         |          |          |
| dly_clk_n                          | IOB              | INPUT     | See master           |          |      |              |          |          |
| dly_clk_p                          | IOB              | INPUT     | LVDS_25              |          |      |              |          |          |
| epb_addr<0>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<1>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<2>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<3>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<4>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<5>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<6>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<7>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<8>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<9>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<10>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<11>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<12>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<13>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<14>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<15>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<16>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<17>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<18>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<19>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<20>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<21>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr<22>                       | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr_gp<0>                     | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr_gp<1>                     | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_addr_gp<2>                     | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_be_n<0>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_be_n<1>                        | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_clk_in                         | IOB              | INPUT     | LVCMOS33             |          |      |              |          |          |
| epb_cs_n                           | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_data<0>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<1>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<2>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<3>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<4>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<5>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<6>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<7>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<8>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<9>                        | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<10>                       | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<11>                       | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<12>                       | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<13>                       | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<14>                       | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_data<15>                       | IOB              | BIDIR     | LVCMOS33             | 12       | SLOW | IFF          |          |          |
|                                    |                  |           |                      |          |      | OFF          |          |          |
| epb_oe_n                           | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_r_w_n                          | IOB              | INPUT     | LVCMOS33             |          |      | IFF          |          |          |
| epb_rdy                            | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW | OFF          |          |          |
| ppc_irq_n                          | IOB              | OUTPUT    | LVCMOS33             | 12       | SLOW |              |          |          |
| r4_5g_specD5_led0_sync_ext<0>      | IOB              | OUTPUT    | LVCMOS18             | 12       | SLOW | OFF          |          |          |
| r4_5g_specD5_led1_new_acc_ext<0>   | IOB              | OUTPUT    | LVCMOS18             | 12       | SLOW | OFF          |          |          |
+-------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Development System Reference Guide "TRACE" chapter.

Section 12 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 14 - Utilization by Hierarchy
-------------------------------------
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                                        | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E  | BUFG  | BUFIO | BUFR  | DCM   | PLL   | Full Hierarchical Name                                                                                                                                                                              
                                                                                                                                                               |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| system/                                                       |           | 1235/7098     | 0/11237       | 1365/9788     | 55/1838       | 0/42      | 0/92    | 0/3   | 0/0   | 0/0   | 0/2   | 0/0   | system                                                                                                                                                                                              
                                                                                                                                                               |
| +epb_opb_bridge_inst                                          |           | 0/63          | 0/30          | 0/101         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/epb_opb_bridge_inst                                                                                                                                                                          
                                                                                                                                                               |
| ++epb_opb_bridge_inst                                         |           | 63/63         | 30/30         | 101/101       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/epb_opb_bridge_inst/epb_opb_bridge_inst                                                                                                                                                      
                                                                                                                                                               |
| +infrastructure_inst                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/2   | 0/0   | 0/0   | 0/1   | 0/0   | system/infrastructure_inst                                                                                                                                                                          
                                                                                                                                                               |
| ++infrastructure_inst                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 2/2   | 0/0   | 0/0   | 1/1   | 0/0   | system/infrastructure_inst/infrastructure_inst                                                                                                                                                      
                                                                                                                                                               |
| +opb0                                                         |           | 0/100         | 0/6           | 0/140         | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb0                                                                                                                                                                                         
                                                                                                                                                               |
| ++opb0                                                        |           | 1/100         | 1/6           | 1/140         | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb0/opb0                                                                                                                                                                                    
                                                                                                                                                               |
| +++ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I                      |           | 66/66         | 0/0           | 96/96         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I                                                                                                                                              
                                                                                                                                                               |
| +++ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I                     |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_xferAck_I                                                                                                                                             
                                                                                                                                                               |
| +++OPB_ARBITER_I                                              |           | 0/2           | 0/5           | 0/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb0/opb0/OPB_ARBITER_I                                                                                                                                                                      
                                                                                                                                                               |
| ++++OPB_ARBITER_CORE_I                                        |           | 0/2           | 0/5           | 0/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I                                                                                                                                                   
                                                                                                                                                               |
| +++++WATCHDOG_TIMER_I                                         |           | 2/2           | 5/5           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb0/opb0/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I                                                                                                                                  
                                                                                                                                                               |
| +++OPB_DBus_I                                                 |           | 27/27         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb0/opb0/OPB_DBus_I                                                                                                                                                                         
                                                                                                                                                               |
| +opb_adc5g_dmux_controller_0                                  |           | 0/133         | 0/182         | 0/316         | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb_adc5g_dmux_controller_0                                                                                                                                                                  
                                                                                                                                                               |
| ++opb_adc5g_dmux_controller_0                                 |           | 0/133         | 0/182         | 0/316         | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0                                                                                                                                      
                                                                                                                                                               |
| +++OPB_IPIF_I                                                 |           | 0/52          | 0/58          | 0/82          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I                                                                                                                           
                                                                                                                                                               |
| ++++OPB_BAM_I                                                 |           | 48/52         | 58/58         | 76/82         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I                                                                                                                 
                                                                                                                                                               |
| +++++DEVICESEL_S0_I                                           |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                                  
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                       
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                       
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                       
                                                                                                                                                               |
| +++USER_LOGIC_I                                               |           | 31/31         | 47/47         | 91/91         | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/USER_LOGIC_I                                                                                                                         
                                                                                                                                                               |
| +++adc_config_mux_0                                           |           | 33/33         | 49/49         | 94/94         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_0                                                                                                                     
                                                                                                                                                               |
| +++adc_config_mux_1                                           |           | 17/17         | 28/28         | 49/49         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/opb_adc5g_dmux_controller_0/opb_adc5g_dmux_controller_0/adc_config_mux_1                                                                                                                     
                                                                                                                                                               |
| +r4_5g_specD5_XSG_core_config                                 |           | 0/3945        | 0/8767        | 0/5438        | 0/1779        | 0/37      | 0/92    | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config                                                                                                                                                                 
                                                                                                                                                               |
| ++r4_5g_specD5_XSG_core_config                                |           | 87/3945       | 217/8767      | 217/5438      | 217/1779      | 0/37      | 0/92    | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config                                                                                                                                    
                                                                                                                                                               |
| +++r4_5g_specd5_x0                                            |           | 8/3858        | 0/8550        | 12/5221       | 0/1562        | 0/37      | 0/92    | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0                                                                                                                    
                                                                                                                                                               |
| ++++acc_cntr                                                  |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr                                                                                                           
                                                                                                                                                               |
| +++++comp11.core_instance11                                   |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11                                                                                    
                                                                                                                                                               |
| ++++++BU2                                                     |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2                                                                                
                                                                                                                                                               |
| +++++++U0                                                     |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0                                                                             
                                                                                                                                                               |
| ++++++++i_baseblox.i_baseblox_counter                         |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter                                               
                                                                                                                                                               |
| +++++++++the_addsub                                           |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                    
                                                                                                                                                               |
| ++++++++++no_pipelining.the_addsub                            |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub           
                                                                                                                                                               |
| +++++++++++i_lut6.i_lut6_addsub                               |           | 1/9           | 0/32          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                                                      |
| ++++++++++++i_q.i_simple.qreg                                 |           | 0/8           | 0/32          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                                                    |
| +++++++++++++fd                                               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                                                 |
| ++++acc_cntrl_67047630d4                                      |           | 0/26          | 0/56          | 0/69          | 0/21          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4                                                                                               
                                                                                                                                                               |
| +++++cntr                                                     |           | 10/10         | 32/32         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/cntr                                                                                          
                                                                                                                                                               |
| +++++delay                                                    |           | 7/7           | 21/21         | 21/21         | 21/21         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/delay                                                                                         
                                                                                                                                                               |
| +++++logical                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/logical                                                                                       
                                                                                                                                                               |
| +++++posedge1_a7b163b634                                      |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/posedge1_a7b163b634                                                                           
                                                                                                                                                               |
| ++++++delay                                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/posedge1_a7b163b634/delay                                                                     
                                                                                                                                                               |
| +++++++srl_delay.synth_reg_srl_inst                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/posedge1_a7b163b634/delay/srl_delay.synth_reg_srl_inst                                        
                                                                                                                                                               |
| ++++++++partial_one.last_srl17e                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/posedge1_a7b163b634/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                
                                                                                                                                                               |
| +++++posedge2_234bac094b                                      |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/posedge2_234bac094b                                                                           
                                                                                                                                                               |
| ++++++delay                                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/posedge2_234bac094b/delay                                                                     
                                                                                                                                                               |
| +++++++srl_delay.synth_reg_srl_inst                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/posedge2_234bac094b/delay/srl_delay.synth_reg_srl_inst                                        
                                                                                                                                                               |
| ++++++++partial_one.last_srl17e                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/posedge2_234bac094b/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                
                                                                                                                                                               |
| ++++++logical                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/posedge2_234bac094b/logical                                                                   
                                                                                                                                                               |
| +++++register_x0                                              |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/register_x0                                                                                   
                                                                                                                                                               |
| ++++++synth_reg_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/register_x0/synth_reg_inst                                                                    
                                                                                                                                                               |
| +++++++latency_gt_0.fd_array[1].reg_comp                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                  
                                                                                                                                                               |
| +++++relational5                                              |           | 4/4           | 0/0           | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/acc_cntrl_67047630d4/relational5                                                                                   
                                                                                                                                                               |
| ++++adc_5g_dmux_cb544fc405                                    |           | 0/8           | 0/0           | 0/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/adc_5g_dmux_cb544fc405                                                                                             
                                                                                                                                                               |
| +++++conv10_0bc2ea3cb0                                        |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/adc_5g_dmux_cb544fc405/conv10_0bc2ea3cb0                                                                           
                                                                                                                                                               |
| ++++++inverter                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/adc_5g_dmux_cb544fc405/conv10_0bc2ea3cb0/inverter                                                                  
                                                                                                                                                               |
| +++++conv11_a169b4afc7                                        |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/adc_5g_dmux_cb544fc405/conv11_a169b4afc7                                                                           
                                                                                                                                                               |
| ++++++inverter                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/adc_5g_dmux_cb544fc405/conv11_a169b4afc7/inverter                                                                  
                                                                                                                                                               |
| +++++conv1_b3b28033b0                                         |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/adc_5g_dmux_cb544fc405/conv1_b3b28033b0                                                                            
                                                                                                                                                               |
| ++++++inverter                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/adc_5g_dmux_cb544fc405/conv1_b3b28033b0/inverter                                                                   
                                                                                                                                                               |
| +++++conv2_df8066d267                                         |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/adc_5g_dmux_cb544fc405/conv2_df8066d267                                                                            
                                                                                                                                                               |
| ++++++inverter                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/adc_5g_dmux_cb544fc405/conv2_df8066d267/inverter                                                                   
                                                                                                                                                               |
| +++++conv3_352e67e496                                         |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/adc_5g_dmux_cb544fc405/conv3_352e67e496                                                                            
                                                                                                                                                               |
| ++++++inverter                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/adc_5g_dmux_cb544fc405/conv3_352e67e496/inverter                                                                   
                                                                                                                                                               |
| +++++conv8_859df8ff79                                         |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/adc_5g_dmux_cb544fc405/conv8_859df8ff79                                                                            
                                                                                                                                                               |
| ++++++inverter                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/adc_5g_dmux_cb544fc405/conv8_859df8ff79/inverter                                                                   
                                                                                                                                                               |
| +++++conv9_f7e6b6656a                                         |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/adc_5g_dmux_cb544fc405/conv9_f7e6b6656a                                                                            
                                                                                                                                                               |
| ++++++inverter                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/adc_5g_dmux_cb544fc405/conv9_f7e6b6656a/inverter                                                                   
                                                                                                                                                               |
| +++++conv_15155d9586                                          |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/adc_5g_dmux_cb544fc405/conv_15155d9586                                                                             
                                                                                                                                                               |
| ++++++inverter                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/adc_5g_dmux_cb544fc405/conv_15155d9586/inverter                                                                    
                                                                                                                                                               |
| ++++delay                                                     |           | 2/2           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay                                                                                                              
                                                                                                                                                               |
| ++++delay10                                                   |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay10                                                                                                            
                                                                                                                                                               |
| ++++delay12                                                   |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay12                                                                                                            
                                                                                                                                                               |
| ++++delay14                                                   |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay14                                                                                                            
                                                                                                                                                               |
| ++++delay17                                                   |           | 10/10         | 30/30         | 30/30         | 30/30         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay17                                                                                                            
                                                                                                                                                               |
| ++++delay2                                                    |           | 2/2           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay2                                                                                                             
                                                                                                                                                               |
| ++++delay20                                                   |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay20                                                                                                            
                                                                                                                                                               |
| ++++delay22                                                   |           | 2/2           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay22                                                                                                            
                                                                                                                                                               |
| ++++delay24                                                   |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay24                                                                                                            
                                                                                                                                                               |
| ++++delay25                                                   |           | 5/5           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay25                                                                                                            
                                                                                                                                                               |
| ++++delay26                                                   |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay26                                                                                                            
                                                                                                                                                               |
| ++++delay27                                                   |           | 6/6           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay27                                                                                                            
                                                                                                                                                               |
| ++++delay28                                                   |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay28                                                                                                            
                                                                                                                                                               |
| ++++delay3                                                    |           | 2/2           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay3                                                                                                             
                                                                                                                                                               |
| ++++delay30                                                   |           | 2/2           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay30                                                                                                            
                                                                                                                                                               |
| ++++delay32                                                   |           | 2/2           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay32                                                                                                            
                                                                                                                                                               |
| ++++delay33                                                   |           | 2/2           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay33                                                                                                            
                                                                                                                                                               |
| ++++delay36                                                   |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay36                                                                                                            
                                                                                                                                                               |
| ++++delay38                                                   |           | 13/13         | 30/30         | 30/30         | 30/30         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay38                                                                                                            
                                                                                                                                                               |
| ++++delay4                                                    |           | 2/2           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay4                                                                                                             
                                                                                                                                                               |
| ++++delay42                                                   |           | 6/6           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay42                                                                                                            
                                                                                                                                                               |
| ++++delay44                                                   |           | 7/7           | 17/17         | 17/17         | 17/17         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay44                                                                                                            
                                                                                                                                                               |
| ++++delay46                                                   |           | 14/14         | 30/30         | 30/30         | 30/30         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay46                                                                                                            
                                                                                                                                                               |
| ++++delay47                                                   |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay47                                                                                                            
                                                                                                                                                               |
| ++++delay5                                                    |           | 15/15         | 30/30         | 30/30         | 30/30         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay5                                                                                                             
                                                                                                                                                               |
| ++++delay8                                                    |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/delay8                                                                                                             
                                                                                                                                                               |
| ++++fir1_b061a2406e                                           |           | 0/297         | 0/582         | 0/315         | 0/155         | 0/6       | 0/12    | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e                                                                                                    
                                                                                                                                                               |
| +++++fir_quantize_b762b10f40                                  |           | 0/18          | 0/35          | 0/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40                                                                            
                                                                                                                                                               |
| ++++++quantize_im                                             |           | 0/5           | 0/12          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im                                                                
                                                                                                                                                               |
| +++++++convert                                                |           | 1/5           | 0/12          | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im/convert                                                        
                                                                                                                                                               |
| ++++++++latency_fpr.reg_fpr                                   |           | 0/2           | 0/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr                                    
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e            
                                                                                                                                                               |
| ++++++++latency_lt_4.reg_out                                  |           | 0/1           | 0/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out                                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e           
                                                                                                                                                               |
| ++++++++latency_qr.reg_qr                                     |           | 0/1           | 0/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr                                      
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partial_one.last_srl17e              
                                                                                                                                                               |
| ++++++quantize_re                                             |           | 0/13          | 0/23          | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re                                                                
                                                                                                                                                               |
| +++++++convert                                                |           | 3/13          | 0/23          | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert                                                        
                                                                                                                                                               |
| ++++++++latency_fpr.reg_fpr                                   |           | 0/5           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr                                    
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 5/5           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e            
                                                                                                                                                               |
| ++++++++latency_lt_4.reg_out                                  |           | 0/2           | 0/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out                                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e           
                                                                                                                                                               |
| ++++++++latency_qr.reg_qr                                     |           | 0/3           | 0/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr                                      
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 3/3           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e              
                                                                                                                                                               |
| +++++fir_tap_1_ee823ccef7                                     |           | 0/16          | 0/30          | 0/9           | 0/5           | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7                                                                               
                                                                                                                                                               |
| ++++++fir_coef_0af9e81caa                                     |           | 0/7           | 0/15          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa                                                           
                                                                                                                                                               |
| +++++++c_gen_bf95befd11                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11                                          
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter                                  
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0             
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2         
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0      
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                        |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                             |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                    |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                               |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                             |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                          |
| ++++++++mem                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem                                      
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0                 
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2             
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0          
                                                                                                                                                               |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                        |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                             |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                            |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                     |
| +++++++data_delay                                             |           | 0/2           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/2           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/sync_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/sync_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| ++++++fir_core_b2bda55e40                                     |           | 0/9           | 0/15          | 0/8           | 0/5           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40                                                           
                                                                                                                                                               |
| +++++++dout_delay                                             |           | 0/3           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/3           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 3/3           | 4/4           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++mult_add_im_4d48caf85c                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c                                    
                                                                                                                                                               |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult                               
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0          
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0/BU2      
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0/BU2/U0   
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                             |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                    |
| +++++++mult_add_re_5e919e6474                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474                                    
                                                                                                                                                               |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult                               
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0          
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0/BU2      
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0/BU2/U0   
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                             |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                    |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/sync_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/sync_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++tap_delay_cff57329e0                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0                                      
                                                                                                                                                               |
| ++++++++counter                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                    |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                         |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                           |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                         |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                      |
| +++++fir_tap_2_6afbc69baa                                     |           | 0/52          | 0/108         | 0/61          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa                                                                               
                                                                                                                                                               |
| ++++++fir_coef_a48abeed74                                     |           | 0/21          | 0/41          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74                                                           
                                                                                                                                                               |
| +++++++c_gen_ef9f0daf96                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96                                          
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter                                  
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0             
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2         
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0      
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                        |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                             |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                    |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                               |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                             |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                          |
| ++++++++mem                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem                                      
                                                                                                                                                               |
| +++++++++comp1.core_instance1                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1                 
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2             
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0          
                                                                                                                                                               |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator                                                                                                                                                        |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                             |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                            |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                     |
| +++++++data_delay                                             |           | 0/4           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/4           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 4/4           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++sum_delay                                              |           | 0/12          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay                                                 
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/12          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst                    
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 12/12         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sync_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sync_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| ++++++fir_core_041061a131                                     |           | 0/31          | 0/67          | 0/60          | 0/31          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131                                                           
                                                                                                                                                               |
| +++++++dout_delay                                             |           | 0/3           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/3           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 3/3           | 4/4           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++mult_add_im_bcb889fa3c                                 |           | 0/10          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c                                    
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add                                
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/6           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay                              
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/6           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst 
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 6/6           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                         |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult                               
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0          
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2      
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0   
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                             |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                    |
| +++++++mult_add_re_eb07998a80                                 |           | 0/12          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80                                    
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add                                
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/8           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay                              
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/8           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst 
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 8/8           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                         |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult                               
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0          
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2      
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0   
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                             |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                    |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/sync_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/sync_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++tap_delay_67ad385707                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707                                      
                                                                                                                                                               |
| ++++++++counter                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                    |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                         |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                           |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                         |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                      |
| +++++fir_tap_3_8cdcece030                                     |           | 0/53          | 0/108         | 0/61          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030                                                                               
                                                                                                                                                               |
| ++++++fir_coef_fde0a7d7ec                                     |           | 0/19          | 0/41          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec                                                           
                                                                                                                                                               |
| +++++++c_gen_f5b434272f                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f                                          
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter                                  
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0             
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2         
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0      
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                        |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                             |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                    |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                               |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                             |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                          |
| ++++++++mem                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem                                      
                                                                                                                                                               |
| +++++++++comp2.core_instance2                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2                 
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2             
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0          
                                                                                                                                                               |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator                                                                                                                                                        |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                             |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                            |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                     |
| +++++++data_delay                                             |           | 0/2           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/2           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++sum_delay                                              |           | 0/12          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay                                                 
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/12          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst                    
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 12/12         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sync_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sync_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| ++++++fir_core_b52a29c98d                                     |           | 0/34          | 0/67          | 0/60          | 0/31          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d                                                           
                                                                                                                                                               |
| +++++++dout_delay                                             |           | 0/4           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/4           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 4/4           | 4/4           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++mult_add_im_bcb889fa3c                                 |           | 0/12          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c                                    
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add                                
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/8           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay                              
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/8           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst 
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 8/8           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                         |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult                               
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0          
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2      
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0   
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                             |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                    |
| +++++++mult_add_re_eb07998a80                                 |           | 0/12          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80                                    
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add                                
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/8           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay                              
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/8           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst 
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 8/8           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                         |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult                               
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0          
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2      
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0   
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                             |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                    |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/sync_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/sync_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++tap_delay_67ad385707                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707                                      
                                                                                                                                                               |
| ++++++++counter                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                    |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                         |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                           |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                         |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                      |
| +++++fir_tap_4_186d409008                                     |           | 0/58          | 0/108         | 0/61          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008                                                                               
                                                                                                                                                               |
| ++++++fir_coef_a9c667a245                                     |           | 0/23          | 0/41          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245                                                           
                                                                                                                                                               |
| +++++++c_gen_cc4b8f0ddf                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf                                          
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter                                  
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0             
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2         
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0      
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                        |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                             |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                    |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                               |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                             |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                          |
| ++++++++mem                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem                                      
                                                                                                                                                               |
| +++++++++comp3.core_instance3                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3                 
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2             
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0          
                                                                                                                                                               |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator                                                                                                                                                        |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                             |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                            |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                     |
| +++++++data_delay                                             |           | 0/3           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/3           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 3/3           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++sum_delay                                              |           | 0/15          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay                                                 
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/15          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst                    
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 15/15         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sync_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sync_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| ++++++fir_core_81e1ec3467                                     |           | 0/35          | 0/67          | 0/60          | 0/31          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467                                                           
                                                                                                                                                               |
| +++++++dout_delay                                             |           | 0/4           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/4           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 4/4           | 4/4           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++mult_add_im_bcb889fa3c                                 |           | 0/11          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c                                    
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add                                
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/7           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay                              
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/7           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst 
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 7/7           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                         |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult                               
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0          
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2      
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0   
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                             |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                    |
| +++++++mult_add_re_eb07998a80                                 |           | 0/14          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80                                    
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add                                
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/10          | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay                              
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/10          | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst 
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 10/10         | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                         |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult                               
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0          
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2      
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0   
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                             |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                    |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/sync_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/sync_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++tap_delay_67ad385707                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707                                      
                                                                                                                                                               |
| ++++++++counter                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                    |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                         |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                           |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                         |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                      |
| +++++fir_tap_5_29b3d0827f                                     |           | 0/55          | 0/108         | 0/61          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f                                                                               
                                                                                                                                                               |
| ++++++fir_coef_743c550e81                                     |           | 0/22          | 0/41          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81                                                           
                                                                                                                                                               |
| +++++++c_gen_3a38054343                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343                                          
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter                                  
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0             
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2         
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0      
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                        |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                             |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                    |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                               |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                             |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                          |
| ++++++++mem                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem                                      
                                                                                                                                                               |
| +++++++++comp4.core_instance4                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4                 
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2             
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0          
                                                                                                                                                               |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator                                                                                                                                                        |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                             |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                            |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                     |
| +++++++data_delay                                             |           | 0/4           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/4           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 4/4           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++sum_delay                                              |           | 0/13          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay                                                 
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/13          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst                    
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 13/13         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sync_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sync_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| ++++++fir_core_a4d9e3b0b5                                     |           | 0/33          | 0/67          | 0/60          | 0/31          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5                                                           
                                                                                                                                                               |
| +++++++dout_delay                                             |           | 0/4           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/4           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 4/4           | 4/4           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++mult_add_im_bcb889fa3c                                 |           | 0/11          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c                                    
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add                                
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/7           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay                              
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/7           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst 
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 7/7           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                         |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult                               
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0          
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2      
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0   
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                             |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                    |
| +++++++mult_add_re_eb07998a80                                 |           | 0/12          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80                                    
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add                                
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/8           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay                              
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/8           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst 
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 8/8           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                         |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult                               
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0          
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2      
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0   
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                             |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                    |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/sync_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/sync_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++tap_delay_67ad385707                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707                                      
                                                                                                                                                               |
| ++++++++counter                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                    |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                         |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                           |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                         |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                      |
| +++++fir_tap_6_9bff283805                                     |           | 0/45          | 0/85          | 0/53          | 0/26          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805                                                                               
                                                                                                                                                               |
| ++++++fir_coef_ca7af2f237                                     |           | 0/21          | 0/40          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237                                                           
                                                                                                                                                               |
| +++++++c_gen_c08b0d88a0                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0                                          
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter                                  
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0             
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2         
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0      
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                        |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                             |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                    |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                               |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                             |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                          |
| ++++++++mem                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem                                      
                                                                                                                                                               |
| +++++++++comp5.core_instance5                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5                 
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2             
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0          
                                                                                                                                                               |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator                                                                                                                                                        |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                             |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                            |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                     |
| +++++++data_delay                                             |           | 0/2           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/2           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++sum_delay                                              |           | 0/15          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay                                                 
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/15          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst                    
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 15/15         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                            |
| ++++++fir_core_44873ab87f                                     |           | 0/24          | 0/45          | 0/52          | 0/26          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f                                                           
                                                                                                                                                               |
| +++++++mult_add_im_80436eedbe                                 |           | 0/13          | 0/19          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe                                    
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 6/6           | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add                                
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/9           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay                              
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/9           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst 
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 9/9           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                         |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult                               
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0          
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0/BU2      
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0/BU2/U0   
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                             |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                    |
| +++++++mult_add_re_057a251b3e                                 |           | 0/11          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e                                    
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add                                
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/7           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay                              
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/7           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst 
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 7/7           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                         |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult                               
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0          
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0/BU2      
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0/BU2/U0   
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                             |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                    |
| ++++fir_2_d9bca7026d                                          |           | 0/257         | 0/582         | 0/315         | 0/155         | 0/5       | 0/12    | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d                                                                                                   
                                                                                                                                                               |
| +++++fir_quantize_b762b10f40                                  |           | 0/16          | 0/35          | 0/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40                                                                           
                                                                                                                                                               |
| ++++++quantize_im                                             |           | 0/6           | 0/12          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im                                                               
                                                                                                                                                               |
| +++++++convert                                                |           | 1/6           | 0/12          | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert                                                       
                                                                                                                                                               |
| ++++++++latency_fpr.reg_fpr                                   |           | 0/2           | 0/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr                                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e           
                                                                                                                                                               |
| ++++++++latency_lt_4.reg_out                                  |           | 0/2           | 0/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out                                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e          
                                                                                                                                                               |
| ++++++++latency_qr.reg_qr                                     |           | 0/1           | 0/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr                                     
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partial_one.last_srl17e             
                                                                                                                                                               |
| ++++++quantize_re                                             |           | 0/10          | 0/23          | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re                                                               
                                                                                                                                                               |
| +++++++convert                                                |           | 2/10          | 0/23          | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert                                                       
                                                                                                                                                               |
| ++++++++latency_fpr.reg_fpr                                   |           | 0/4           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr                                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 4/4           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e           
                                                                                                                                                               |
| ++++++++latency_lt_4.reg_out                                  |           | 0/2           | 0/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out                                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e          
                                                                                                                                                               |
| ++++++++latency_qr.reg_qr                                     |           | 0/2           | 0/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr                                     
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e             
                                                                                                                                                               |
| +++++fir_tap_1_ee823ccef7                                     |           | 0/16          | 0/30          | 0/9           | 0/5           | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7                                                                              
                                                                                                                                                               |
| ++++++fir_coef_0af9e81caa                                     |           | 0/8           | 0/15          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa                                                          
                                                                                                                                                               |
| +++++++c_gen_bf95befd11                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11                                         
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter                                 
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0            
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2        
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0     
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                       |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                            |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                         |
| +++++++data_delay                                             |           | 0/3           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/3           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 3/3           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| ++++++fir_core_b2bda55e40                                     |           | 0/8           | 0/15          | 0/8           | 0/5           | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40                                                          
                                                                                                                                                               |
| +++++++dout_delay                                             |           | 0/2           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/2           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 4/4           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++mult_add_im_4d48caf85c                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c                                   
                                                                                                                                                               |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++mult_add_re_5e919e6474                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474                                   
                                                                                                                                                               |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++tap_delay_cff57329e0                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0                                     
                                                                                                                                                               |
| ++++++++bram                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram                                
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0           
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2       
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0    
                                                                                                                                                               |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                  |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                       |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                      |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                               |
| ++++++++counter                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter                             
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0        
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2    
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0 
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                        |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                     |
| +++++fir_tap_2_6afbc69baa                                     |           | 0/51          | 0/108         | 0/61          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa                                                                              
                                                                                                                                                               |
| ++++++fir_coef_a48abeed74                                     |           | 0/19          | 0/41          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74                                                          
                                                                                                                                                               |
| +++++++c_gen_ef9f0daf96                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96                                         
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter                                 
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0            
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2        
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0     
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                       |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                            |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                         |
| +++++++data_delay                                             |           | 0/1           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++sum_delay                                              |           | 0/13          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/13          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 13/13         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| ++++++fir_core_041061a131                                     |           | 0/32          | 0/67          | 0/60          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131                                                          
                                                                                                                                                               |
| +++++++dout_delay                                             |           | 0/3           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/3           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 3/3           | 4/4           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++mult_add_im_bcb889fa3c                                 |           | 0/13          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/9           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/9           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 9/9           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++mult_add_re_eb07998a80                                 |           | 0/10          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/6           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/6           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 6/6           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++tap_delay_67ad385707                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707                                     
                                                                                                                                                               |
| ++++++++bram                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram                                
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0           
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2       
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0    
                                                                                                                                                               |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                  |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                       |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                      |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                               |
| ++++++++counter                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter                             
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0        
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2    
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0 
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                        |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                     |
| +++++fir_tap_3_8cdcece030                                     |           | 0/47          | 0/108         | 0/61          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030                                                                              
                                                                                                                                                               |
| ++++++fir_coef_fde0a7d7ec                                     |           | 0/17          | 0/41          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec                                                          
                                                                                                                                                               |
| +++++++c_gen_f5b434272f                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f                                         
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter                                 
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0            
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2        
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0     
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                       |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                            |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                         |
| +++++++data_delay                                             |           | 0/3           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/3           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 3/3           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++sum_delay                                              |           | 0/9           | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/9           | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 9/9           | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| ++++++fir_core_b52a29c98d                                     |           | 0/30          | 0/67          | 0/60          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d                                                          
                                                                                                                                                               |
| +++++++dout_delay                                             |           | 0/3           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/3           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 3/3           | 4/4           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++mult_add_im_bcb889fa3c                                 |           | 0/10          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/6           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/6           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 6/6           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++mult_add_re_eb07998a80                                 |           | 0/11          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/7           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/7           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 7/7           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++tap_delay_67ad385707                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707                                     
                                                                                                                                                               |
| ++++++++bram                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram                                
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0           
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2       
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0    
                                                                                                                                                               |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                  |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                       |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                      |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                               |
| ++++++++counter                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter                             
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0        
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2    
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0 
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                        |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                     |
| +++++fir_tap_4_186d409008                                     |           | 0/46          | 0/108         | 0/61          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008                                                                              
                                                                                                                                                               |
| ++++++fir_coef_a9c667a245                                     |           | 0/16          | 0/41          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245                                                          
                                                                                                                                                               |
| +++++++c_gen_cc4b8f0ddf                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf                                         
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter                                 
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0            
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2        
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0     
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                       |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                            |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                         |
| +++++++data_delay                                             |           | 0/1           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++sum_delay                                              |           | 0/10          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/10          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 10/10         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| ++++++fir_core_81e1ec3467                                     |           | 0/30          | 0/67          | 0/60          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467                                                          
                                                                                                                                                               |
| +++++++dout_delay                                             |           | 0/2           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/2           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 4/4           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++mult_add_im_bcb889fa3c                                 |           | 0/11          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/7           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/7           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 7/7           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++mult_add_re_eb07998a80                                 |           | 0/11          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/7           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/7           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 7/7           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++tap_delay_67ad385707                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707                                     
                                                                                                                                                               |
| ++++++++bram                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram                                
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0           
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2       
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0    
                                                                                                                                                               |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                  |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                       |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                      |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                               |
| ++++++++counter                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter                             
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0        
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2    
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0 
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                        |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                     |
| +++++fir_tap_5_29b3d0827f                                     |           | 0/46          | 0/108         | 0/61          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f                                                                              
                                                                                                                                                               |
| ++++++fir_coef_743c550e81                                     |           | 0/15          | 0/41          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81                                                          
                                                                                                                                                               |
| +++++++c_gen_3a38054343                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343                                         
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter                                 
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0            
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2        
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0     
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                       |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                            |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                         |
| +++++++data_delay                                             |           | 0/1           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++sum_delay                                              |           | 0/9           | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/9           | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 9/9           | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| ++++++fir_core_a4d9e3b0b5                                     |           | 0/31          | 0/67          | 0/60          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5                                                          
                                                                                                                                                               |
| +++++++dout_delay                                             |           | 0/4           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/4           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 4/4           | 4/4           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++mult_add_im_bcb889fa3c                                 |           | 0/11          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/7           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/7           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 7/7           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++mult_add_re_eb07998a80                                 |           | 0/10          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/6           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/6           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 6/6           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++tap_delay_67ad385707                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707                                     
                                                                                                                                                               |
| ++++++++bram                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram                                
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0           
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2       
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0    
                                                                                                                                                               |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                  |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                       |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                      |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                               |
| ++++++++counter                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter                             
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0        
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2    
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0 
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                        |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                     |
| +++++fir_tap_6_9bff283805                                     |           | 0/35          | 0/85          | 0/53          | 0/26          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805                                                                              
                                                                                                                                                               |
| ++++++fir_coef_ca7af2f237                                     |           | 0/16          | 0/40          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237                                                          
                                                                                                                                                               |
| +++++++c_gen_c08b0d88a0                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0                                         
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter                                 
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0            
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2        
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0     
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                       |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                            |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                         |
| +++++++data_delay                                             |           | 0/2           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/2           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++sum_delay                                              |           | 0/10          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/10          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 10/10         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| ++++++fir_core_44873ab87f                                     |           | 0/19          | 0/45          | 0/52          | 0/26          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f                                                          
                                                                                                                                                               |
| +++++++mult_add_im_80436eedbe                                 |           | 0/10          | 0/19          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 6/6           | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/6           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/6           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 6/6           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++mult_add_re_057a251b3e                                 |           | 0/9           | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/5           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/5           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 5/5           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| ++++fir_4_6a0e71b633                                          |           | 0/13          | 0/13          | 0/7           | 0/7           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633                                                                                                   
                                                                                                                                                               |
| +++++fir_quantize_3e3c098987                                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_quantize_3e3c098987                                                                           
                                                                                                                                                               |
| ++++++delay                                                   |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_quantize_3e3c098987/delay                                                                     
                                                                                                                                                               |
| +++++++srl_delay.synth_reg_srl_inst                           |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_quantize_3e3c098987/delay/srl_delay.synth_reg_srl_inst                                        
                                                                                                                                                               |
| ++++++++partial_one.last_srl17e                               |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_quantize_3e3c098987/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                
                                                                                                                                                               |
| +++++fir_tap_1_ec02ecd219                                     |           | 0/2           | 0/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_1_ec02ecd219                                                                              
                                                                                                                                                               |
| ++++++fir_coef_3a20e324e3                                     |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_1_ec02ecd219/fir_coef_3a20e324e3                                                          
                                                                                                                                                               |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_1_ec02ecd219/fir_coef_3a20e324e3/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_1_ec02ecd219/fir_coef_3a20e324e3/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_1_ec02ecd219/fir_coef_3a20e324e3/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| ++++++fir_core_ca4788c83c                                     |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_1_ec02ecd219/fir_core_ca4788c83c                                                          
                                                                                                                                                               |
| +++++++delay                                                  |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_1_ec02ecd219/fir_core_ca4788c83c/delay                                                    
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_1_ec02ecd219/fir_core_ca4788c83c/delay/srl_delay.synth_reg_srl_inst                       
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_1_ec02ecd219/fir_core_ca4788c83c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                               |
| +++++fir_tap_2_09bcd6958c                                     |           | 0/2           | 0/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_2_09bcd6958c                                                                              
                                                                                                                                                               |
| ++++++fir_coef_6e0a8ec5ec                                     |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_2_09bcd6958c/fir_coef_6e0a8ec5ec                                                          
                                                                                                                                                               |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_2_09bcd6958c/fir_coef_6e0a8ec5ec/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_2_09bcd6958c/fir_coef_6e0a8ec5ec/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_2_09bcd6958c/fir_coef_6e0a8ec5ec/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| ++++++fir_core_163ba41dfd                                     |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_2_09bcd6958c/fir_core_163ba41dfd                                                          
                                                                                                                                                               |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_2_09bcd6958c/fir_core_163ba41dfd/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_2_09bcd6958c/fir_core_163ba41dfd/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_2_09bcd6958c/fir_core_163ba41dfd/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++fir_tap_3_464a2a0b54                                     |           | 0/2           | 0/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_3_464a2a0b54                                                                              
                                                                                                                                                               |
| ++++++fir_coef_6e0a8ec5ec                                     |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_3_464a2a0b54/fir_coef_6e0a8ec5ec                                                          
                                                                                                                                                               |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_3_464a2a0b54/fir_coef_6e0a8ec5ec/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_3_464a2a0b54/fir_coef_6e0a8ec5ec/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_3_464a2a0b54/fir_coef_6e0a8ec5ec/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| ++++++fir_core_163ba41dfd                                     |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_3_464a2a0b54/fir_core_163ba41dfd                                                          
                                                                                                                                                               |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_3_464a2a0b54/fir_core_163ba41dfd/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_3_464a2a0b54/fir_core_163ba41dfd/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_3_464a2a0b54/fir_core_163ba41dfd/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++fir_tap_4_62a089b117                                     |           | 0/2           | 0/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_4_62a089b117                                                                              
                                                                                                                                                               |
| ++++++fir_coef_6e0a8ec5ec                                     |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_4_62a089b117/fir_coef_6e0a8ec5ec                                                          
                                                                                                                                                               |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_4_62a089b117/fir_coef_6e0a8ec5ec/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_4_62a089b117/fir_coef_6e0a8ec5ec/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_4_62a089b117/fir_coef_6e0a8ec5ec/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| ++++++fir_core_163ba41dfd                                     |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_4_62a089b117/fir_core_163ba41dfd                                                          
                                                                                                                                                               |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_4_62a089b117/fir_core_163ba41dfd/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_4_62a089b117/fir_core_163ba41dfd/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_4_62a089b117/fir_core_163ba41dfd/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++fir_tap_5_74a38d9114                                     |           | 0/2           | 0/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_5_74a38d9114                                                                              
                                                                                                                                                               |
| ++++++fir_coef_6e0a8ec5ec                                     |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_5_74a38d9114/fir_coef_6e0a8ec5ec                                                          
                                                                                                                                                               |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_5_74a38d9114/fir_coef_6e0a8ec5ec/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_5_74a38d9114/fir_coef_6e0a8ec5ec/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_5_74a38d9114/fir_coef_6e0a8ec5ec/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| ++++++fir_core_163ba41dfd                                     |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_5_74a38d9114/fir_core_163ba41dfd                                                          
                                                                                                                                                               |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_5_74a38d9114/fir_core_163ba41dfd/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_5_74a38d9114/fir_core_163ba41dfd/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_5_74a38d9114/fir_core_163ba41dfd/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++fir_tap_6_af2fdeb013                                     |           | 0/2           | 0/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_6_af2fdeb013                                                                              
                                                                                                                                                               |
| ++++++fir_coef_6e0a8ec5ec                                     |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_6_af2fdeb013/fir_coef_6e0a8ec5ec                                                          
                                                                                                                                                               |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_6_af2fdeb013/fir_coef_6e0a8ec5ec/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_6_af2fdeb013/fir_coef_6e0a8ec5ec/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_6_af2fdeb013/fir_coef_6e0a8ec5ec/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| ++++++fir_core_163ba41dfd                                     |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_6_af2fdeb013/fir_core_163ba41dfd                                                          
                                                                                                                                                               |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_6_af2fdeb013/fir_core_163ba41dfd/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_6_af2fdeb013/fir_core_163ba41dfd/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_6_af2fdeb013/fir_core_163ba41dfd/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| ++++fir_5_a92b00fed6                                          |           | 0/293         | 0/582         | 0/315         | 0/155         | 0/6       | 0/12    | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6                                                                                                   
                                                                                                                                                               |
| +++++fir_quantize_b762b10f40                                  |           | 0/22          | 0/35          | 0/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40                                                                           
                                                                                                                                                               |
| ++++++quantize_im                                             |           | 0/7           | 0/12          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im                                                               
                                                                                                                                                               |
| +++++++convert                                                |           | 1/7           | 0/12          | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert                                                       
                                                                                                                                                               |
| ++++++++latency_fpr.reg_fpr                                   |           | 0/4           | 0/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr                                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 4/4           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e           
                                                                                                                                                               |
| ++++++++latency_lt_4.reg_out                                  |           | 0/1           | 0/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out                                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e          
                                                                                                                                                               |
| ++++++++latency_qr.reg_qr                                     |           | 0/1           | 0/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr                                     
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partial_one.last_srl17e             
                                                                                                                                                               |
| ++++++quantize_re                                             |           | 0/15          | 0/23          | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re                                                               
                                                                                                                                                               |
| +++++++convert                                                |           | 3/15          | 0/23          | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert                                                       
                                                                                                                                                               |
| ++++++++latency_fpr.reg_fpr                                   |           | 0/7           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr                                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 7/7           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e           
                                                                                                                                                               |
| ++++++++latency_lt_4.reg_out                                  |           | 0/2           | 0/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out                                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e          
                                                                                                                                                               |
| ++++++++latency_qr.reg_qr                                     |           | 0/3           | 0/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr                                     
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 3/3           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e             
                                                                                                                                                               |
| +++++fir_tap_1_ee823ccef7                                     |           | 0/15          | 0/30          | 0/9           | 0/5           | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7                                                                              
                                                                                                                                                               |
| ++++++fir_coef_0af9e81caa                                     |           | 0/7           | 0/15          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa                                                          
                                                                                                                                                               |
| +++++++c_gen_bf95befd11                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11                                         
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter                                 
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0            
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2        
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0     
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                       |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                            |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                         |
| ++++++++mem                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem                                     
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0                
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2            
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0         
                                                                                                                                                               |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                       |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                            |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                           |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                    |
| +++++++data_delay                                             |           | 0/2           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/2           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| ++++++fir_core_b2bda55e40                                     |           | 0/8           | 0/15          | 0/8           | 0/5           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40                                                          
                                                                                                                                                               |
| +++++++dout_delay                                             |           | 0/2           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/2           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 4/4           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++mult_add_im_4d48caf85c                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c                                   
                                                                                                                                                               |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++mult_add_re_5e919e6474                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474                                   
                                                                                                                                                               |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++tap_delay_cff57329e0                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0                                     
                                                                                                                                                               |
| ++++++++counter                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter                             
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0        
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2    
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0 
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                        |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                     |
| +++++fir_tap_2_6afbc69baa                                     |           | 0/44          | 0/108         | 0/61          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa                                                                              
                                                                                                                                                               |
| ++++++fir_coef_a48abeed74                                     |           | 0/15          | 0/41          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74                                                          
                                                                                                                                                               |
| +++++++c_gen_ef9f0daf96                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96                                         
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter                                 
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0            
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2        
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0     
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                       |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                            |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                         |
| ++++++++mem                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem                                     
                                                                                                                                                               |
| +++++++++comp1.core_instance1                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1                
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2            
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0         
                                                                                                                                                               |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator                                                                                                                                                       |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                            |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                           |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                    |
| +++++++data_delay                                             |           | 0/2           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/2           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++sum_delay                                              |           | 0/8           | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/8           | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 8/8           | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| ++++++fir_core_041061a131                                     |           | 0/29          | 0/67          | 0/60          | 0/31          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131                                                          
                                                                                                                                                               |
| +++++++dout_delay                                             |           | 0/2           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/2           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 4/4           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++mult_add_im_bcb889fa3c                                 |           | 0/10          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/6           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/6           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 6/6           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++mult_add_re_eb07998a80                                 |           | 0/11          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/7           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/7           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 7/7           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++tap_delay_67ad385707                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707                                     
                                                                                                                                                               |
| ++++++++counter                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter                             
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0        
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2    
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0 
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                        |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                     |
| +++++fir_tap_3_8cdcece030                                     |           | 0/58          | 0/108         | 0/61          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030                                                                              
                                                                                                                                                               |
| ++++++fir_coef_fde0a7d7ec                                     |           | 0/22          | 0/41          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec                                                          
                                                                                                                                                               |
| +++++++c_gen_f5b434272f                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f                                         
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter                                 
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0            
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2        
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0     
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                       |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                            |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                         |
| ++++++++mem                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem                                     
                                                                                                                                                               |
| +++++++++comp2.core_instance2                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2                
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2            
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0         
                                                                                                                                                               |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator                                                                                                                                                       |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                            |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                           |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                    |
| +++++++data_delay                                             |           | 0/2           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/2           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++sum_delay                                              |           | 0/15          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/15          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 15/15         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| ++++++fir_core_b52a29c98d                                     |           | 0/36          | 0/67          | 0/60          | 0/31          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d                                                          
                                                                                                                                                               |
| +++++++dout_delay                                             |           | 0/4           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/4           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 4/4           | 4/4           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++mult_add_im_bcb889fa3c                                 |           | 0/11          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/7           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/7           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 7/7           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++mult_add_re_eb07998a80                                 |           | 0/15          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/11          | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/11          | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 11/11         | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++tap_delay_67ad385707                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707                                     
                                                                                                                                                               |
| ++++++++counter                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter                             
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0        
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2    
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0 
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                        |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                     |
| +++++fir_tap_4_186d409008                                     |           | 0/54          | 0/108         | 0/61          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008                                                                              
                                                                                                                                                               |
| ++++++fir_coef_a9c667a245                                     |           | 0/22          | 0/41          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245                                                          
                                                                                                                                                               |
| +++++++c_gen_cc4b8f0ddf                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf                                         
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter                                 
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0            
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2        
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0     
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                       |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                            |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                         |
| ++++++++mem                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem                                     
                                                                                                                                                               |
| +++++++++comp3.core_instance3                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3                
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2            
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0         
                                                                                                                                                               |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator                                                                                                                                                       |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                            |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                           |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                    |
| +++++++data_delay                                             |           | 0/3           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/3           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 3/3           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++sum_delay                                              |           | 0/14          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/14          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 14/14         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| ++++++fir_core_81e1ec3467                                     |           | 0/32          | 0/67          | 0/60          | 0/31          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467                                                          
                                                                                                                                                               |
| +++++++dout_delay                                             |           | 0/4           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/4           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 4/4           | 4/4           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++mult_add_im_bcb889fa3c                                 |           | 0/10          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/6           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/6           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 6/6           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++mult_add_re_eb07998a80                                 |           | 0/12          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/8           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/8           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 8/8           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++tap_delay_67ad385707                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707                                     
                                                                                                                                                               |
| ++++++++counter                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter                             
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0        
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2    
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0 
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                        |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                     |
| +++++fir_tap_5_29b3d0827f                                     |           | 0/56          | 0/108         | 0/61          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f                                                                              
                                                                                                                                                               |
| ++++++fir_coef_743c550e81                                     |           | 0/21          | 0/41          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81                                                          
                                                                                                                                                               |
| +++++++c_gen_3a38054343                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343                                         
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter                                 
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0            
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2        
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0     
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                       |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                            |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                         |
| ++++++++mem                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem                                     
                                                                                                                                                               |
| +++++++++comp4.core_instance4                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4                
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2            
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0         
                                                                                                                                                               |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator                                                                                                                                                       |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                            |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                           |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                    |
| +++++++data_delay                                             |           | 0/3           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/3           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 3/3           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++sum_delay                                              |           | 0/13          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/13          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 13/13         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| ++++++fir_core_a4d9e3b0b5                                     |           | 0/35          | 0/67          | 0/60          | 0/31          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5                                                          
                                                                                                                                                               |
| +++++++dout_delay                                             |           | 0/3           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/3           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 3/3           | 4/4           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++mult_add_im_bcb889fa3c                                 |           | 0/13          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/9           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/9           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 9/9           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++mult_add_re_eb07998a80                                 |           | 0/13          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/9           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/9           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 9/9           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++tap_delay_67ad385707                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707                                     
                                                                                                                                                               |
| ++++++++counter                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter                             
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0        
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2    
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0 
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                        |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                     |
| +++++fir_tap_6_9bff283805                                     |           | 0/44          | 0/85          | 0/53          | 0/26          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805                                                                              
                                                                                                                                                               |
| ++++++fir_coef_ca7af2f237                                     |           | 0/21          | 0/40          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237                                                          
                                                                                                                                                               |
| +++++++c_gen_c08b0d88a0                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0                                         
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter                                 
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0            
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2        
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0     
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                       |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                            |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                         |
| ++++++++mem                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem                                     
                                                                                                                                                               |
| +++++++++comp5.core_instance5                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5                
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2            
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0         
                                                                                                                                                               |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator                                                                                                                                                       |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                            |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                           |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                    |
| +++++++data_delay                                             |           | 0/2           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/2           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++sum_delay                                              |           | 0/15          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/15          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 15/15         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| ++++++fir_core_44873ab87f                                     |           | 0/23          | 0/45          | 0/52          | 0/26          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f                                                          
                                                                                                                                                               |
| +++++++mult_add_im_80436eedbe                                 |           | 0/10          | 0/19          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 6/6           | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/6           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/6           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 6/6           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++mult_add_re_057a251b3e                                 |           | 0/13          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/9           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/9           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 9/9           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| ++++fir_6_4cccc3f3ed                                          |           | 0/269         | 0/582         | 0/315         | 0/155         | 0/5       | 0/12    | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed                                                                                                   
                                                                                                                                                               |
| +++++fir_quantize_b762b10f40                                  |           | 0/17          | 0/35          | 0/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40                                                                           
                                                                                                                                                               |
| ++++++quantize_im                                             |           | 0/7           | 0/12          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im                                                               
                                                                                                                                                               |
| +++++++convert                                                |           | 2/7           | 0/12          | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert                                                       
                                                                                                                                                               |
| ++++++++latency_fpr.reg_fpr                                   |           | 0/2           | 0/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr                                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e           
                                                                                                                                                               |
| ++++++++latency_lt_4.reg_out                                  |           | 0/1           | 0/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out                                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e          
                                                                                                                                                               |
| ++++++++latency_qr.reg_qr                                     |           | 0/2           | 0/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr                                     
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_qr.reg_qr/partial_one.last_srl17e             
                                                                                                                                                               |
| ++++++quantize_re                                             |           | 0/10          | 0/23          | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re                                                               
                                                                                                                                                               |
| +++++++convert                                                |           | 2/10          | 0/23          | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert                                                       
                                                                                                                                                               |
| ++++++++latency_fpr.reg_fpr                                   |           | 0/4           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr                                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 4/4           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e           
                                                                                                                                                               |
| ++++++++latency_lt_4.reg_out                                  |           | 0/2           | 0/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out                                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e          
                                                                                                                                                               |
| ++++++++latency_qr.reg_qr                                     |           | 0/2           | 0/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr                                     
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_qr.reg_qr/partial_one.last_srl17e             
                                                                                                                                                               |
| +++++fir_tap_1_ee823ccef7                                     |           | 0/16          | 0/30          | 0/9           | 0/5           | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7                                                                              
                                                                                                                                                               |
| ++++++fir_coef_0af9e81caa                                     |           | 0/7           | 0/15          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa                                                          
                                                                                                                                                               |
| +++++++c_gen_bf95befd11                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11                                         
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter                                 
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0            
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2        
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0     
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                       |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                            |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                         |
| +++++++data_delay                                             |           | 0/2           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/2           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| ++++++fir_core_b2bda55e40                                     |           | 0/9           | 0/15          | 0/8           | 0/5           | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40                                                          
                                                                                                                                                               |
| +++++++dout_delay                                             |           | 0/3           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/3           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 3/3           | 4/4           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++mult_add_im_4d48caf85c                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c                                   
                                                                                                                                                               |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_im_4d48caf85c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++mult_add_re_5e919e6474                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474                                   
                                                                                                                                                               |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/mult_add_re_5e919e6474/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++tap_delay_cff57329e0                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0                                     
                                                                                                                                                               |
| ++++++++bram                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram                                
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0           
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2       
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0    
                                                                                                                                                               |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                  |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                       |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                      |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                               |
| ++++++++counter                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter                             
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0        
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2    
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0 
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                        |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                     |
| +++++fir_tap_2_6afbc69baa                                     |           | 0/45          | 0/108         | 0/61          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa                                                                              
                                                                                                                                                               |
| ++++++fir_coef_a48abeed74                                     |           | 0/17          | 0/41          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74                                                          
                                                                                                                                                               |
| +++++++c_gen_ef9f0daf96                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96                                         
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter                                 
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0            
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2        
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0     
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                       |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                            |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                         |
| +++++++data_delay                                             |           | 0/2           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/2           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++sum_delay                                              |           | 0/10          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/10          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 10/10         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| ++++++fir_core_041061a131                                     |           | 0/28          | 0/67          | 0/60          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131                                                          
                                                                                                                                                               |
| +++++++dout_delay                                             |           | 0/1           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 4/4           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++mult_add_im_bcb889fa3c                                 |           | 0/10          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/6           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/6           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 6/6           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++mult_add_re_eb07998a80                                 |           | 0/11          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/7           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/7           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 7/7           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++tap_delay_67ad385707                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707                                     
                                                                                                                                                               |
| ++++++++bram                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram                                
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0           
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2       
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0    
                                                                                                                                                               |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                  |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                       |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                      |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                               |
| ++++++++counter                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter                             
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0        
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2    
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0 
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                        |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                     |
| +++++fir_tap_3_8cdcece030                                     |           | 0/54          | 0/108         | 0/61          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030                                                                              
                                                                                                                                                               |
| ++++++fir_coef_fde0a7d7ec                                     |           | 0/19          | 0/41          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec                                                          
                                                                                                                                                               |
| +++++++c_gen_f5b434272f                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f                                         
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter                                 
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0            
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2        
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0     
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                       |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                            |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                         |
| +++++++data_delay                                             |           | 0/3           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/3           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 3/3           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++sum_delay                                              |           | 0/11          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/11          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 11/11         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| ++++++fir_core_b52a29c98d                                     |           | 0/35          | 0/67          | 0/60          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d                                                          
                                                                                                                                                               |
| +++++++dout_delay                                             |           | 0/3           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/3           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 3/3           | 4/4           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++mult_add_im_bcb889fa3c                                 |           | 0/13          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/9           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/9           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 9/9           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++mult_add_re_eb07998a80                                 |           | 0/13          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/9           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/9           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 9/9           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++tap_delay_67ad385707                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707                                     
                                                                                                                                                               |
| ++++++++bram                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram                                
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0           
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2       
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0    
                                                                                                                                                               |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                  |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                       |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                      |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                               |
| ++++++++counter                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter                             
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0        
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2    
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0 
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                        |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                     |
| +++++fir_tap_4_186d409008                                     |           | 0/51          | 0/108         | 0/61          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008                                                                              
                                                                                                                                                               |
| ++++++fir_coef_a9c667a245                                     |           | 0/14          | 0/41          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245                                                          
                                                                                                                                                               |
| +++++++c_gen_cc4b8f0ddf                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf                                         
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter                                 
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0            
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2        
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0     
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                       |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                            |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                         |
| +++++++data_delay                                             |           | 0/1           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++sum_delay                                              |           | 0/8           | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/8           | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 8/8           | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| ++++++fir_core_81e1ec3467                                     |           | 0/37          | 0/67          | 0/60          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467                                                          
                                                                                                                                                               |
| +++++++dout_delay                                             |           | 0/4           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/4           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 4/4           | 4/4           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++mult_add_im_bcb889fa3c                                 |           | 0/13          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/9           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/9           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 9/9           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++mult_add_re_eb07998a80                                 |           | 0/14          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/10          | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/10          | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 10/10         | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++tap_delay_67ad385707                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707                                     
                                                                                                                                                               |
| ++++++++bram                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram                                
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0           
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2       
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0    
                                                                                                                                                               |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                  |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                       |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                      |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                               |
| ++++++++counter                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter                             
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0        
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2    
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0 
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                        |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                     |
| +++++fir_tap_5_29b3d0827f                                     |           | 0/48          | 0/108         | 0/61          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f                                                                              
                                                                                                                                                               |
| ++++++fir_coef_743c550e81                                     |           | 0/17          | 0/41          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81                                                          
                                                                                                                                                               |
| +++++++c_gen_3a38054343                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343                                         
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter                                 
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0            
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2        
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0     
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                       |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                            |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                         |
| +++++++data_delay                                             |           | 0/2           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/2           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 2/2           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++sum_delay                                              |           | 0/10          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/10          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 10/10         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| ++++++fir_core_a4d9e3b0b5                                     |           | 0/31          | 0/67          | 0/60          | 0/31          | 0/1       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5                                                          
                                                                                                                                                               |
| +++++++dout_delay                                             |           | 0/3           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/3           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 3/3           | 4/4           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/dout_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++mult_add_im_bcb889fa3c                                 |           | 0/12          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/8           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/8           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 8/8           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++mult_add_re_eb07998a80                                 |           | 0/10          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/6           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/6           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 6/6           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++sync_delay                                             |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/sync_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/sync_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++tap_delay_67ad385707                                   |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707                                     
                                                                                                                                                               |
| ++++++++bram                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram                                
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0           
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2       
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0    
                                                                                                                                                               |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator                                                                                                                                                  |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                                       |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                      |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                               |
| ++++++++counter                                               |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter                             
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0        
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2    
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0 
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                        |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                     |
| +++++fir_tap_6_9bff283805                                     |           | 0/38          | 0/85          | 0/53          | 0/26          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805                                                                              
                                                                                                                                                               |
| ++++++fir_coef_ca7af2f237                                     |           | 0/15          | 0/40          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237                                                          
                                                                                                                                                               |
| +++++++c_gen_c08b0d88a0                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0                                         
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter                                 
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0            
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2        
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0     
                                                                                                                                                               |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                                       |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                            |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                   |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                              |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                            |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                         |
| +++++++data_delay                                             |           | 0/1           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay                                               
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst                  
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/data_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                          |
| +++++++sum_delay                                              |           | 0/10          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay                                                
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/10          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst                   
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 10/10         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/sum_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                           |
| ++++++fir_core_44873ab87f                                     |           | 0/23          | 0/45          | 0/52          | 0/26          | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f                                                          
                                                                                                                                                               |
| +++++++mult_add_im_80436eedbe                                 |           | 0/13          | 0/19          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 6/6           | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/9           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/9           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 9/9           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| +++++++mult_add_re_057a251b3e                                 |           | 0/10          | 0/26          | 0/26          | 0/13          | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e                                   
                                                                                                                                                               |
| ++++++++add                                                   |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add                               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/6           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay                             
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/6           | 0/13          | 0/13          | 0/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst
                                                                                                                                                               |
| ++++++++++partial_one.last_srl17e                             |           | 6/6           | 13/13         | 13/13         | 13/13         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                        |
| ++++++++mult                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult                              
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0         
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0/BU2     
                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0/BU2/U0  
                                                                                                                                                               |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model                                                                                                                                            |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/mult/comp0.core_instance0/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                   |
| ++++posedge_9ebe2ce144                                        |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/posedge_9ebe2ce144                                                                                                 
                                                                                                                                                               |
| +++++delay                                                    |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/posedge_9ebe2ce144/delay                                                                                           
                                                                                                                                                               |
| ++++++srl_delay.synth_reg_srl_inst                            |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/posedge_9ebe2ce144/delay/srl_delay.synth_reg_srl_inst                                                              
                                                                                                                                                               |
| +++++++partial_one.last_srl17e                                |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/posedge_9ebe2ce144/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                      
                                                                                                                                                               |
| +++++logical                                                  |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/posedge_9ebe2ce144/logical                                                                                         
                                                                                                                                                               |
| ++++pulse_ext1_53273fddd4                                     |           | 0/11          | 0/26          | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4                                                                                              
                                                                                                                                                               |
| +++++counter3                                                 |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3                                                                                     
                                                                                                                                                               |
| ++++++comp0.core_instance0                                    |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0                                                                
                                                                                                                                                               |
| +++++++BU2                                                    |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2                                                            
                                                                                                                                                               |
| ++++++++U0                                                    |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0                                                         
                                                                                                                                                               |
| +++++++++i_baseblox.i_baseblox_counter                        |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                           
                                                                                                                                                               |
| ++++++++++the_addsub                                          |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                
                                                                                                                                                               |
| +++++++++++no_pipelining.the_addsub                           |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                                       |
| ++++++++++++i_lut6.i_lut6_addsub                              |           | 1/8           | 0/25          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                                  |
| +++++++++++++i_q.i_simple.qreg                                |           | 0/7           | 0/25          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                                |
| ++++++++++++++fd                                              |           | 7/7           | 25/25         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                             |
| +++++posedge_5092b87e87                                       |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/posedge_5092b87e87                                                                           
                                                                                                                                                               |
| ++++++delay                                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/posedge_5092b87e87/delay                                                                     
                                                                                                                                                               |
| +++++++srl_delay.synth_reg_srl_inst                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/posedge_5092b87e87/delay/srl_delay.synth_reg_srl_inst                                        
                                                                                                                                                               |
| ++++++++partial_one.last_srl17e                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/posedge_5092b87e87/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                
                                                                                                                                                               |
| ++++++logical                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/posedge_5092b87e87/logical                                                                   
                                                                                                                                                               |
| +++++relational5                                              |           | 1/1           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext1_53273fddd4/relational5                                                                                  
                                                                                                                                                               |
| ++++pulse_ext2_2bbdd5fd0e                                     |           | 0/11          | 0/26          | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e                                                                                              
                                                                                                                                                               |
| +++++counter3                                                 |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3                                                                                     
                                                                                                                                                               |
| ++++++comp0.core_instance0                                    |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0                                                                
                                                                                                                                                               |
| +++++++BU2                                                    |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2                                                            
                                                                                                                                                               |
| ++++++++U0                                                    |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0                                                         
                                                                                                                                                               |
| +++++++++i_baseblox.i_baseblox_counter                        |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter                           
                                                                                                                                                               |
| ++++++++++the_addsub                                          |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                
                                                                                                                                                               |
| +++++++++++no_pipelining.the_addsub                           |           | 0/8           | 0/25          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                                       |
| ++++++++++++i_lut6.i_lut6_addsub                              |           | 1/8           | 0/25          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                                  |
| +++++++++++++i_q.i_simple.qreg                                |           | 0/7           | 0/25          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                                |
| ++++++++++++++fd                                              |           | 7/7           | 25/25         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                             |
| +++++posedge_5092b87e87                                       |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/posedge_5092b87e87                                                                           
                                                                                                                                                               |
| ++++++delay                                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/posedge_5092b87e87/delay                                                                     
                                                                                                                                                               |
| +++++++srl_delay.synth_reg_srl_inst                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/posedge_5092b87e87/delay/srl_delay.synth_reg_srl_inst                                        
                                                                                                                                                               |
| ++++++++partial_one.last_srl17e                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/posedge_5092b87e87/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                
                                                                                                                                                               |
| ++++++logical                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/posedge_5092b87e87/logical                                                                   
                                                                                                                                                               |
| +++++relational5                                              |           | 1/1           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/relational5                                                                                  
                                                                                                                                                               |
| ++++r4_dit_fft_f719008c45                                     |           | 0/2229        | 0/5029        | 0/3334        | 0/688         | 0/11      | 0/36    | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45                                                                                              
                                                                                                                                                               |
| +++++r4_dit_stage_1_280c7c258f                                |           | 0/223         | 0/366         | 0/294         | 0/78          | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f                                                                    
                                                                                                                                                               |
| ++++++quadplex_commutator_d4e6378bb1                          |           | 0/180         | 0/264         | 0/186         | 0/78          | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1                                     
                                                                                                                                                               |
| +++++++biplex_commutator_01_d94d0f5a44                        |           | 0/22          | 0/45          | 0/27          | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44     
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/counter                                                                                                                                                             |
| +++++++++comp1.core_instance1                                 |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/counter/comp1.core_instance1                                                                                                                                        |
| ++++++++++BU2                                                 |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/counter/comp1.core_instance1/BU2                                                                                                                                    |
| +++++++++++U0                                                 |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/counter/comp1.core_instance1/BU2/U0                                                                                                                                 |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| +++++++++++++++++fd                                           |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++++++delay_b_3753017bc5                                    |           | 0/4           | 0/8           | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5                                                                                                                                                  |
| +++++++++bram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram                                                                                                                                             |
| ++++++++++comp1.core_instance1                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1                                                                                                                        |
| +++++++++++BU2                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2                                                                                                                    |
| ++++++++++++U0                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/U0                                                                                                                 |
| +++++++++++++blk_mem_generator                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/U0/blk_mem_generator                                                                                               |
| ++++++++++++++valid.cstr                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr                                                                                    |
| +++++++++++++++ramloop[0].ram.r                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                   |
| ++++++++++++++++v5.ram                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                            |
| +++++++++counter                                              |           | 1/4           | 0/8           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/counter                                                                                                                                          |
| ++++++++++comp2.core_instance2                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/counter/comp2.core_instance2                                                                                                                     |
| +++++++++++BU2                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/counter/comp2.core_instance2/BU2                                                                                                                 |
| ++++++++++++U0                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/counter/comp2.core_instance2/BU2/U0                                                                                                              |
| +++++++++++++i_baseblox.i_baseblox_counter                    |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                                |
| ++++++++++++++the_addsub                                      |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                     |
| +++++++++++++++no_pipelining.the_addsub                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                            |
| ++++++++++++++++i_lut6.i_lut6_addsub                          |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                       |
| +++++++++++++++++i_q.i_simple.qreg                            |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg     |
| ++++++++++++++++++fd                                          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_b_3753017bc5/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd  |
| ++++++++delay_lo_1204181b0a                                   |           | 0/4           | 0/8           | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a                                                                                                                                                 |
| +++++++++bram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram                                                                                                                                            |
| ++++++++++comp1.core_instance1                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1                                                                                                                       |
| +++++++++++BU2                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2                                                                                                                   |
| ++++++++++++U0                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0                                                                                                                |
| +++++++++++++blk_mem_generator                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0/blk_mem_generator                                                                                              |
| ++++++++++++++valid.cstr                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr                                                                                   |
| +++++++++++++++ramloop[0].ram.r                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                  |
| ++++++++++++++++v5.ram                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                           |
| +++++++++counter                                              |           | 1/4           | 0/8           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/counter                                                                                                                                         |
| ++++++++++comp2.core_instance2                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/counter/comp2.core_instance2                                                                                                                    |
| +++++++++++BU2                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/counter/comp2.core_instance2/BU2                                                                                                                |
| ++++++++++++U0                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/counter/comp2.core_instance2/BU2/U0                                                                                                             |
| +++++++++++++i_baseblox.i_baseblox_counter                    |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                               |
| ++++++++++++++the_addsub                                      |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                    |
| +++++++++++++++no_pipelining.the_addsub                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                           |
| ++++++++++++++++i_lut6.i_lut6_addsub                          |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                      |
| +++++++++++++++++i_q.i_simple.qreg                            |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg    |
| ++++++++++++++++++fd                                          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd |
| ++++++++mux                                                   |           | 4/4           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/mux 
                                                                                                                                                               |
| ++++++++mux1                                                  |           | 6/6           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/mux1
                                                                                                                                                               |
| +++++++biplex_commutator_23_b69fa550ff                        |           | 0/41          | 0/61          | 0/43          | 0/16          | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff     
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/counter                                                                                                                                                             |
| +++++++++comp1.core_instance1                                 |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/counter/comp1.core_instance1                                                                                                                                        |
| ++++++++++BU2                                                 |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/counter/comp1.core_instance1/BU2                                                                                                                                    |
| +++++++++++U0                                                 |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/counter/comp1.core_instance1/BU2/U0                                                                                                                                 |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| +++++++++++++++++fd                                           |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/counter/comp1.core_instance1/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++++++delay                                                 |           | 0/16          | 0/16          | 0/16          | 0/16          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/16          | 0/16          | 0/16          | 0/16          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst                                                                                                                                  |
| ++++++++++complete_ones.srl17e_array[0].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[10].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[10].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[11].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[11].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[12].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[12].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[13].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[13].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[14].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[14].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[1].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[2].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[3].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[4].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[5].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[6].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[7].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[7].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[8].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[8].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[9].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[9].delay_comp                                                                                         |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                          |
| ++++++++delay_b_09b7b06962                                    |           | 0/4           | 0/8           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962                                                                                                                                                  |
| +++++++++counter                                              |           | 1/4           | 0/8           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/counter                                                                                                                                          |
| ++++++++++comp2.core_instance2                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/counter/comp2.core_instance2                                                                                                                     |
| +++++++++++BU2                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/counter/comp2.core_instance2/BU2                                                                                                                 |
| ++++++++++++U0                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/counter/comp2.core_instance2/BU2/U0                                                                                                              |
| +++++++++++++i_baseblox.i_baseblox_counter                    |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                                |
| ++++++++++++++the_addsub                                      |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                     |
| +++++++++++++++no_pipelining.the_addsub                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                            |
| ++++++++++++++++i_lut6.i_lut6_addsub                          |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                       |
| +++++++++++++++++i_q.i_simple.qreg                            |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg     |
| ++++++++++++++++++fd                                          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_b_09b7b06962/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd  |
| ++++++++delay_lo_c8b09e2063                                   |           | 0/4           | 0/8           | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063                                                                                                                                                 |
| +++++++++bram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram                                                                                                                                            |
| ++++++++++comp1.core_instance1                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1                                                                                                                       |
| +++++++++++BU2                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2                                                                                                                   |
| ++++++++++++U0                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/U0                                                                                                                |
| +++++++++++++blk_mem_generator                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/U0/blk_mem_generator                                                                                              |
| ++++++++++++++valid.cstr                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr                                                                                   |
| +++++++++++++++ramloop[0].ram.r                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                  |
| ++++++++++++++++v5.ram                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                           |
| +++++++++counter                                              |           | 1/4           | 0/8           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/counter                                                                                                                                         |
| ++++++++++comp2.core_instance2                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/counter/comp2.core_instance2                                                                                                                    |
| +++++++++++BU2                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/counter/comp2.core_instance2/BU2                                                                                                                |
| ++++++++++++U0                                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/counter/comp2.core_instance2/BU2/U0                                                                                                             |
| +++++++++++++i_baseblox.i_baseblox_counter                    |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                               |
| ++++++++++++++the_addsub                                      |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                    |
| +++++++++++++++no_pipelining.the_addsub                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                           |
| ++++++++++++++++i_lut6.i_lut6_addsub                          |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                      |
| +++++++++++++++++i_q.i_simple.qreg                            |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg    |
| ++++++++++++++++++fd                                          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/delay_lo_c8b09e2063/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd |
| ++++++++mux                                                   |           | 7/7           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/mux 
                                                                                                                                                               |
| ++++++++mux1                                                  |           | 6/6           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_23_b69fa550ff/mux1
                                                                                                                                                               |
| +++++++biplex_commutator_ac_54dd4bc092                        |           | 0/59          | 0/79          | 0/58          | 0/31          | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092     
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/counter                                                                                                                                                             |
| +++++++++comp2.core_instance2                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/counter/comp2.core_instance2                                                                                                                                        |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/counter/comp2.core_instance2/BU2                                                                                                                                    |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/counter/comp2.core_instance2/BU2/U0                                                                                                                                 |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++++++delay                                                 |           | 0/31          | 0/31          | 0/31          | 0/31          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/31          | 0/31          | 0/31          | 0/31          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst                                                                                                                                  |
| ++++++++++complete_ones.srl17e_array[0].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[10].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[10].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[11].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[11].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[12].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[12].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[13].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[13].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[14].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[14].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[15].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[15].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[16].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[16].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[17].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[17].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[18].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[18].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[19].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[19].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[1].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[20].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[20].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[21].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[21].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[22].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[22].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[23].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[23].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[24].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[24].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[25].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[25].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[26].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[26].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[27].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[27].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[28].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[28].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[29].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[29].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[2].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[3].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[4].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[5].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[6].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[7].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[7].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[8].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[8].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[9].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[9].delay_comp                                                                                         |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                          |
| ++++++++delay_b_b883cd2ae1                                    |           | 0/5           | 0/9           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1                                                                                                                                                  |
| +++++++++counter                                              |           | 1/5           | 0/9           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter                                                                                                                                          |
| ++++++++++comp3.core_instance3                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter/comp3.core_instance3                                                                                                                     |
| +++++++++++BU2                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2                                                                                                                 |
| ++++++++++++U0                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0                                                                                                              |
| +++++++++++++i_baseblox.i_baseblox_counter                    |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter                                                                                |
| ++++++++++++++the_addsub                                      |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                     |
| +++++++++++++++no_pipelining.the_addsub                       |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                            |
| ++++++++++++++++i_lut6.i_lut6_addsub                          |           | 1/4           | 0/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                       |
| +++++++++++++++++i_q.i_simple.qreg                            |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg     |
| ++++++++++++++++++fd                                          |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd  |
| ++++++++delay_lo_2023198553                                   |           | 0/5           | 0/9           | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553                                                                                                                                                 |
| +++++++++bram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram                                                                                                                                            |
| ++++++++++comp2.core_instance2                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2                                                                                                                       |
| +++++++++++BU2                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2                                                                                                                   |
| ++++++++++++U0                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0                                                                                                                |
| +++++++++++++blk_mem_generator                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator                                                                                              |
| ++++++++++++++valid.cstr                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr                                                                                   |
| +++++++++++++++ramloop[0].ram.r                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                  |
| ++++++++++++++++v5.ram                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/bram/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                           |
| +++++++++counter                                              |           | 1/5           | 0/9           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/counter                                                                                                                                         |
| ++++++++++comp3.core_instance3                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/counter/comp3.core_instance3                                                                                                                    |
| +++++++++++BU2                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/counter/comp3.core_instance3/BU2                                                                                                                |
| ++++++++++++U0                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0                                                                                                             |
| +++++++++++++i_baseblox.i_baseblox_counter                    |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter                                                                               |
| ++++++++++++++the_addsub                                      |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                    |
| +++++++++++++++no_pipelining.the_addsub                       |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                           |
| ++++++++++++++++i_lut6.i_lut6_addsub                          |           | 1/4           | 0/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                      |
| +++++++++++++++++i_q.i_simple.qreg                            |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg    |
| ++++++++++++++++++fd                                          |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd |
| ++++++++mux                                                   |           | 8/8           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/mux 
                                                                                                                                                               |
| ++++++++mux1                                                  |           | 6/6           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_ac_54dd4bc092/mux1
                                                                                                                                                               |
| +++++++biplex_commutator_bd_090119e08c                        |           | 0/58          | 0/79          | 0/58          | 0/31          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c     
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/counter                                                                                                                                                             |
| +++++++++comp2.core_instance2                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/counter/comp2.core_instance2                                                                                                                                        |
| ++++++++++BU2                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/counter/comp2.core_instance2/BU2                                                                                                                                    |
| +++++++++++U0                                                 |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/counter/comp2.core_instance2/BU2/U0                                                                                                                                 |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| +++++++++++++++++fd                                           |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/counter/comp2.core_instance2/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++++++delay                                                 |           | 0/31          | 0/31          | 0/31          | 0/31          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/31          | 0/31          | 0/31          | 0/31          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst                                                                                                                                  |
| ++++++++++complete_ones.srl17e_array[0].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[10].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[10].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[11].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[11].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[12].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[12].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[13].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[13].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[14].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[14].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[15].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[15].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[16].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[16].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[17].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[17].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[18].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[18].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[19].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[19].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[1].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[20].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[20].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[21].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[21].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[22].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[22].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[23].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[23].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[24].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[24].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[25].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[25].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[26].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[26].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[27].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[27].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[28].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[28].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[29].delay_comp           |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[29].delay_comp                                                                                        |
| ++++++++++complete_ones.srl17e_array[2].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[3].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[4].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[5].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[6].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[7].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[7].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[8].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[8].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[9].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[9].delay_comp                                                                                         |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                          |
| ++++++++delay_b_b883cd2ae1                                    |           | 0/5           | 0/9           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1                                                                                                                                                  |
| +++++++++counter                                              |           | 1/5           | 0/9           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter                                                                                                                                          |
| ++++++++++comp3.core_instance3                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter/comp3.core_instance3                                                                                                                     |
| +++++++++++BU2                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2                                                                                                                 |
| ++++++++++++U0                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0                                                                                                              |
| +++++++++++++i_baseblox.i_baseblox_counter                    |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter                                                                                |
| ++++++++++++++the_addsub                                      |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                     |
| +++++++++++++++no_pipelining.the_addsub                       |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                            |
| ++++++++++++++++i_lut6.i_lut6_addsub                          |           | 1/4           | 0/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                       |
| +++++++++++++++++i_q.i_simple.qreg                            |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg     |
| ++++++++++++++++++fd                                          |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_b_b883cd2ae1/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd  |
| ++++++++delay_lo_2023198553                                   |           | 0/5           | 0/9           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553                                                                                                                                                 |
| +++++++++counter                                              |           | 1/5           | 0/9           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/counter                                                                                                                                         |
| ++++++++++comp3.core_instance3                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/counter/comp3.core_instance3                                                                                                                    |
| +++++++++++BU2                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/counter/comp3.core_instance3/BU2                                                                                                                |
| ++++++++++++U0                                                |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0                                                                                                             |
| +++++++++++++i_baseblox.i_baseblox_counter                    |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter                                                                               |
| ++++++++++++++the_addsub                                      |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                    |
| +++++++++++++++no_pipelining.the_addsub                       |           | 0/4           | 0/9           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                           |
| ++++++++++++++++i_lut6.i_lut6_addsub                          |           | 1/4           | 0/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                      |
| +++++++++++++++++i_q.i_simple.qreg                            |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg    |
| ++++++++++++++++++fd                                          |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/delay_lo_2023198553/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd |
| ++++++++mux                                                   |           | 7/7           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/mux 
                                                                                                                                                               |
| ++++++++mux1                                                  |           | 6/6           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_bd_090119e08c/mux1
                                                                                                                                                               |
| ++++++r4_butterfly_72033f4f93                                 |           | 0/43          | 0/102         | 0/108         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93                                            
                                                                                                                                                               |
| +++++++butterfly0_aff70b2e29                                  |           | 0/15          | 0/22          | 0/26          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29                      
                                                                                                                                                               |
| ++++++++add_im                                                |           | 4/4           | 6/6           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/add_im               
                                                                                                                                                               |
| ++++++++add_re                                                |           | 4/4           | 6/6           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/add_re               
                                                                                                                                                               |
| ++++++++sub_im                                                |           | 3/3           | 5/5           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_im               
                                                                                                                                                               |
| ++++++++sub_re                                                |           | 4/4           | 5/5           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_re               
                                                                                                                                                               |
| +++++++butterfly1_1f08db8b49                                  |           | 0/11          | 0/23          | 0/26          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49                      
                                                                                                                                                               |
| ++++++++add_im                                                |           | 2/2           | 6/6           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/add_im               
                                                                                                                                                               |
| ++++++++add_re                                                |           | 3/3           | 6/6           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/add_re               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/delay                
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                   |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                           |
| ++++++++sub_im                                                |           | 2/2           | 5/5           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/sub_im               
                                                                                                                                                               |
| ++++++++sub_re                                                |           | 3/3           | 5/5           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/sub_re               
                                                                                                                                                               |
| +++++++butterfly2_c160579bda                                  |           | 0/8           | 0/28          | 0/28          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda                      
                                                                                                                                                               |
| ++++++++add_im                                                |           | 2/2           | 7/7           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/add_im               
                                                                                                                                                               |
| ++++++++add_re                                                |           | 2/2           | 7/7           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/add_re               
                                                                                                                                                               |
| ++++++++sub_im                                                |           | 2/2           | 7/7           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/sub_im               
                                                                                                                                                               |
| ++++++++sub_re                                                |           | 2/2           | 7/7           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly2_c160579bda/sub_re               
                                                                                                                                                               |
| +++++++butterfly3j_271a801ff3                                 |           | 0/9           | 0/29          | 0/28          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3                     
                                                                                                                                                               |
| ++++++++add_im                                                |           | 2/2           | 7/7           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/add_im              
                                                                                                                                                               |
| ++++++++add_re                                                |           | 2/2           | 7/7           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/add_re              
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/delay               
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                  |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                          |
| ++++++++sub_im                                                |           | 2/2           | 7/7           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/sub_im              
                                                                                                                                                               |
| ++++++++sub_re                                                |           | 2/2           | 7/7           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly3j_271a801ff3/sub_re              
                                                                                                                                                               |
| +++++r4_dit_stage_2_324a1afc8b                                |           | 0/372         | 0/856         | 0/548         | 0/35          | 0/4       | 0/9     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b                                                                    
                                                                                                                                                               |
| ++++++quadplex_commutator_f55e98f9e3                          |           | 0/113         | 0/214         | 0/156         | 0/20          | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3                                     
                                                                                                                                                               |
| +++++++biplex_commutator_01_d9d6a6b3e7                        |           | 0/24          | 0/47          | 0/33          | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7     
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/counter                                                                                                                                                             |
| +++++++++comp3.core_instance3                                 |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/counter/comp3.core_instance3                                                                                                                                        |
| ++++++++++BU2                                                 |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/counter/comp3.core_instance3/BU2                                                                                                                                    |
| +++++++++++U0                                                 |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/counter/comp3.core_instance3/BU2/U0                                                                                                                                 |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/3           | 0/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/2           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| +++++++++++++++++fd                                           |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++++++delay_b_2b6a1841aa                                    |           | 0/4           | 0/6           | 0/2           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa                                                                                                                                                  |
| +++++++++bram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram                                                                                                                                             |
| ++++++++++comp3.core_instance3                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3                                                                                                                        |
| +++++++++++BU2                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2                                                                                                                    |
| ++++++++++++U0                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/U0                                                                                                                 |
| +++++++++++++blk_mem_generator                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/U0/blk_mem_generator                                                                                               |
| ++++++++++++++valid.cstr                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr                                                                                    |
| +++++++++++++++ramloop[0].ram.r                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                   |
| ++++++++++++++++v5.ram                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                            |
| +++++++++counter                                              |           | 1/4           | 0/6           | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/counter                                                                                                                                          |
| ++++++++++comp4.core_instance4                                |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/counter/comp4.core_instance4                                                                                                                     |
| +++++++++++BU2                                                |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/counter/comp4.core_instance4/BU2                                                                                                                 |
| ++++++++++++U0                                                |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/counter/comp4.core_instance4/BU2/U0                                                                                                              |
| +++++++++++++i_baseblox.i_baseblox_counter                    |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                                |
| ++++++++++++++the_addsub                                      |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                     |
| +++++++++++++++no_pipelining.the_addsub                       |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                            |
| ++++++++++++++++i_lut6.i_lut6_addsub                          |           | 1/3           | 0/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                       |
| +++++++++++++++++i_q.i_simple.qreg                            |           | 0/2           | 0/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg     |
| ++++++++++++++++++fd                                          |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_b_2b6a1841aa/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd  |
| ++++++++delay_lo_94a6985a9c                                   |           | 0/4           | 0/6           | 0/2           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c                                                                                                                                                 |
| +++++++++bram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram                                                                                                                                            |
| ++++++++++comp3.core_instance3                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3                                                                                                                       |
| +++++++++++BU2                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2                                                                                                                   |
| ++++++++++++U0                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/U0                                                                                                                |
| +++++++++++++blk_mem_generator                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/U0/blk_mem_generator                                                                                              |
| ++++++++++++++valid.cstr                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr                                                                                   |
| +++++++++++++++ramloop[0].ram.r                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                  |
| ++++++++++++++++v5.ram                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                           |
| +++++++++counter                                              |           | 1/4           | 0/6           | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/counter                                                                                                                                         |
| ++++++++++comp4.core_instance4                                |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/counter/comp4.core_instance4                                                                                                                    |
| +++++++++++BU2                                                |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/counter/comp4.core_instance4/BU2                                                                                                                |
| ++++++++++++U0                                                |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/counter/comp4.core_instance4/BU2/U0                                                                                                             |
| +++++++++++++i_baseblox.i_baseblox_counter                    |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                               |
| ++++++++++++++the_addsub                                      |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                    |
| +++++++++++++++no_pipelining.the_addsub                       |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                           |
| ++++++++++++++++i_lut6.i_lut6_addsub                          |           | 1/3           | 0/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                      |
| +++++++++++++++++i_q.i_simple.qreg                            |           | 0/2           | 0/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg    |
| ++++++++++++++++++fd                                          |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/delay_lo_94a6985a9c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd |
| ++++++++mux                                                   |           | 8/8           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux 
                                                                                                                                                               |
| ++++++++mux1                                                  |           | 5/5           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_01_d9d6a6b3e7/mux1
                                                                                                                                                               |
| +++++++biplex_commutator_23_7fb7fc50cf                        |           | 0/24          | 0/51          | 0/37          | 0/4           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf     
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/counter                                                                                                                                                             |
| +++++++++comp3.core_instance3                                 |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/counter/comp3.core_instance3                                                                                                                                        |
| ++++++++++BU2                                                 |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/counter/comp3.core_instance3/BU2                                                                                                                                    |
| +++++++++++U0                                                 |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/counter/comp3.core_instance3/BU2/U0                                                                                                                                 |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/3           | 0/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/2           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| +++++++++++++++++fd                                           |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/counter/comp3.core_instance3/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++++++delay                                                 |           | 0/4           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/4           | 0/4           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay/srl_delay.synth_reg_srl_inst                                                                                                                                  |
| ++++++++++complete_ones.srl17e_array[0].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[1].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[2].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp                                                                                         |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                          |
| ++++++++delay_b_54492256c4                                    |           | 0/4           | 0/6           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4                                                                                                                                                  |
| +++++++++counter                                              |           | 1/4           | 0/6           | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/counter                                                                                                                                          |
| ++++++++++comp4.core_instance4                                |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/counter/comp4.core_instance4                                                                                                                     |
| +++++++++++BU2                                                |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/counter/comp4.core_instance4/BU2                                                                                                                 |
| ++++++++++++U0                                                |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/counter/comp4.core_instance4/BU2/U0                                                                                                              |
| +++++++++++++i_baseblox.i_baseblox_counter                    |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                                |
| ++++++++++++++the_addsub                                      |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                     |
| +++++++++++++++no_pipelining.the_addsub                       |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                            |
| ++++++++++++++++i_lut6.i_lut6_addsub                          |           | 1/3           | 0/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                       |
| +++++++++++++++++i_q.i_simple.qreg                            |           | 0/2           | 0/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg     |
| ++++++++++++++++++fd                                          |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_b_54492256c4/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd  |
| ++++++++delay_lo_2b4d0bed19                                   |           | 0/4           | 0/6           | 0/2           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19                                                                                                                                                 |
| +++++++++bram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram                                                                                                                                            |
| ++++++++++comp3.core_instance3                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3                                                                                                                       |
| +++++++++++BU2                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2                                                                                                                   |
| ++++++++++++U0                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/U0                                                                                                                |
| +++++++++++++blk_mem_generator                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/U0/blk_mem_generator                                                                                              |
| ++++++++++++++valid.cstr                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr                                                                                   |
| +++++++++++++++ramloop[0].ram.r                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                  |
| ++++++++++++++++v5.ram                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/bram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                           |
| +++++++++counter                                              |           | 1/4           | 0/6           | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/counter                                                                                                                                         |
| ++++++++++comp4.core_instance4                                |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/counter/comp4.core_instance4                                                                                                                    |
| +++++++++++BU2                                                |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/counter/comp4.core_instance4/BU2                                                                                                                |
| ++++++++++++U0                                                |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/counter/comp4.core_instance4/BU2/U0                                                                                                             |
| +++++++++++++i_baseblox.i_baseblox_counter                    |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                               |
| ++++++++++++++the_addsub                                      |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                    |
| +++++++++++++++no_pipelining.the_addsub                       |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                           |
| ++++++++++++++++i_lut6.i_lut6_addsub                          |           | 1/3           | 0/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                      |
| +++++++++++++++++i_q.i_simple.qreg                            |           | 0/2           | 0/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg    |
| ++++++++++++++++++fd                                          |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/delay_lo_2b4d0bed19/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd |
| ++++++++mux                                                   |           | 5/5           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux 
                                                                                                                                                               |
| ++++++++mux1                                                  |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_23_7fb7fc50cf/mux1
                                                                                                                                                               |
| +++++++biplex_commutator_ac_dfed73a955                        |           | 0/33          | 0/58          | 0/43          | 0/8           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955     
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/counter                                                                                                                                                             |
| +++++++++comp4.core_instance4                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/counter/comp4.core_instance4                                                                                                                                        |
| ++++++++++BU2                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/counter/comp4.core_instance4/BU2                                                                                                                                    |
| +++++++++++U0                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/counter/comp4.core_instance4/BU2/U0                                                                                                                                 |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| +++++++++++++++++fd                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++++++delay                                                 |           | 0/8           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/8           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst                                                                                                                                  |
| ++++++++++complete_ones.srl17e_array[0].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[1].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[2].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[3].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[4].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[5].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[6].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp                                                                                         |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                          |
| ++++++++delay_b_5498b3c6d7                                    |           | 0/4           | 0/7           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7                                                                                                                                                  |
| +++++++++counter                                              |           | 1/4           | 0/7           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/counter                                                                                                                                          |
| ++++++++++comp5.core_instance5                                |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/counter/comp5.core_instance5                                                                                                                     |
| +++++++++++BU2                                                |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2                                                                                                                 |
| ++++++++++++U0                                                |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0                                                                                                              |
| +++++++++++++i_baseblox.i_baseblox_counter                    |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter                                                                                |
| ++++++++++++++the_addsub                                      |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                     |
| +++++++++++++++no_pipelining.the_addsub                       |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                            |
| ++++++++++++++++i_lut6.i_lut6_addsub                          |           | 1/3           | 0/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                       |
| +++++++++++++++++i_q.i_simple.qreg                            |           | 0/2           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg     |
| ++++++++++++++++++fd                                          |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd  |
| ++++++++delay_lo_b2e67a1aa8                                   |           | 0/4           | 0/7           | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8                                                                                                                                                 |
| +++++++++bram                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram                                                                                                                                            |
| ++++++++++comp4.core_instance4                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4                                                                                                                       |
| +++++++++++BU2                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2                                                                                                                   |
| ++++++++++++U0                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0                                                                                                                |
| +++++++++++++blk_mem_generator                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator                                                                                              |
| ++++++++++++++valid.cstr                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr                                                                                   |
| +++++++++++++++ramloop[0].ram.r                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                  |
| ++++++++++++++++v5.ram                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/bram/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                           |
| +++++++++counter                                              |           | 1/4           | 0/7           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/counter                                                                                                                                         |
| ++++++++++comp5.core_instance5                                |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/counter/comp5.core_instance5                                                                                                                    |
| +++++++++++BU2                                                |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2                                                                                                                |
| ++++++++++++U0                                                |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0                                                                                                             |
| +++++++++++++i_baseblox.i_baseblox_counter                    |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter                                                                               |
| ++++++++++++++the_addsub                                      |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                    |
| +++++++++++++++no_pipelining.the_addsub                       |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                           |
| ++++++++++++++++i_lut6.i_lut6_addsub                          |           | 1/3           | 0/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                      |
| +++++++++++++++++i_q.i_simple.qreg                            |           | 0/2           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg    |
| ++++++++++++++++++fd                                          |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd |
| ++++++++mux                                                   |           | 8/8           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux 
                                                                                                                                                               |
| ++++++++mux1                                                  |           | 6/6           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_ac_dfed73a955/mux1
                                                                                                                                                               |
| +++++++biplex_commutator_bd_5d581d9879                        |           | 0/32          | 0/58          | 0/43          | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879     
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/counter                                                                                                                                                             |
| +++++++++comp4.core_instance4                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/counter/comp4.core_instance4                                                                                                                                        |
| ++++++++++BU2                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/counter/comp4.core_instance4/BU2                                                                                                                                    |
| +++++++++++U0                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/counter/comp4.core_instance4/BU2/U0                                                                                                                                 |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| +++++++++++++++++fd                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++++++delay                                                 |           | 0/8           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/8           | 0/8           | 0/8           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst                                                                                                                                  |
| ++++++++++complete_ones.srl17e_array[0].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[1].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[1].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[2].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[2].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[3].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[3].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[4].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[4].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[5].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[5].delay_comp                                                                                         |
| ++++++++++complete_ones.srl17e_array[6].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[6].delay_comp                                                                                         |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                          |
| ++++++++delay_b_5498b3c6d7                                    |           | 0/4           | 0/7           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7                                                                                                                                                  |
| +++++++++counter                                              |           | 1/4           | 0/7           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/counter                                                                                                                                          |
| ++++++++++comp5.core_instance5                                |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/counter/comp5.core_instance5                                                                                                                     |
| +++++++++++BU2                                                |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2                                                                                                                 |
| ++++++++++++U0                                                |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0                                                                                                              |
| +++++++++++++i_baseblox.i_baseblox_counter                    |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter                                                                                |
| ++++++++++++++the_addsub                                      |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                     |
| +++++++++++++++no_pipelining.the_addsub                       |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                            |
| ++++++++++++++++i_lut6.i_lut6_addsub                          |           | 1/3           | 0/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                       |
| +++++++++++++++++i_q.i_simple.qreg                            |           | 0/2           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg     |
| ++++++++++++++++++fd                                          |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_b_5498b3c6d7/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd  |
| ++++++++delay_lo_b2e67a1aa8                                   |           | 0/4           | 0/7           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8                                                                                                                                                 |
| +++++++++counter                                              |           | 1/4           | 0/7           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/counter                                                                                                                                         |
| ++++++++++comp5.core_instance5                                |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/counter/comp5.core_instance5                                                                                                                    |
| +++++++++++BU2                                                |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2                                                                                                                |
| ++++++++++++U0                                                |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0                                                                                                             |
| +++++++++++++i_baseblox.i_baseblox_counter                    |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter                                                                               |
| ++++++++++++++the_addsub                                      |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                    |
| +++++++++++++++no_pipelining.the_addsub                       |           | 0/3           | 0/7           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                           |
| ++++++++++++++++i_lut6.i_lut6_addsub                          |           | 1/3           | 0/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                      |
| +++++++++++++++++i_q.i_simple.qreg                            |           | 0/2           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg    |
| ++++++++++++++++++fd                                          |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/delay_lo_b2e67a1aa8/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd |
| ++++++++mux                                                   |           | 5/5           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux 
                                                                                                                                                               |
| ++++++++mux1                                                  |           | 8/8           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/quadplex_commutator_f55e98f9e3/biplex_commutator_bd_5d581d9879/mux1
                                                                                                                                                               |
| ++++++r4_butterfly_56fdac0b6d                                 |           | 0/42          | 0/138         | 0/136         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d                                            
                                                                                                                                                               |
| +++++++butterfly0_72dac021db                                  |           | 0/8           | 0/32          | 0/32          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db                      
                                                                                                                                                               |
| ++++++++add_im                                                |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/add_im               
                                                                                                                                                               |
| ++++++++add_re                                                |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/add_re               
                                                                                                                                                               |
| ++++++++sub_im                                                |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/sub_im               
                                                                                                                                                               |
| ++++++++sub_re                                                |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly0_72dac021db/sub_re               
                                                                                                                                                               |
| +++++++butterfly1_0677f389ed                                  |           | 0/9           | 0/33          | 0/32          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed                      
                                                                                                                                                               |
| ++++++++add_im                                                |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/add_im               
                                                                                                                                                               |
| ++++++++add_re                                                |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/add_re               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/delay                
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                   |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                           |
| ++++++++sub_im                                                |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/sub_im               
                                                                                                                                                               |
| ++++++++sub_re                                                |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly1_0677f389ed/sub_re               
                                                                                                                                                               |
| +++++++butterfly2_b8a2a5841b                                  |           | 0/12          | 0/36          | 0/36          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b                      
                                                                                                                                                               |
| ++++++++add_im                                                |           | 3/3           | 9/9           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/add_im               
                                                                                                                                                               |
| ++++++++add_re                                                |           | 3/3           | 9/9           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/add_re               
                                                                                                                                                               |
| ++++++++sub_im                                                |           | 3/3           | 9/9           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/sub_im               
                                                                                                                                                               |
| ++++++++sub_re                                                |           | 3/3           | 9/9           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly2_b8a2a5841b/sub_re               
                                                                                                                                                               |
| +++++++butterfly3j_099a68bb38                                 |           | 0/13          | 0/37          | 0/36          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38                     
                                                                                                                                                               |
| ++++++++add_im                                                |           | 3/3           | 9/9           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/add_im              
                                                                                                                                                               |
| ++++++++add_re                                                |           | 3/3           | 9/9           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/add_re              
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/delay               
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                  |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                          |
| ++++++++sub_im                                                |           | 3/3           | 9/9           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/sub_im              
                                                                                                                                                               |
| ++++++++sub_re                                                |           | 3/3           | 9/9           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_butterfly_56fdac0b6d/butterfly3j_099a68bb38/sub_re              
                                                                                                                                                               |
| ++++++r4_twiddle_0394c5cafe                                   |           | 0/217         | 0/504         | 0/256         | 0/15          | 0/0       | 0/9     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe                                              
                                                                                                                                                               |
| +++++++cmpy1_75b32ca762                                       |           | 0/66          | 0/145         | 0/90          | 0/15          | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762                             
                                                                                                                                                               |
| ++++++++br_add_bi                                             |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/br_add_bi                   
                                                                                                                                                               |
| ++++++++convert_im                                            |           | 0/19          | 0/28          | 0/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 5/19          | 0/28          | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/7           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 7/7           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/2           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/5           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 5/5           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++convert_re                                            |           | 0/17          | 0/28          | 0/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 4/17          | 0/28          | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/6           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 6/6           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/3           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/4           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 4/4           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++delay                                                 |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay                       
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                          |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                  |
| ++++++++delay1                                                |           | 0/5           | 0/14          | 0/14          | 0/14          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1                      
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/5           | 0/14          | 0/14          | 0/14          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst                                                                                                                                                         |
| ++++++++++partial_one.last_srl17e                             |           | 5/5           | 14/14         | 14/14         | 14/14         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                 |
| ++++++++imim                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/imim                        
                                                                                                                                                               |
| +++++++++comp1.core_instance1                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/imim/comp1.core_instance1   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/imim/comp1.core_instance1/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/imim/comp1.core_instance1/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rere                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rere                        
                                                                                                                                                               |
| +++++++++comp1.core_instance1                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rere/comp1.core_instance1   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rere/comp1.core_instance1/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rere/comp1.core_instance1/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rr_add_ii                                             |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_add_ii                   
                                                                                                                                                               |
| ++++++++rr_sub_ii                                             |           | 11/11         | 28/28         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/rr_sub_ii                   
                                                                                                                                                               |
| ++++++++ss_sub_rrii                                           |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/ss_sub_rrii                 
                                                                                                                                                               |
| ++++++++sumsum                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/sumsum                      
                                                                                                                                                               |
| +++++++++comp2.core_instance2                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/sumsum/comp2.core_instance2 
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/sumsum/comp2.core_instance2/BU2                                                                                                                                                             |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/sumsum/comp2.core_instance2/BU2/U0                                                                                                                                                          |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model                                                                                                                                    |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                           |
| ++++++++wr_add_wi                                             |           | 3/3           | 10/10         | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/wr_add_wi                   
                                                                                                                                                               |
| +++++++cmpy2_931a85117b                                       |           | 0/54          | 0/130         | 0/73          | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b                             
                                                                                                                                                               |
| ++++++++br_add_bi                                             |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/br_add_bi                   
                                                                                                                                                               |
| ++++++++convert_im                                            |           | 0/15          | 0/28          | 0/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 4/15          | 0/28          | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/5           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 5/5           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/2           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/4           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 4/4           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++convert_re                                            |           | 0/17          | 0/28          | 0/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 5/17          | 0/28          | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/4           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 4/4           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/3           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/5           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 5/5           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++imim                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/imim                        
                                                                                                                                                               |
| +++++++++comp1.core_instance1                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/imim/comp1.core_instance1   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/imim/comp1.core_instance1/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/imim/comp1.core_instance1/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rere                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rere                        
                                                                                                                                                               |
| +++++++++comp1.core_instance1                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rere/comp1.core_instance1   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rere/comp1.core_instance1/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rere/comp1.core_instance1/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rr_add_ii                                             |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_add_ii                   
                                                                                                                                                               |
| ++++++++rr_sub_ii                                             |           | 9/9           | 28/28         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/rr_sub_ii                   
                                                                                                                                                               |
| ++++++++ss_sub_rrii                                           |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/ss_sub_rrii                 
                                                                                                                                                               |
| ++++++++sumsum                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/sumsum                      
                                                                                                                                                               |
| +++++++++comp2.core_instance2                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/sumsum/comp2.core_instance2 
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/sumsum/comp2.core_instance2/BU2                                                                                                                                                             |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/sumsum/comp2.core_instance2/BU2/U0                                                                                                                                                          |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model                                                                                                                                    |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                           |
| ++++++++wr_add_wi                                             |           | 3/3           | 10/10         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/wr_add_wi                   
                                                                                                                                                               |
| +++++++cmpy3_89f40ed840                                       |           | 0/53          | 0/130         | 0/76          | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840                             
                                                                                                                                                               |
| ++++++++br_add_bi                                             |           | 2/2           | 8/8           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/br_add_bi                   
                                                                                                                                                               |
| ++++++++convert_im                                            |           | 0/13          | 0/28          | 0/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 3/13          | 0/28          | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/5           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 5/5           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/2           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/3           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++convert_re                                            |           | 0/16          | 0/28          | 0/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 4/16          | 0/28          | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/5           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 5/5           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/3           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/4           | 0/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 4/4           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++imim                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/imim                        
                                                                                                                                                               |
| +++++++++comp1.core_instance1                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/imim/comp1.core_instance1   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/imim/comp1.core_instance1/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/imim/comp1.core_instance1/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/imim/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rere                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rere                        
                                                                                                                                                               |
| +++++++++comp1.core_instance1                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rere/comp1.core_instance1   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rere/comp1.core_instance1/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rere/comp1.core_instance1/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rere/comp1.core_instance1/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rr_add_ii                                             |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_add_ii                   
                                                                                                                                                               |
| ++++++++rr_sub_ii                                             |           | 11/11         | 28/28         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/rr_sub_ii                   
                                                                                                                                                               |
| ++++++++ss_sub_rrii                                           |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/ss_sub_rrii                 
                                                                                                                                                               |
| ++++++++sumsum                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/sumsum                      
                                                                                                                                                               |
| +++++++++comp2.core_instance2                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/sumsum/comp2.core_instance2 
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/sumsum/comp2.core_instance2/BU2                                                                                                                                                             |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/sumsum/comp2.core_instance2/BU2/U0                                                                                                                                                          |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model                                                                                                                                    |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/sumsum/comp2.core_instance2/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                           |
| ++++++++wr_add_wi                                             |           | 3/3           | 10/10         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/wr_add_wi                   
                                                                                                                                                               |
| +++++++delay1                                                 |           | 0/8           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay1                                       
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/8           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay1/srl_delay.synth_reg_srl_inst          
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 8/8           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                  |
| +++++++delay2                                                 |           | 0/4           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay2                                       
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/4           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay2/srl_delay.synth_reg_srl_inst          
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 4/4           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                  |
| +++++++delay3                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay3                                       
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay3/srl_delay.synth_reg_srl_inst          
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                  |
| +++++++delay4                                                 |           | 0/6           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay4                                       
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/6           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay4/srl_delay.synth_reg_srl_inst          
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 6/6           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                  |
| +++++++delay5                                                 |           | 0/7           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay5                                       
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/7           | 0/14          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay5/srl_delay.synth_reg_srl_inst          
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 7/7           | 14/14         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                  |
| +++++++twiddle_gen1_d4edc5d5b8                                |           | 0/6           | 0/15          | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8                      
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/counter              
                                                                                                                                                               |
| +++++++++comp4.core_instance4                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/counter/comp4.core_instance4                                                                                                                                                         |
| ++++++++++BU2                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/counter/comp4.core_instance4/BU2                                                                                                                                                     |
| +++++++++++U0                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/counter/comp4.core_instance4/BU2/U0                                                                                                                                                  |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                    |
| +++++++++++++the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                         |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                           |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                         |
| +++++++++++++++++fd                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                      |
| ++++++++mem_c                                                 |           | 0/3           | 0/7           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/mem_c                
                                                                                                                                                               |
| +++++++++comp0.core_instance0                                 |           | 0/3           | 0/7           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/mem_c/comp0.core_instance0                                                                                                                                                           |
| ++++++++++BU2                                                 |           | 0/3           | 0/7           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/mem_c/comp0.core_instance0/BU2                                                                                                                                                       |
| +++++++++++U0                                                 |           | 0/3           | 0/7           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/mem_c/comp0.core_instance0/BU2/U0                                                                                                                                                    |
| ++++++++++++gen_rom.rom_inst                                  |           | 3/3           | 7/7           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen1_d4edc5d5b8/mem_c/comp0.core_instance0/BU2/U0/gen_rom.rom_inst                                                                                                                                   |
| +++++++twiddle_gen2_781a24cbd1                                |           | 0/7           | 0/13          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1                      
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/counter              
                                                                                                                                                               |
| +++++++++comp4.core_instance4                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/counter/comp4.core_instance4                                                                                                                                                         |
| ++++++++++BU2                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/counter/comp4.core_instance4/BU2                                                                                                                                                     |
| +++++++++++U0                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/counter/comp4.core_instance4/BU2/U0                                                                                                                                                  |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                    |
| +++++++++++++the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                         |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                           |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                         |
| +++++++++++++++++fd                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                      |
| ++++++++mem_c                                                 |           | 0/4           | 0/5           | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/mem_c                
                                                                                                                                                               |
| +++++++++comp1.core_instance1                                 |           | 0/4           | 0/5           | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/mem_c/comp1.core_instance1                                                                                                                                                           |
| ++++++++++BU2                                                 |           | 0/4           | 0/5           | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/mem_c/comp1.core_instance1/BU2                                                                                                                                                       |
| +++++++++++U0                                                 |           | 0/4           | 0/5           | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/mem_c/comp1.core_instance1/BU2/U0                                                                                                                                                    |
| ++++++++++++gen_rom.rom_inst                                  |           | 4/4           | 5/5           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen2_781a24cbd1/mem_c/comp1.core_instance1/BU2/U0/gen_rom.rom_inst                                                                                                                                   |
| +++++++twiddle_gen3_b330f53aa7                                |           | 0/5           | 0/14          | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7                      
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/counter              
                                                                                                                                                               |
| +++++++++comp4.core_instance4                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/counter/comp4.core_instance4                                                                                                                                                         |
| ++++++++++BU2                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/counter/comp4.core_instance4/BU2                                                                                                                                                     |
| +++++++++++U0                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/counter/comp4.core_instance4/BU2/U0                                                                                                                                                  |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                    |
| +++++++++++++the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                         |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                           |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                         |
| +++++++++++++++++fd                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                      |
| ++++++++mem_c                                                 |           | 0/2           | 0/6           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/mem_c                
                                                                                                                                                               |
| +++++++++comp2.core_instance2                                 |           | 0/2           | 0/6           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/mem_c/comp2.core_instance2                                                                                                                                                           |
| ++++++++++BU2                                                 |           | 0/2           | 0/6           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/mem_c/comp2.core_instance2/BU2                                                                                                                                                       |
| +++++++++++U0                                                 |           | 0/2           | 0/6           | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/mem_c/comp2.core_instance2/BU2/U0                                                                                                                                                    |
| ++++++++++++gen_rom.rom_inst                                  |           | 2/2           | 6/6           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/twiddle_gen3_b330f53aa7/mem_c/comp2.core_instance2/BU2/U0/gen_rom.rom_inst                                                                                                                                   |
| +++++r4_dit_stage_3_6d40561b5a                                |           | 0/524         | 0/1179        | 0/823         | 0/240         | 0/0       | 0/9     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a                                                                    
                                                                                                                                                               |
| ++++++quadplex_commutator_f4af46e68b                          |           | 0/236         | 0/387         | 0/369         | 0/221         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b                                     
                                                                                                                                                               |
| +++++++biplex_commutator_01_fff6943893                        |           | 0/48          | 0/77          | 0/73          | 0/36          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893     
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/counter                                                                                                                                                             |
| +++++++++comp5.core_instance5                                 |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/counter/comp5.core_instance5                                                                                                                                        |
| ++++++++++BU2                                                 |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/counter/comp5.core_instance5/BU2                                                                                                                                    |
| +++++++++++U0                                                 |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/counter/comp5.core_instance5/BU2/U0                                                                                                                                 |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/3           | 0/5           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/2           | 0/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| +++++++++++++++++fd                                           |           | 2/2           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++++++delay_b_14ddfa4fc3                                    |           | 0/17          | 0/18          | 0/18          | 0/18          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3                                                                                                                                                  |
| +++++++++slr                                                  |           | 0/17          | 0/18          | 0/18          | 0/18          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr                                                                                                                                              |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/17          | 0/18          | 0/18          | 0/18          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst                                                                                                                 |
| +++++++++++partial_one.last_srl17e                            |           | 17/17         | 18/18         | 18/18         | 18/18         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_b_14ddfa4fc3/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                         |
| ++++++++delay_lo_5c8c5ef6e8                                   |           | 0/9           | 0/18          | 0/18          | 0/18          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8                                                                                                                                                 |
| +++++++++slr                                                  |           | 0/9           | 0/18          | 0/18          | 0/18          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr                                                                                                                                             |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/9           | 0/18          | 0/18          | 0/18          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst                                                                                                                |
| +++++++++++partial_one.last_srl17e                            |           | 9/9           | 18/18         | 18/18         | 18/18         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/delay_lo_5c8c5ef6e8/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                        |
| ++++++++mux                                                   |           | 11/11         | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux 
                                                                                                                                                               |
| ++++++++mux1                                                  |           | 8/8           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_01_fff6943893/mux1
                                                                                                                                                               |
| +++++++biplex_commutator_23_9bd429b2f4                        |           | 0/36          | 0/78          | 0/74          | 0/37          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4     
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/counter                                                                                                                                                             |
| +++++++++comp5.core_instance5                                 |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/counter/comp5.core_instance5                                                                                                                                        |
| ++++++++++BU2                                                 |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/counter/comp5.core_instance5/BU2                                                                                                                                    |
| +++++++++++U0                                                 |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/counter/comp5.core_instance5/BU2/U0                                                                                                                                 |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/3           | 0/5           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/3           | 0/5           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/2           | 0/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| +++++++++++++++++fd                                           |           | 2/2           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/counter/comp5.core_instance5/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++++++delay                                                 |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay/srl_delay.synth_reg_srl_inst                                                                                                                                  |
| ++++++++++complete_ones.srl17e_array[0].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                         |
| ++++++++delay_b_2b927a5efa                                    |           | 0/9           | 0/18          | 0/18          | 0/18          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa                                                                                                                                                  |
| +++++++++slr                                                  |           | 0/9           | 0/18          | 0/18          | 0/18          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr                                                                                                                                              |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/9           | 0/18          | 0/18          | 0/18          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst                                                                                                                 |
| +++++++++++partial_one.last_srl17e                            |           | 9/9           | 18/18         | 18/18         | 18/18         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_b_2b927a5efa/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                         |
| ++++++++delay_lo_995e01ad6f                                   |           | 0/13          | 0/18          | 0/18          | 0/18          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f                                                                                                                                                 |
| +++++++++slr                                                  |           | 0/13          | 0/18          | 0/18          | 0/18          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr                                                                                                                                             |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/13          | 0/18          | 0/18          | 0/18          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst                                                                                                                |
| +++++++++++partial_one.last_srl17e                            |           | 13/13         | 18/18         | 18/18         | 18/18         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/delay_lo_995e01ad6f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                        |
| ++++++++mux                                                   |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux 
                                                                                                                                                               |
| ++++++++mux1                                                  |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_23_9bd429b2f4/mux1
                                                                                                                                                               |
| +++++++biplex_commutator_ac_943774afc8                        |           | 0/68          | 0/116         | 0/111         | 0/74          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8     
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/counter                                                                                                                                                             |
| +++++++++comp6.core_instance6                                 |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/counter/comp6.core_instance6                                                                                                                                        |
| ++++++++++BU2                                                 |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/counter/comp6.core_instance6/BU2                                                                                                                                    |
| +++++++++++U0                                                 |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/counter/comp6.core_instance6/BU2/U0                                                                                                                                 |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/3           | 0/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/2           | 0/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| +++++++++++++++++fd                                           |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++++++delay                                                 |           | 0/2           | 0/2           | 0/2           | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/2           | 0/2           | 0/2           | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay/srl_delay.synth_reg_srl_inst                                                                                                                                  |
| ++++++++++complete_ones.srl17e_array[0].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                         |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                          |
| ++++++++delay_b_dfb07df534                                    |           | 0/20          | 0/36          | 0/36          | 0/36          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534                                                                                                                                                  |
| +++++++++slr                                                  |           | 0/20          | 0/36          | 0/36          | 0/36          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr                                                                                                                                              |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/20          | 0/36          | 0/36          | 0/36          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst                                                                                                                 |
| +++++++++++complete_ones.srl17e_array[0].delay_comp           |           | 11/11         | 18/18         | 18/18         | 18/18         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 9/9           | 18/18         | 18/18         | 18/18         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                         |
| ++++++++delay_lo_caf9db79db                                   |           | 0/29          | 0/36          | 0/36          | 0/36          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db                                                                                                                                                 |
| +++++++++slr                                                  |           | 0/29          | 0/36          | 0/36          | 0/36          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr                                                                                                                                             |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/29          | 0/36          | 0/36          | 0/36          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst                                                                                                                |
| +++++++++++complete_ones.srl17e_array[0].delay_comp           |           | 16/16         | 18/18         | 18/18         | 18/18         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                       |
| +++++++++++partial_one.last_srl17e                            |           | 13/13         | 18/18         | 18/18         | 18/18         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                        |
| ++++++++mux                                                   |           | 7/7           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux 
                                                                                                                                                               |
| ++++++++mux1                                                  |           | 7/7           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_ac_943774afc8/mux1
                                                                                                                                                               |
| +++++++biplex_commutator_bd_7a6e1aeb34                        |           | 0/84          | 0/116         | 0/111         | 0/74          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34     
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/counter                                                                                                                                                             |
| +++++++++comp6.core_instance6                                 |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/counter/comp6.core_instance6                                                                                                                                        |
| ++++++++++BU2                                                 |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/counter/comp6.core_instance6/BU2                                                                                                                                    |
| +++++++++++U0                                                 |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/counter/comp6.core_instance6/BU2/U0                                                                                                                                 |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/3           | 0/6           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/3           | 0/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/2           | 0/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| +++++++++++++++++fd                                           |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/counter/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++++++delay                                                 |           | 0/2           | 0/2           | 0/2           | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/2           | 0/2           | 0/2           | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay/srl_delay.synth_reg_srl_inst                                                                                                                                  |
| ++++++++++complete_ones.srl17e_array[0].delay_comp            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                                         |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                          |
| ++++++++delay_b_dfb07df534                                    |           | 0/28          | 0/36          | 0/36          | 0/36          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534                                                                                                                                                  |
| +++++++++slr                                                  |           | 0/28          | 0/36          | 0/36          | 0/36          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr                                                                                                                                              |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/28          | 0/36          | 0/36          | 0/36          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst                                                                                                                 |
| +++++++++++complete_ones.srl17e_array[0].delay_comp           |           | 13/13         | 18/18         | 18/18         | 18/18         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 15/15         | 18/18         | 18/18         | 18/18         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_b_dfb07df534/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                         |
| ++++++++delay_lo_caf9db79db                                   |           | 0/31          | 0/36          | 0/36          | 0/36          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db                                                                                                                                                 |
| +++++++++slr                                                  |           | 0/31          | 0/36          | 0/36          | 0/36          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr                                                                                                                                             |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/31          | 0/36          | 0/36          | 0/36          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst                                                                                                                |
| +++++++++++complete_ones.srl17e_array[0].delay_comp           |           | 15/15         | 18/18         | 18/18         | 18/18         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/complete_ones.srl17e_array[0].delay_comp                                                                       |
| +++++++++++partial_one.last_srl17e                            |           | 16/16         | 18/18         | 18/18         | 18/18         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/delay_lo_caf9db79db/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                        |
| ++++++++mux                                                   |           | 10/10         | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux 
                                                                                                                                                               |
| ++++++++mux1                                                  |           | 10/10         | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/quadplex_commutator_f4af46e68b/biplex_commutator_bd_7a6e1aeb34/mux1
                                                                                                                                                               |
| ++++++r4_butterfly_c8cc4a8113                                 |           | 0/50          | 0/170         | 0/168         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113                                            
                                                                                                                                                               |
| +++++++butterfly0_6af82f5f7a                                  |           | 0/12          | 0/40          | 0/40          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a                      
                                                                                                                                                               |
| ++++++++add_im                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/add_im               
                                                                                                                                                               |
| ++++++++add_re                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/add_re               
                                                                                                                                                               |
| ++++++++sub_im                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/sub_im               
                                                                                                                                                               |
| ++++++++sub_re                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly0_6af82f5f7a/sub_re               
                                                                                                                                                               |
| +++++++butterfly1_64372e40fa                                  |           | 0/13          | 0/41          | 0/40          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa                      
                                                                                                                                                               |
| ++++++++add_im                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/add_im               
                                                                                                                                                               |
| ++++++++add_re                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/add_re               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/delay                
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                   |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                           |
| ++++++++sub_im                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/sub_im               
                                                                                                                                                               |
| ++++++++sub_re                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly1_64372e40fa/sub_re               
                                                                                                                                                               |
| +++++++butterfly2_c19c587f13                                  |           | 0/12          | 0/44          | 0/44          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13                      
                                                                                                                                                               |
| ++++++++add_im                                                |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_im               
                                                                                                                                                               |
| ++++++++add_re                                                |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/add_re               
                                                                                                                                                               |
| ++++++++sub_im                                                |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_im               
                                                                                                                                                               |
| ++++++++sub_re                                                |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly2_c19c587f13/sub_re               
                                                                                                                                                               |
| +++++++butterfly3j_9ef24f7440                                 |           | 0/13          | 0/45          | 0/44          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440                     
                                                                                                                                                               |
| ++++++++add_im                                                |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_im              
                                                                                                                                                               |
| ++++++++add_re                                                |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/add_re              
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/delay               
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                  |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                          |
| ++++++++sub_im                                                |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_im              
                                                                                                                                                               |
| ++++++++sub_re                                                |           | 3/3           | 11/11         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_butterfly_c8cc4a8113/butterfly3j_9ef24f7440/sub_re              
                                                                                                                                                               |
| ++++++r4_twiddle_a52b75ddc3                                   |           | 0/238         | 0/622         | 0/286         | 0/19          | 0/0       | 0/9     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3                                              
                                                                                                                                                               |
| +++++++cmpy1_d225e9005b                                       |           | 0/69          | 0/171         | 0/89          | 0/19          | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b                             
                                                                                                                                                               |
| ++++++++br_add_bi                                             |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/br_add_bi                   
                                                                                                                                                               |
| ++++++++convert_im                                            |           | 0/14          | 0/34          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 2/14          | 0/34          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/6           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 6/6           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++convert_re                                            |           | 0/15          | 0/34          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 2/15          | 0/34          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/7           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 7/7           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++delay                                                 |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay                       
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                          |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                  |
| ++++++++delay1                                                |           | 0/14          | 0/18          | 0/18          | 0/18          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1                      
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/14          | 0/18          | 0/18          | 0/18          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst                                                                                                                                                         |
| ++++++++++partial_one.last_srl17e                             |           | 14/14         | 18/18         | 18/18         | 18/18         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                 |
| ++++++++imim                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/imim                        
                                                                                                                                                               |
| +++++++++comp3.core_instance3                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/imim/comp3.core_instance3   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/imim/comp3.core_instance3/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/imim/comp3.core_instance3/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rere                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rere                        
                                                                                                                                                               |
| +++++++++comp3.core_instance3                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rere/comp3.core_instance3   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rere/comp3.core_instance3/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rere/comp3.core_instance3/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rr_add_ii                                             |           | 4/4           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_add_ii                   
                                                                                                                                                               |
| ++++++++rr_sub_ii                                             |           | 11/11         | 32/32         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/rr_sub_ii                   
                                                                                                                                                               |
| ++++++++ss_sub_rrii                                           |           | 4/4           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/ss_sub_rrii                 
                                                                                                                                                               |
| ++++++++sumsum                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/sumsum                      
                                                                                                                                                               |
| +++++++++comp4.core_instance4                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/sumsum/comp4.core_instance4 
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/sumsum/comp4.core_instance4/BU2                                                                                                                                                             |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/sumsum/comp4.core_instance4/BU2/U0                                                                                                                                                          |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model                                                                                                                                    |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                           |
| ++++++++wr_add_wi                                             |           | 3/3           | 10/10         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/wr_add_wi                   
                                                                                                                                                               |
| +++++++cmpy2_dcc5229fd2                                       |           | 0/60          | 0/152         | 0/72          | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2                             
                                                                                                                                                               |
| ++++++++br_add_bi                                             |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/br_add_bi                   
                                                                                                                                                               |
| ++++++++convert_im                                            |           | 0/15          | 0/34          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 2/15          | 0/34          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/7           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 7/7           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++convert_re                                            |           | 0/19          | 0/34          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 2/19          | 0/34          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/8           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 8/8           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/6           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 6/6           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++imim                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/imim                        
                                                                                                                                                               |
| +++++++++comp3.core_instance3                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/imim/comp3.core_instance3   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/imim/comp3.core_instance3/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/imim/comp3.core_instance3/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rere                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rere                        
                                                                                                                                                               |
| +++++++++comp3.core_instance3                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rere/comp3.core_instance3   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rere/comp3.core_instance3/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rere/comp3.core_instance3/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rr_add_ii                                             |           | 4/4           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_add_ii                   
                                                                                                                                                               |
| ++++++++rr_sub_ii                                             |           | 12/12         | 32/32         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/rr_sub_ii                   
                                                                                                                                                               |
| ++++++++ss_sub_rrii                                           |           | 4/4           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/ss_sub_rrii                 
                                                                                                                                                               |
| ++++++++sumsum                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/sumsum                      
                                                                                                                                                               |
| +++++++++comp4.core_instance4                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/sumsum/comp4.core_instance4 
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/sumsum/comp4.core_instance4/BU2                                                                                                                                                             |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/sumsum/comp4.core_instance4/BU2/U0                                                                                                                                                          |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model                                                                                                                                    |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                           |
| ++++++++wr_add_wi                                             |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/wr_add_wi                   
                                                                                                                                                               |
| +++++++cmpy3_285a8bbcd2                                       |           | 0/46          | 0/152         | 0/72          | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2                             
                                                                                                                                                               |
| ++++++++br_add_bi                                             |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/br_add_bi                   
                                                                                                                                                               |
| ++++++++convert_im                                            |           | 0/12          | 0/34          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 2/12          | 0/34          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/4           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 4/4           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++convert_re                                            |           | 0/12          | 0/34          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 2/12          | 0/34          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/4           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 4/4           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/3           | 0/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++imim                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/imim                        
                                                                                                                                                               |
| +++++++++comp3.core_instance3                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/imim/comp3.core_instance3   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/imim/comp3.core_instance3/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/imim/comp3.core_instance3/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/imim/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rere                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rere                        
                                                                                                                                                               |
| +++++++++comp3.core_instance3                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rere/comp3.core_instance3   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rere/comp3.core_instance3/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rere/comp3.core_instance3/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rere/comp3.core_instance3/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rr_add_ii                                             |           | 4/4           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_add_ii                   
                                                                                                                                                               |
| ++++++++rr_sub_ii                                             |           | 8/8           | 32/32         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/rr_sub_ii                   
                                                                                                                                                               |
| ++++++++ss_sub_rrii                                           |           | 4/4           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/ss_sub_rrii                 
                                                                                                                                                               |
| ++++++++sumsum                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/sumsum                      
                                                                                                                                                               |
| +++++++++comp4.core_instance4                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/sumsum/comp4.core_instance4 
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/sumsum/comp4.core_instance4/BU2                                                                                                                                                             |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/sumsum/comp4.core_instance4/BU2/U0                                                                                                                                                          |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model                                                                                                                                    |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/sumsum/comp4.core_instance4/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                           |
| ++++++++wr_add_wi                                             |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/wr_add_wi                   
                                                                                                                                                               |
| +++++++delay1                                                 |           | 0/12          | 0/18          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay1                                       
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/12          | 0/18          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay1/srl_delay.synth_reg_srl_inst          
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 12/12         | 18/18         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                  |
| +++++++delay2                                                 |           | 0/6           | 0/18          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay2                                       
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/6           | 0/18          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay2/srl_delay.synth_reg_srl_inst          
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 6/6           | 18/18         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                  |
| +++++++delay3                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay3                                       
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay3/srl_delay.synth_reg_srl_inst          
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                  |
| +++++++delay4                                                 |           | 0/7           | 0/18          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay4                                       
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/7           | 0/18          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay4/srl_delay.synth_reg_srl_inst          
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 7/7           | 18/18         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                  |
| +++++++delay5                                                 |           | 0/9           | 0/18          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay5                                       
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/9           | 0/18          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay5/srl_delay.synth_reg_srl_inst          
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 9/9           | 18/18         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                  |
| +++++++twiddle_gen1_ad96421b04                                |           | 0/7           | 0/24          | 0/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04                      
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/counter              
                                                                                                                                                               |
| +++++++++comp4.core_instance4                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/counter/comp4.core_instance4                                                                                                                                                         |
| ++++++++++BU2                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/counter/comp4.core_instance4/BU2                                                                                                                                                     |
| +++++++++++U0                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/counter/comp4.core_instance4/BU2/U0                                                                                                                                                  |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                    |
| +++++++++++++the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                         |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                           |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                         |
| +++++++++++++++++fd                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                      |
| ++++++++mem_c                                                 |           | 0/4           | 0/16          | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/mem_c                
                                                                                                                                                               |
| +++++++++comp3.core_instance3                                 |           | 0/4           | 0/16          | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/mem_c/comp3.core_instance3                                                                                                                                                           |
| ++++++++++BU2                                                 |           | 0/4           | 0/16          | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/mem_c/comp3.core_instance3/BU2                                                                                                                                                       |
| +++++++++++U0                                                 |           | 0/4           | 0/16          | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/mem_c/comp3.core_instance3/BU2/U0                                                                                                                                                    |
| ++++++++++++gen_rom.rom_inst                                  |           | 4/4           | 16/16         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen1_ad96421b04/mem_c/comp3.core_instance3/BU2/U0/gen_rom.rom_inst                                                                                                                                   |
| +++++++twiddle_gen2_43d8e43601                                |           | 0/13          | 0/25          | 0/18          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601                      
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/counter              
                                                                                                                                                               |
| +++++++++comp4.core_instance4                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/counter/comp4.core_instance4                                                                                                                                                         |
| ++++++++++BU2                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/counter/comp4.core_instance4/BU2                                                                                                                                                     |
| +++++++++++U0                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/counter/comp4.core_instance4/BU2/U0                                                                                                                                                  |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                    |
| +++++++++++++the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                         |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                           |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                         |
| +++++++++++++++++fd                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                      |
| ++++++++mem_c                                                 |           | 0/10          | 0/17          | 0/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/mem_c                
                                                                                                                                                               |
| +++++++++comp4.core_instance4                                 |           | 0/10          | 0/17          | 0/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/mem_c/comp4.core_instance4                                                                                                                                                           |
| ++++++++++BU2                                                 |           | 0/10          | 0/17          | 0/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/mem_c/comp4.core_instance4/BU2                                                                                                                                                       |
| +++++++++++U0                                                 |           | 0/10          | 0/17          | 0/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/mem_c/comp4.core_instance4/BU2/U0                                                                                                                                                    |
| ++++++++++++gen_rom.rom_inst                                  |           | 10/10         | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen2_43d8e43601/mem_c/comp4.core_instance4/BU2/U0/gen_rom.rom_inst                                                                                                                                   |
| +++++++twiddle_gen3_6929dde8bc                                |           | 0/8           | 0/25          | 0/18          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc                      
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/counter              
                                                                                                                                                               |
| +++++++++comp4.core_instance4                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/counter/comp4.core_instance4                                                                                                                                                         |
| ++++++++++BU2                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/counter/comp4.core_instance4/BU2                                                                                                                                                     |
| +++++++++++U0                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/counter/comp4.core_instance4/BU2/U0                                                                                                                                                  |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                    |
| +++++++++++++the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                         |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                           |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                         |
| +++++++++++++++++fd                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                      |
| ++++++++mem_c                                                 |           | 0/5           | 0/17          | 0/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/mem_c                
                                                                                                                                                               |
| +++++++++comp5.core_instance5                                 |           | 0/5           | 0/17          | 0/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/mem_c/comp5.core_instance5                                                                                                                                                           |
| ++++++++++BU2                                                 |           | 0/5           | 0/17          | 0/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/mem_c/comp5.core_instance5/BU2                                                                                                                                                       |
| +++++++++++U0                                                 |           | 0/5           | 0/17          | 0/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/mem_c/comp5.core_instance5/BU2/U0                                                                                                                                                    |
| ++++++++++++gen_rom.rom_inst                                  |           | 5/5           | 17/17         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/twiddle_gen3_6929dde8bc/mem_c/comp5.core_instance5/BU2/U0/gen_rom.rom_inst                                                                                                                                   |
| +++++r4_dit_stage_4_47f643cfd4                                |           | 0/549         | 0/1229        | 0/825         | 0/202         | 0/2       | 0/9     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4                                                                    
                                                                                                                                                               |
| ++++++quadplex_commutator_9eff080c9f                          |           | 0/241         | 0/369         | 0/359         | 0/179         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f                                     
                                                                                                                                                               |
| +++++++biplex_commutator_01_c3364d7166                        |           | 0/65          | 0/91          | 0/89          | 0/44          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166     
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/counter                                                                                                                                                             |
| +++++++++comp7.core_instance7                                 |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/counter/comp7.core_instance7                                                                                                                                        |
| ++++++++++BU2                                                 |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/counter/comp7.core_instance7/BU2                                                                                                                                    |
| +++++++++++U0                                                 |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/counter/comp7.core_instance7/BU2/U0                                                                                                                                 |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/2           | 0/3           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/1           | 0/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| +++++++++++++++++fd                                           |           | 1/1           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++++++delay_b_84884a866a                                    |           | 0/20          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a                                                                                                                                                  |
| +++++++++slr                                                  |           | 0/20          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr                                                                                                                                              |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/20          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst                                                                                                                 |
| +++++++++++partial_one.last_srl17e                            |           | 20/20         | 22/22         | 22/22         | 22/22         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_b_84884a866a/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                         |
| ++++++++delay_lo_6e67ffd62f                                   |           | 0/17          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f                                                                                                                                                 |
| +++++++++slr                                                  |           | 0/17          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr                                                                                                                                             |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/17          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst                                                                                                                |
| +++++++++++partial_one.last_srl17e                            |           | 17/17         | 22/22         | 22/22         | 22/22         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/delay_lo_6e67ffd62f/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                        |
| ++++++++mux                                                   |           | 13/13         | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux 
                                                                                                                                                               |
| ++++++++mux1                                                  |           | 13/13         | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_01_c3364d7166/mux1
                                                                                                                                                               |
| +++++++biplex_commutator_23_2fdd1636f3                        |           | 0/68          | 0/92          | 0/90          | 0/45          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3     
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/counter                                                                                                                                                             |
| +++++++++comp7.core_instance7                                 |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/counter/comp7.core_instance7                                                                                                                                        |
| ++++++++++BU2                                                 |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/counter/comp7.core_instance7/BU2                                                                                                                                    |
| +++++++++++U0                                                 |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/counter/comp7.core_instance7/BU2/U0                                                                                                                                 |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/2           | 0/3           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/2           | 0/3           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/1           | 0/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| +++++++++++++++++fd                                           |           | 1/1           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/counter/comp7.core_instance7/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++++++delay                                                 |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay/srl_delay.synth_reg_srl_inst                                                                                                                                  |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                          |
| ++++++++delay_b_6232ce0519                                    |           | 0/19          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519                                                                                                                                                  |
| +++++++++slr                                                  |           | 0/19          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr                                                                                                                                              |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/19          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst                                                                                                                 |
| +++++++++++partial_one.last_srl17e                            |           | 19/19         | 22/22         | 22/22         | 22/22         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_b_6232ce0519/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                         |
| ++++++++delay_lo_6f78e52568                                   |           | 0/16          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568                                                                                                                                                 |
| +++++++++slr                                                  |           | 0/16          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr                                                                                                                                             |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/16          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst                                                                                                                |
| +++++++++++partial_one.last_srl17e                            |           | 16/16         | 22/22         | 22/22         | 22/22         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/delay_lo_6f78e52568/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                        |
| ++++++++mux                                                   |           | 15/15         | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux 
                                                                                                                                                               |
| ++++++++mux1                                                  |           | 15/15         | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_23_2fdd1636f3/mux1
                                                                                                                                                               |
| +++++++biplex_commutator_ac_c2228c1162                        |           | 0/57          | 0/93          | 0/90          | 0/45          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162     
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/counter                                                                                                                                                             |
| +++++++++comp8.core_instance8                                 |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/counter/comp8.core_instance8                                                                                                                                        |
| ++++++++++BU2                                                 |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/counter/comp8.core_instance8/BU2                                                                                                                                    |
| +++++++++++U0                                                 |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/counter/comp8.core_instance8/BU2/U0                                                                                                                                 |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/2           | 0/4           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/1           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| +++++++++++++++++fd                                           |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++++++delay                                                 |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay/srl_delay.synth_reg_srl_inst                                                                                                                                  |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                          |
| ++++++++delay_b_b4c9d9259e                                    |           | 0/13          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e                                                                                                                                                  |
| +++++++++slr                                                  |           | 0/13          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr                                                                                                                                              |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/13          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst                                                                                                                 |
| +++++++++++partial_one.last_srl17e                            |           | 13/13         | 22/22         | 22/22         | 22/22         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                         |
| ++++++++delay_lo_93f1101583                                   |           | 0/19          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583                                                                                                                                                 |
| +++++++++slr                                                  |           | 0/19          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr                                                                                                                                             |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/19          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst                                                                                                                |
| +++++++++++partial_one.last_srl17e                            |           | 19/19         | 22/22         | 22/22         | 22/22         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                        |
| ++++++++mux                                                   |           | 12/12         | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux 
                                                                                                                                                               |
| ++++++++mux1                                                  |           | 10/10         | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_ac_c2228c1162/mux1
                                                                                                                                                               |
| +++++++biplex_commutator_bd_77d4b1a514                        |           | 0/51          | 0/93          | 0/90          | 0/45          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514     
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/counter                                                                                                                                                             |
| +++++++++comp8.core_instance8                                 |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/counter/comp8.core_instance8                                                                                                                                        |
| ++++++++++BU2                                                 |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/counter/comp8.core_instance8/BU2                                                                                                                                    |
| +++++++++++U0                                                 |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/counter/comp8.core_instance8/BU2/U0                                                                                                                                 |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/2           | 0/4           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/2           | 0/4           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/1           | 0/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| +++++++++++++++++fd                                           |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/counter/comp8.core_instance8/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++++++delay                                                 |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay/srl_delay.synth_reg_srl_inst                                                                                                                                  |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                          |
| ++++++++delay_b_b4c9d9259e                                    |           | 0/11          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e                                                                                                                                                  |
| +++++++++slr                                                  |           | 0/11          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr                                                                                                                                              |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/11          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst                                                                                                                 |
| +++++++++++partial_one.last_srl17e                            |           | 11/11         | 22/22         | 22/22         | 22/22         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_b_b4c9d9259e/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                         |
| ++++++++delay_lo_93f1101583                                   |           | 0/19          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583                                                                                                                                                 |
| +++++++++slr                                                  |           | 0/19          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr                                                                                                                                             |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/19          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst                                                                                                                |
| +++++++++++partial_one.last_srl17e                            |           | 19/19         | 22/22         | 22/22         | 22/22         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/delay_lo_93f1101583/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                        |
| ++++++++mux                                                   |           | 9/9           | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux 
                                                                                                                                                               |
| ++++++++mux1                                                  |           | 9/9           | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/quadplex_commutator_9eff080c9f/biplex_commutator_bd_77d4b1a514/mux1
                                                                                                                                                               |
| ++++++r4_butterfly_952b014598                                 |           | 0/58          | 0/202         | 0/200         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598                                            
                                                                                                                                                               |
| +++++++butterfly0_4679b2c42e                                  |           | 0/12          | 0/48          | 0/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e                      
                                                                                                                                                               |
| ++++++++add_im                                                |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_im               
                                                                                                                                                               |
| ++++++++add_re                                                |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/add_re               
                                                                                                                                                               |
| ++++++++sub_im                                                |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_im               
                                                                                                                                                               |
| ++++++++sub_re                                                |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly0_4679b2c42e/sub_re               
                                                                                                                                                               |
| +++++++butterfly1_011a8b0075                                  |           | 0/13          | 0/49          | 0/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075                      
                                                                                                                                                               |
| ++++++++add_im                                                |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_im               
                                                                                                                                                               |
| ++++++++add_re                                                |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/add_re               
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/delay                
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                   |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                           |
| ++++++++sub_im                                                |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_im               
                                                                                                                                                               |
| ++++++++sub_re                                                |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly1_011a8b0075/sub_re               
                                                                                                                                                               |
| +++++++butterfly2_a719dc5ac2                                  |           | 0/16          | 0/52          | 0/52          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2                      
                                                                                                                                                               |
| ++++++++add_im                                                |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_im               
                                                                                                                                                               |
| ++++++++add_re                                                |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/add_re               
                                                                                                                                                               |
| ++++++++sub_im                                                |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_im               
                                                                                                                                                               |
| ++++++++sub_re                                                |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly2_a719dc5ac2/sub_re               
                                                                                                                                                               |
| +++++++butterfly3j_8b0dcaa1a8                                 |           | 0/17          | 0/53          | 0/52          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8                     
                                                                                                                                                               |
| ++++++++add_im                                                |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_im              
                                                                                                                                                               |
| ++++++++add_re                                                |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/add_re              
                                                                                                                                                               |
| ++++++++delay                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/delay               
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                  |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                          |
| ++++++++sub_im                                                |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_im              
                                                                                                                                                               |
| ++++++++sub_re                                                |           | 4/4           | 13/13         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_butterfly_952b014598/butterfly3j_8b0dcaa1a8/sub_re              
                                                                                                                                                               |
| ++++++r4_twiddle_258d262d07                                   |           | 0/250         | 0/658         | 0/266         | 0/23          | 0/2       | 0/9     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07                                              
                                                                                                                                                               |
| +++++++cmpy1_c4a650cdc4                                       |           | 0/72          | 0/197         | 0/103         | 0/23          | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4                             
                                                                                                                                                               |
| ++++++++br_add_bi                                             |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/br_add_bi                   
                                                                                                                                                               |
| ++++++++convert_im                                            |           | 0/14          | 0/40          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 2/14          | 0/40          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/6           | 0/18          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 6/6           | 18/18         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++convert_re                                            |           | 0/16          | 0/40          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 2/16          | 0/40          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/7           | 0/18          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 7/7           | 18/18         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/4           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 4/4           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++delay                                                 |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay                       
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay/srl_delay.synth_reg_srl_inst                                                                                                                                                          |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                  |
| ++++++++delay1                                                |           | 0/15          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1                      
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/15          | 0/22          | 0/22          | 0/22          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst                                                                                                                                                         |
| ++++++++++partial_one.last_srl17e                             |           | 15/15         | 22/22         | 22/22         | 22/22         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                 |
| ++++++++imim                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/imim                        
                                                                                                                                                               |
| +++++++++comp5.core_instance5                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/imim/comp5.core_instance5   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/imim/comp5.core_instance5/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/imim/comp5.core_instance5/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rere                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rere                        
                                                                                                                                                               |
| +++++++++comp5.core_instance5                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rere/comp5.core_instance5   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rere/comp5.core_instance5/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rere/comp5.core_instance5/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rr_add_ii                                             |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_add_ii                   
                                                                                                                                                               |
| ++++++++rr_sub_ii                                             |           | 10/10         | 36/36         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/rr_sub_ii                   
                                                                                                                                                               |
| ++++++++ss_sub_rrii                                           |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/ss_sub_rrii                 
                                                                                                                                                               |
| ++++++++sumsum                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/sumsum                      
                                                                                                                                                               |
| +++++++++comp6.core_instance6                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/sumsum/comp6.core_instance6 
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/sumsum/comp6.core_instance6/BU2                                                                                                                                                             |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/sumsum/comp6.core_instance6/BU2/U0                                                                                                                                                          |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model                                                                                                                                    |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                           |
| ++++++++wr_add_wi                                             |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/wr_add_wi                   
                                                                                                                                                               |
| +++++++cmpy2_a03450ad39                                       |           | 0/64          | 0/174         | 0/80          | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39                             
                                                                                                                                                               |
| ++++++++br_add_bi                                             |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/br_add_bi                   
                                                                                                                                                               |
| ++++++++convert_im                                            |           | 0/15          | 0/40          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 2/15          | 0/40          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/7           | 0/18          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 7/7           | 18/18         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++convert_re                                            |           | 0/17          | 0/40          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 2/17          | 0/40          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/8           | 0/18          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 8/8           | 18/18         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/4           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 4/4           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++imim                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/imim                        
                                                                                                                                                               |
| +++++++++comp5.core_instance5                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/imim/comp5.core_instance5   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/imim/comp5.core_instance5/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/imim/comp5.core_instance5/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rere                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rere                        
                                                                                                                                                               |
| +++++++++comp5.core_instance5                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rere/comp5.core_instance5   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rere/comp5.core_instance5/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rere/comp5.core_instance5/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rr_add_ii                                             |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_add_ii                   
                                                                                                                                                               |
| ++++++++rr_sub_ii                                             |           | 16/16         | 36/36         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/rr_sub_ii                   
                                                                                                                                                               |
| ++++++++ss_sub_rrii                                           |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/ss_sub_rrii                 
                                                                                                                                                               |
| ++++++++sumsum                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/sumsum                      
                                                                                                                                                               |
| +++++++++comp6.core_instance6                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/sumsum/comp6.core_instance6 
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/sumsum/comp6.core_instance6/BU2                                                                                                                                                             |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/sumsum/comp6.core_instance6/BU2/U0                                                                                                                                                          |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model                                                                                                                                    |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                           |
| ++++++++wr_add_wi                                             |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/wr_add_wi                   
                                                                                                                                                               |
| +++++++cmpy3_f59912bbdc                                       |           | 0/61          | 0/174         | 0/80          | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc                             
                                                                                                                                                               |
| ++++++++br_add_bi                                             |           | 3/3           | 12/12         | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/br_add_bi                   
                                                                                                                                                               |
| ++++++++convert_im                                            |           | 0/20          | 0/40          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 2/20          | 0/40          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/8           | 0/18          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 8/8           | 18/18         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/7           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 7/7           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++convert_re                                            |           | 0/14          | 0/40          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 2/14          | 0/40          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/5           | 0/18          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 5/5           | 18/18         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/4           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 4/4           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++imim                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/imim                        
                                                                                                                                                               |
| +++++++++comp5.core_instance5                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/imim/comp5.core_instance5   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/imim/comp5.core_instance5/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/imim/comp5.core_instance5/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/imim/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rere                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rere                        
                                                                                                                                                               |
| +++++++++comp5.core_instance5                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rere/comp5.core_instance5   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rere/comp5.core_instance5/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rere/comp5.core_instance5/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rere/comp5.core_instance5/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rr_add_ii                                             |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_add_ii                   
                                                                                                                                                               |
| ++++++++rr_sub_ii                                             |           | 11/11         | 36/36         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/rr_sub_ii                   
                                                                                                                                                               |
| ++++++++ss_sub_rrii                                           |           | 5/5           | 18/18         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/ss_sub_rrii                 
                                                                                                                                                               |
| ++++++++sumsum                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/sumsum                      
                                                                                                                                                               |
| +++++++++comp6.core_instance6                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/sumsum/comp6.core_instance6 
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/sumsum/comp6.core_instance6/BU2                                                                                                                                                             |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/sumsum/comp6.core_instance6/BU2/U0                                                                                                                                                          |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model                                                                                                                                    |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/sumsum/comp6.core_instance6/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                           |
| ++++++++wr_add_wi                                             |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/wr_add_wi                   
                                                                                                                                                               |
| +++++++delay1                                                 |           | 0/11          | 0/22          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1                                       
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/11          | 0/22          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst          
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 11/11         | 22/22         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                  |
| +++++++delay2                                                 |           | 0/9           | 0/22          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2                                       
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/9           | 0/22          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst          
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 9/9           | 22/22         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                  |
| +++++++delay3                                                 |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay3                                       
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay3/srl_delay.synth_reg_srl_inst          
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                  |
| +++++++delay4                                                 |           | 0/14          | 0/22          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4                                       
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/14          | 0/22          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst          
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 14/14         | 22/22         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                  |
| +++++++delay5                                                 |           | 0/9           | 0/22          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5                                       
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/9           | 0/22          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst          
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 9/9           | 22/22         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                  |
| +++++++twiddle_gen1_0b2791cb0c                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c                      
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/counter              
                                                                                                                                                               |
| +++++++++comp4.core_instance4                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/counter/comp4.core_instance4                                                                                                                                                         |
| ++++++++++BU2                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/counter/comp4.core_instance4/BU2                                                                                                                                                     |
| +++++++++++U0                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/counter/comp4.core_instance4/BU2/U0                                                                                                                                                  |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                    |
| +++++++++++++the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                         |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                           |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                         |
| +++++++++++++++++fd                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                      |
| ++++++++mem_c                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c                
                                                                                                                                                               |
| +++++++++comp6.core_instance6                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6                                                                                                                                                           |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6/BU2                                                                                                                                                       |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6/BU2/U0                                                                                                                                                    |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator                                                                                                                                  |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                       |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                      |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen1_0b2791cb0c/mem_c/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                               |
| +++++++twiddle_gen2_584fce07b3                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3                      
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/counter              
                                                                                                                                                               |
| +++++++++comp4.core_instance4                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/counter/comp4.core_instance4                                                                                                                                                         |
| ++++++++++BU2                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/counter/comp4.core_instance4/BU2                                                                                                                                                     |
| +++++++++++U0                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/counter/comp4.core_instance4/BU2/U0                                                                                                                                                  |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                    |
| +++++++++++++the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                         |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                           |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                         |
| +++++++++++++++++fd                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen2_584fce07b3/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                      |
| +++++++twiddle_gen3_92ffe16428                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428                      
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/counter              
                                                                                                                                                               |
| +++++++++comp4.core_instance4                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/counter/comp4.core_instance4                                                                                                                                                         |
| ++++++++++BU2                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/counter/comp4.core_instance4/BU2                                                                                                                                                     |
| +++++++++++U0                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/counter/comp4.core_instance4/BU2/U0                                                                                                                                                  |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                    |
| +++++++++++++the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                         |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                           |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                         |
| +++++++++++++++++fd                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                      |
| ++++++++mem_c                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c                
                                                                                                                                                               |
| +++++++++comp8.core_instance8                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8                                                                                                                                                           |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8/BU2                                                                                                                                                       |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8/BU2/U0                                                                                                                                                    |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator                                                                                                                                  |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                       |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                      |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/twiddle_gen3_92ffe16428/mem_c/comp8.core_instance8/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                               |
| +++++r4_dit_stage_5_996be35e6c                                |           | 0/561         | 0/1399        | 0/844         | 0/133         | 0/1       | 0/9     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c                                                                    
                                                                                                                                                               |
| ++++++quadplex_commutator_82f07f5658                          |           | 0/233         | 0/425         | 0/319         | 0/107         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658                                     
                                                                                                                                                               |
| +++++++biplex_commutator_01_9d89f64305                        |           | 0/53          | 0/105         | 0/53          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305     
                                                                                                                                                               |
| ++++++++counter                                               |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/counter                                                                                                                                                             |
| ++++++++delay_b_4f06581ffe                                    |           | 0/15          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe                                                                                                                                                  |
| +++++++++slr                                                  |           | 0/15          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr                                                                                                                                              |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/15          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst                                                                                                                 |
| +++++++++++partial_one.last_srl17e                            |           | 15/15         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_b_4f06581ffe/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                         |
| ++++++++delay_lo_518007da04                                   |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04                                                                                                                                                 |
| +++++++++slr                                                  |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr                                                                                                                                             |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst                                                                                                                |
| +++++++++++partial_one.last_srl17e                            |           | 7/7           | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/delay_lo_518007da04/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                        |
| ++++++++mux                                                   |           | 14/14         | 26/26         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux 
                                                                                                                                                               |
| ++++++++mux1                                                  |           | 16/16         | 26/26         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_01_9d89f64305/mux1
                                                                                                                                                               |
| +++++++biplex_commutator_23_dd2d5f9f2d                        |           | 0/41          | 0/106         | 0/54          | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d     
                                                                                                                                                               |
| ++++++++counter                                               |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/counter                                                                                                                                                             |
| ++++++++delay                                                 |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay/srl_delay.synth_reg_srl_inst                                                                                                                                  |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                          |
| ++++++++delay_b_79ad0bb913                                    |           | 0/12          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913                                                                                                                                                  |
| +++++++++slr                                                  |           | 0/12          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr                                                                                                                                              |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/12          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst                                                                                                                 |
| +++++++++++partial_one.last_srl17e                            |           | 12/12         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_b_79ad0bb913/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                         |
| ++++++++delay_lo_687f66a76d                                   |           | 0/13          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d                                                                                                                                                 |
| +++++++++slr                                                  |           | 0/13          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr                                                                                                                                             |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/13          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst                                                                                                                |
| +++++++++++partial_one.last_srl17e                            |           | 13/13         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/delay_lo_687f66a76d/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                        |
| ++++++++mux                                                   |           | 7/7           | 26/26         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux 
                                                                                                                                                               |
| ++++++++mux1                                                  |           | 7/7           | 26/26         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_23_dd2d5f9f2d/mux1
                                                                                                                                                               |
| +++++++biplex_commutator_ac_81df6b4fb1                        |           | 0/76          | 0/107         | 0/106         | 0/53          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1     
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/counter                                                                                                                                                             |
| +++++++++comp9.core_instance9                                 |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/counter/comp9.core_instance9                                                                                                                                        |
| ++++++++++BU2                                                 |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/counter/comp9.core_instance9/BU2                                                                                                                                    |
| +++++++++++U0                                                 |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/counter/comp9.core_instance9/BU2/U0                                                                                                                                 |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/2           | 0/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/1           | 0/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| +++++++++++++++++fd                                           |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++++++delay                                                 |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay/srl_delay.synth_reg_srl_inst                                                                                                                                  |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                          |
| ++++++++delay_b_166f3522d2                                    |           | 0/20          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2                                                                                                                                                  |
| +++++++++slr                                                  |           | 0/20          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr                                                                                                                                              |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/20          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst                                                                                                                 |
| +++++++++++partial_one.last_srl17e                            |           | 20/20         | 26/26         | 26/26         | 26/26         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                         |
| ++++++++delay_lo_485c5c058c                                   |           | 0/16          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c                                                                                                                                                 |
| +++++++++slr                                                  |           | 0/16          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr                                                                                                                                             |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/16          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst                                                                                                                |
| +++++++++++partial_one.last_srl17e                            |           | 16/16         | 26/26         | 26/26         | 26/26         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                        |
| ++++++++mux                                                   |           | 18/18         | 26/26         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux 
                                                                                                                                                               |
| ++++++++mux1                                                  |           | 19/19         | 26/26         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_ac_81df6b4fb1/mux1
                                                                                                                                                               |
| +++++++biplex_commutator_bd_28b8a6d874                        |           | 0/63          | 0/107         | 0/106         | 0/53          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874     
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/counter                                                                                                                                                             |
| +++++++++comp9.core_instance9                                 |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/counter/comp9.core_instance9                                                                                                                                        |
| ++++++++++BU2                                                 |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/counter/comp9.core_instance9/BU2                                                                                                                                    |
| +++++++++++U0                                                 |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/counter/comp9.core_instance9/BU2/U0                                                                                                                                 |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                   |
| +++++++++++++the_addsub                                       |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                        |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/2           | 0/2           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                               |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/2           | 0/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                          |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/1           | 0/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                        |
| +++++++++++++++++fd                                           |           | 1/1           | 2/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/counter/comp9.core_instance9/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                     |
| ++++++++delay                                                 |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay/srl_delay.synth_reg_srl_inst                                                                                                                                  |
| ++++++++++partial_one.last_srl17e                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                          |
| ++++++++delay_b_166f3522d2                                    |           | 0/12          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2                                                                                                                                                  |
| +++++++++slr                                                  |           | 0/12          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr                                                                                                                                              |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/12          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst                                                                                                                 |
| +++++++++++partial_one.last_srl17e                            |           | 12/12         | 26/26         | 26/26         | 26/26         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_b_166f3522d2/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                         |
| ++++++++delay_lo_485c5c058c                                   |           | 0/15          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c                                                                                                                                                 |
| +++++++++slr                                                  |           | 0/15          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr                                                                                                                                             |
| ++++++++++srl_delay.synth_reg_srl_inst                        |           | 0/15          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst                                                                                                                |
| +++++++++++partial_one.last_srl17e                            |           | 15/15         | 26/26         | 26/26         | 26/26         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/delay_lo_485c5c058c/slr/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                        |
| ++++++++mux                                                   |           | 16/16         | 26/26         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux 
                                                                                                                                                               |
| ++++++++mux1                                                  |           | 17/17         | 26/26         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/quadplex_commutator_82f07f5658/biplex_commutator_bd_28b8a6d874/mux1
                                                                                                                                                               |
| ++++++r4_butterfly_e2f6f41a01                                 |           | 0/64          | 0/232         | 0/232         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01                                            
                                                                                                                                                               |
| +++++++butterfly0_d9dedc65d0                                  |           | 0/16          | 0/56          | 0/56          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0                      
                                                                                                                                                               |
| ++++++++add_im                                                |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_im               
                                                                                                                                                               |
| ++++++++add_re                                                |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/add_re               
                                                                                                                                                               |
| ++++++++sub_im                                                |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_im               
                                                                                                                                                               |
| ++++++++sub_re                                                |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly0_d9dedc65d0/sub_re               
                                                                                                                                                               |
| +++++++butterfly1_d8f10a857b                                  |           | 0/16          | 0/56          | 0/56          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b                      
                                                                                                                                                               |
| ++++++++add_im                                                |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_im               
                                                                                                                                                               |
| ++++++++add_re                                                |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/add_re               
                                                                                                                                                               |
| ++++++++sub_im                                                |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_im               
                                                                                                                                                               |
| ++++++++sub_re                                                |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly1_d8f10a857b/sub_re               
                                                                                                                                                               |
| +++++++butterfly2_d9ed76fd30                                  |           | 0/16          | 0/60          | 0/60          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30                      
                                                                                                                                                               |
| ++++++++add_im                                                |           | 4/4           | 15/15         | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_im               
                                                                                                                                                               |
| ++++++++add_re                                                |           | 4/4           | 15/15         | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/add_re               
                                                                                                                                                               |
| ++++++++sub_im                                                |           | 4/4           | 15/15         | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_im               
                                                                                                                                                               |
| ++++++++sub_re                                                |           | 4/4           | 15/15         | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly2_d9ed76fd30/sub_re               
                                                                                                                                                               |
| +++++++butterfly3j_a84819e721                                 |           | 0/16          | 0/60          | 0/60          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721                     
                                                                                                                                                               |
| ++++++++add_im                                                |           | 4/4           | 15/15         | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_im              
                                                                                                                                                               |
| ++++++++add_re                                                |           | 4/4           | 15/15         | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/add_re              
                                                                                                                                                               |
| ++++++++sub_im                                                |           | 4/4           | 15/15         | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_im              
                                                                                                                                                               |
| ++++++++sub_re                                                |           | 4/4           | 15/15         | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_butterfly_e2f6f41a01/butterfly3j_a84819e721/sub_re              
                                                                                                                                                               |
| ++++++r4_twiddle_32f585031f                                   |           | 0/264         | 0/742         | 0/293         | 0/26          | 0/1       | 0/9     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f                                              
                                                                                                                                                               |
| +++++++cmpy1_fbda3b4720                                       |           | 0/78          | 0/222         | 0/114         | 0/26          | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720                             
                                                                                                                                                               |
| ++++++++br_add_bi                                             |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/br_add_bi                   
                                                                                                                                                               |
| ++++++++convert_im                                            |           | 0/19          | 0/46          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 2/19          | 0/46          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/9           | 0/20          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 9/9           | 20/20         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/4           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 4/4           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/4           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 4/4           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++convert_re                                            |           | 0/16          | 0/46          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 2/16          | 0/46          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/6           | 0/20          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 6/6           | 20/20         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/4           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 4/4           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/4           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 4/4           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++delay1                                                |           | 0/15          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1                      
                                                                                                                                                               |
| +++++++++srl_delay.synth_reg_srl_inst                         |           | 0/15          | 0/26          | 0/26          | 0/26          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst                                                                                                                                                         |
| ++++++++++partial_one.last_srl17e                             |           | 15/15         | 26/26         | 26/26         | 26/26         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                 |
| ++++++++imim                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/imim                        
                                                                                                                                                               |
| +++++++++comp7.core_instance7                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/imim/comp7.core_instance7   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/imim/comp7.core_instance7/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/imim/comp7.core_instance7/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rere                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rere                        
                                                                                                                                                               |
| +++++++++comp7.core_instance7                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rere/comp7.core_instance7   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rere/comp7.core_instance7/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rere/comp7.core_instance7/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rr_add_ii                                             |           | 5/5           | 20/20         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_add_ii                   
                                                                                                                                                               |
| ++++++++rr_sub_ii                                             |           | 11/11         | 40/40         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/rr_sub_ii                   
                                                                                                                                                               |
| ++++++++ss_sub_rrii                                           |           | 5/5           | 20/20         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/ss_sub_rrii                 
                                                                                                                                                               |
| ++++++++sumsum                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/sumsum                      
                                                                                                                                                               |
| +++++++++comp8.core_instance8                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/sumsum/comp8.core_instance8 
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/sumsum/comp8.core_instance8/BU2                                                                                                                                                             |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/sumsum/comp8.core_instance8/BU2/U0                                                                                                                                                          |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model                                                                                                                                    |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                           |
| ++++++++wr_add_wi                                             |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/wr_add_wi                   
                                                                                                                                                               |
| +++++++cmpy2_e126ee77de                                       |           | 0/69          | 0/196         | 0/88          | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de                             
                                                                                                                                                               |
| ++++++++br_add_bi                                             |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/br_add_bi                   
                                                                                                                                                               |
| ++++++++convert_im                                            |           | 0/18          | 0/46          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 2/18          | 0/46          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/7           | 0/20          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 7/7           | 20/20         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/5           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 5/5           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/4           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 4/4           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++convert_re                                            |           | 0/22          | 0/46          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 2/22          | 0/46          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/12          | 0/20          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 12/12         | 20/20         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/4           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 4/4           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/4           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 4/4           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++imim                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/imim                        
                                                                                                                                                               |
| +++++++++comp7.core_instance7                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/imim/comp7.core_instance7   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/imim/comp7.core_instance7/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/imim/comp7.core_instance7/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rere                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rere                        
                                                                                                                                                               |
| +++++++++comp7.core_instance7                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rere/comp7.core_instance7   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rere/comp7.core_instance7/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rere/comp7.core_instance7/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rr_add_ii                                             |           | 5/5           | 20/20         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_add_ii                   
                                                                                                                                                               |
| ++++++++rr_sub_ii                                             |           | 12/12         | 40/40         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/rr_sub_ii                   
                                                                                                                                                               |
| ++++++++ss_sub_rrii                                           |           | 5/5           | 20/20         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/ss_sub_rrii                 
                                                                                                                                                               |
| ++++++++sumsum                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/sumsum                      
                                                                                                                                                               |
| +++++++++comp8.core_instance8                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/sumsum/comp8.core_instance8 
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/sumsum/comp8.core_instance8/BU2                                                                                                                                                             |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/sumsum/comp8.core_instance8/BU2/U0                                                                                                                                                          |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model                                                                                                                                    |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                           |
| ++++++++wr_add_wi                                             |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/wr_add_wi                   
                                                                                                                                                               |
| +++++++cmpy3_a67d3b67f2                                       |           | 0/62          | 0/196         | 0/88          | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2                             
                                                                                                                                                               |
| ++++++++br_add_bi                                             |           | 4/4           | 14/14         | 14/14         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/br_add_bi                   
                                                                                                                                                               |
| ++++++++convert_im                                            |           | 0/18          | 0/46          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 2/18          | 0/46          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/6           | 0/20          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 6/6           | 20/20         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/6           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 6/6           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/4           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 4/4           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++convert_re                                            |           | 0/17          | 0/46          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re                  
                                                                                                                                                               |
| +++++++++convert                                              |           | 2/17          | 0/46          | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert          
                                                                                                                                                               |
| ++++++++++latency_fpr.reg_fpr                                 |           | 0/5           | 0/20          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr                                                                                                                                                      |
| +++++++++++partial_one.last_srl17e                            |           | 5/5           | 20/20         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e                                                                                                                              |
| ++++++++++latency_lt_4.reg_out                                |           | 0/6           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_lt_4.reg_out                                                                                                                                                     |
| +++++++++++partial_one.last_srl17e                            |           | 6/6           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_lt_4.reg_out/partial_one.last_srl17e                                                                                                                             |
| ++++++++++latency_qr.reg_qr                                   |           | 0/4           | 0/13          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_qr.reg_qr                                                                                                                                                        |
| +++++++++++partial_one.last_srl17e                            |           | 4/4           | 13/13         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_qr.reg_qr/partial_one.last_srl17e                                                                                                                                |
| ++++++++imim                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/imim                        
                                                                                                                                                               |
| +++++++++comp7.core_instance7                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/imim/comp7.core_instance7   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/imim/comp7.core_instance7/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/imim/comp7.core_instance7/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/imim/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rere                                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rere                        
                                                                                                                                                               |
| +++++++++comp7.core_instance7                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rere/comp7.core_instance7   
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rere/comp7.core_instance7/BU2                                                                                                                                                               |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rere/comp7.core_instance7/BU2/U0                                                                                                                                                            |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model                                                                                                                                      |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rere/comp7.core_instance7/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                             |
| ++++++++rr_add_ii                                             |           | 5/5           | 20/20         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_add_ii                   
                                                                                                                                                               |
| ++++++++rr_sub_ii                                             |           | 10/10         | 40/40         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/rr_sub_ii                   
                                                                                                                                                               |
| ++++++++ss_sub_rrii                                           |           | 5/5           | 20/20         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/ss_sub_rrii                 
                                                                                                                                                               |
| ++++++++sumsum                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/sumsum                      
                                                                                                                                                               |
| +++++++++comp8.core_instance8                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/sumsum/comp8.core_instance8 
                                                                                                                                                               |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/sumsum/comp8.core_instance8/BU2                                                                                                                                                             |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/sumsum/comp8.core_instance8/BU2/U0                                                                                                                                                          |
| ++++++++++++i_synth.i_synth_model                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model                                                                                                                                    |
| +++++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/sumsum/comp8.core_instance8/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                           |
| ++++++++wr_add_wi                                             |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/wr_add_wi                   
                                                                                                                                                               |
| +++++++delay1                                                 |           | 0/13          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1                                       
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/13          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst          
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 13/13         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                  |
| +++++++delay2                                                 |           | 0/9           | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2                                       
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/9           | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst          
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 9/9           | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                  |
| +++++++delay4                                                 |           | 0/12          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4                                       
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/12          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst          
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 12/12         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                  |
| +++++++delay5                                                 |           | 0/12          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5                                       
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/12          | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst          
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 12/12         | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                                                                                                                                                  |
| +++++++twiddle_gen1_3c24058275                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275                      
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/counter              
                                                                                                                                                               |
| +++++++++comp4.core_instance4                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/counter/comp4.core_instance4                                                                                                                                                         |
| ++++++++++BU2                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/counter/comp4.core_instance4/BU2                                                                                                                                                     |
| +++++++++++U0                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/counter/comp4.core_instance4/BU2/U0                                                                                                                                                  |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                    |
| +++++++++++++the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                         |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                           |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                         |
| +++++++++++++++++fd                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen1_3c24058275/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                      |
| +++++++twiddle_gen2_875d51f938                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938                      
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/counter              
                                                                                                                                                               |
| +++++++++comp4.core_instance4                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/counter/comp4.core_instance4                                                                                                                                                         |
| ++++++++++BU2                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/counter/comp4.core_instance4/BU2                                                                                                                                                     |
| +++++++++++U0                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/counter/comp4.core_instance4/BU2/U0                                                                                                                                                  |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                    |
| +++++++++++++the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                         |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                           |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                         |
| +++++++++++++++++fd                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                      |
| ++++++++mem_c                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c                
                                                                                                                                                               |
| +++++++++comp10.core_instance10                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10                                                                                                                                                         |
| ++++++++++BU2                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10/BU2                                                                                                                                                     |
| +++++++++++U0                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10/BU2/U0                                                                                                                                                  |
| ++++++++++++blk_mem_generator                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator                                                                                                                                |
| +++++++++++++valid.cstr                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                     |
| ++++++++++++++ramloop[0].ram.r                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                    |
| +++++++++++++++v5.ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen2_875d51f938/mem_c/comp10.core_instance10/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                             |
| +++++++twiddle_gen3_9616316372                                |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372                      
                                                                                                                                                               |
| ++++++++counter                                               |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/counter              
                                                                                                                                                               |
| +++++++++comp4.core_instance4                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/counter/comp4.core_instance4                                                                                                                                                         |
| ++++++++++BU2                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/counter/comp4.core_instance4/BU2                                                                                                                                                     |
| +++++++++++U0                                                 |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/counter/comp4.core_instance4/BU2/U0                                                                                                                                                  |
| ++++++++++++i_baseblox.i_baseblox_counter                     |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter                                                                                                                    |
| +++++++++++++the_addsub                                       |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                         |
| ++++++++++++++no_pipelining.the_addsub                        |           | 0/3           | 0/8           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                |
| +++++++++++++++i_lut6.i_lut6_addsub                           |           | 1/3           | 0/8           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                           |
| ++++++++++++++++i_q.i_simple.qreg                             |           | 0/2           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                         |
| +++++++++++++++++fd                                           |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/twiddle_gen3_9616316372/counter/comp4.core_instance4/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                      |
| ++++r4_power15_1_08daeed395                                   |           | 0/21          | 0/69          | 0/26          | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395                                                                                            
                                                                                                                                                               |
| +++++imag_square                                              |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square                                                                                
                                                                                                                                                               |
| ++++++comp9.core_instance9                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9                                                           
                                                                                                                                                               |
| +++++++BU2                                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2                                                       
                                                                                                                                                               |
| ++++++++U0                                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0                                                    
                                                                                                                                                               |
| +++++++++i_synth.i_synth_model                                |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model                              
                                                                                                                                                               |
| ++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP            |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                                                     |
| +++++++++++inferred_dsp.Pdelay                                |           | 7/7           | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay                                                                                                                                 |
| +++++power_adder                                              |           | 7/7           | 17/17         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder                                                                                
                                                                                                                                                               |
| +++++real_square                                              |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square                                                                                
                                                                                                                                                               |
| ++++++comp9.core_instance9                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9                                                           
                                                                                                                                                               |
| +++++++BU2                                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2                                                       
                                                                                                                                                               |
| ++++++++U0                                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0                                                    
                                                                                                                                                               |
| +++++++++i_synth.i_synth_model                                |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model                              
                                                                                                                                                               |
| ++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP            |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                                                     |
| +++++++++++inferred_dsp.Pdelay                                |           | 7/7           | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_1_08daeed395/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay                                                                                                                                 |
| ++++r4_power15_2_12d45ad09a                                   |           | 0/21          | 0/69          | 0/26          | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a                                                                                            
                                                                                                                                                               |
| +++++imag_square                                              |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square                                                                                
                                                                                                                                                               |
| ++++++comp9.core_instance9                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9                                                           
                                                                                                                                                               |
| +++++++BU2                                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2                                                       
                                                                                                                                                               |
| ++++++++U0                                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0                                                    
                                                                                                                                                               |
| +++++++++i_synth.i_synth_model                                |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model                              
                                                                                                                                                               |
| ++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP            |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                                                     |
| +++++++++++inferred_dsp.Pdelay                                |           | 7/7           | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay                                                                                                                                 |
| +++++power_adder                                              |           | 7/7           | 17/17         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder                                                                                
                                                                                                                                                               |
| +++++real_square                                              |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square                                                                                
                                                                                                                                                               |
| ++++++comp9.core_instance9                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9                                                           
                                                                                                                                                               |
| +++++++BU2                                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2                                                       
                                                                                                                                                               |
| ++++++++U0                                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0                                                    
                                                                                                                                                               |
| +++++++++i_synth.i_synth_model                                |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model                              
                                                                                                                                                               |
| ++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP            |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                                                     |
| +++++++++++inferred_dsp.Pdelay                                |           | 7/7           | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_2_12d45ad09a/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay                                                                                                                                 |
| ++++r4_power15_3_e0b61967bc                                   |           | 0/21          | 0/69          | 0/26          | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc                                                                                            
                                                                                                                                                               |
| +++++imag_square                                              |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square                                                                                
                                                                                                                                                               |
| ++++++comp9.core_instance9                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9                                                           
                                                                                                                                                               |
| +++++++BU2                                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2                                                       
                                                                                                                                                               |
| ++++++++U0                                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0                                                    
                                                                                                                                                               |
| +++++++++i_synth.i_synth_model                                |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model                              
                                                                                                                                                               |
| ++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP            |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                                                     |
| +++++++++++inferred_dsp.Pdelay                                |           | 7/7           | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay                                                                                                                                 |
| +++++power_adder                                              |           | 7/7           | 17/17         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder                                                                                
                                                                                                                                                               |
| +++++real_square                                              |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square                                                                                
                                                                                                                                                               |
| ++++++comp9.core_instance9                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9                                                           
                                                                                                                                                               |
| +++++++BU2                                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2                                                       
                                                                                                                                                               |
| ++++++++U0                                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0                                                    
                                                                                                                                                               |
| +++++++++i_synth.i_synth_model                                |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model                              
                                                                                                                                                               |
| ++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP            |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                                                     |
| +++++++++++inferred_dsp.Pdelay                                |           | 7/7           | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_3_e0b61967bc/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay                                                                                                                                 |
| ++++r4_power15_4_c373dac359                                   |           | 0/21          | 0/69          | 0/26          | 0/0           | 0/0       | 0/2     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359                                                                                            
                                                                                                                                                               |
| +++++imag_square                                              |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square                                                                                
                                                                                                                                                               |
| ++++++comp9.core_instance9                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9                                                           
                                                                                                                                                               |
| +++++++BU2                                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2                                                       
                                                                                                                                                               |
| ++++++++U0                                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0                                                    
                                                                                                                                                               |
| +++++++++i_synth.i_synth_model                                |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model                              
                                                                                                                                                               |
| ++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP            |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                                                     |
| +++++++++++inferred_dsp.Pdelay                                |           | 7/7           | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/imag_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay                                                                                                                                 |
| +++++power_adder                                              |           | 7/7           | 17/17         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder                                                                                
                                                                                                                                                               |
| +++++real_square                                              |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square                                                                                
                                                                                                                                                               |
| ++++++comp9.core_instance9                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9                                                           
                                                                                                                                                               |
| +++++++BU2                                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2                                                       
                                                                                                                                                               |
| ++++++++U0                                                    |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0                                                    
                                                                                                                                                               |
| +++++++++i_synth.i_synth_model                                |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model                              
                                                                                                                                                               |
| ++++++++++gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP            |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP                                                                                                                                                     |
| +++++++++++inferred_dsp.Pdelay                                |           | 7/7           | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/r4_power15_4_c373dac359/real_square/comp9.core_instance9/BU2/U0/i_synth.i_synth_model/gEMBEDDED_MULT.gEMB_MULTS_only.gDSP.iDSP/inferred_dsp.Pdelay                                                                                                                                 |
| ++++shift                                                     |           | 4/4           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift                                                                                                              
                                                                                                                                                               |
| ++++shift1                                                    |           | 2/2           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift1                                                                                                             
                                                                                                                                                               |
| ++++shift4                                                    |           | 3/3           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift4                                                                                                             
                                                                                                                                                               |
| ++++shift5                                                    |           | 5/5           | 8/8           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/shift5                                                                                                             
                                                                                                                                                               |
| ++++snap_adc_99300148c0                                       |           | 0/13          | 0/23          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0                                                                                                
                                                                                                                                                               |
| +++++freeze_cntr_21031db3e7                                   |           | 0/6           | 0/11          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7                                                                         
                                                                                                                                                               |
| ++++++counter3                                                |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/counter3                                                                
                                                                                                                                                               |
| +++++++comp10.core_instance10                                 |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10                                         
                                                                                                                                                               |
| ++++++++BU2                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/BU2                                     
                                                                                                                                                               |
| +++++++++U0                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/BU2/U0                                  
                                                                                                                                                               |
| ++++++++++i_baseblox.i_baseblox_counter                       |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter    
                                                                                                                                                               |
| +++++++++++the_addsub                                         |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                         |
| ++++++++++++no_pipelining.the_addsub                          |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                |
| +++++++++++++i_lut6.i_lut6_addsub                             |           | 1/4           | 0/11          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                           |
| ++++++++++++++i_q.i_simple.qreg                               |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                         |
| +++++++++++++++fd                                             |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                      |
| ++++++logical1                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/logical1                                                                
                                                                                                                                                               |
| ++++++logical5                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/freeze_cntr_21031db3e7/logical5                                                                
                                                                                                                                                               |
| +++++logical1                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/logical1                                                                                       
                                                                                                                                                               |
| +++++posedge_9c08045e50                                       |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/posedge_9c08045e50                                                                             
                                                                                                                                                               |
| ++++++delay                                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/posedge_9c08045e50/delay                                                                       
                                                                                                                                                               |
| +++++++srl_delay.synth_reg_srl_inst                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/posedge_9c08045e50/delay/srl_delay.synth_reg_srl_inst                                          
                                                                                                                                                               |
| ++++++++partial_one.last_srl17e                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/posedge_9c08045e50/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                  
                                                                                                                                                               |
| ++++++logical                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/posedge_9c08045e50/logical                                                                     
                                                                                                                                                               |
| +++++register1                                                |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/register1                                                                                      
                                                                                                                                                               |
| ++++++synth_reg_inst                                          |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/register1/synth_reg_inst                                                                       
                                                                                                                                                               |
| +++++++latency_gt_0.fd_array[1].reg_comp                      |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                     
                                                                                                                                                               |
| +++++register_x0                                              |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/register_x0                                                                                    
                                                                                                                                                               |
| ++++++synth_reg_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/register_x0/synth_reg_inst                                                                     
                                                                                                                                                               |
| +++++++latency_gt_0.fd_array[1].reg_comp                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_adc_99300148c0/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                   
                                                                                                                                                               |
| ++++snap_vacc0_1bd38304d0                                     |           | 0/13          | 0/23          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0                                                                                              
                                                                                                                                                               |
| +++++freeze_cntr_dafa6a18e0                                   |           | 0/6           | 0/11          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0                                                                       
                                                                                                                                                               |
| ++++++counter3                                                |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3                                                              
                                                                                                                                                               |
| +++++++comp10.core_instance10                                 |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10                                       
                                                                                                                                                               |
| ++++++++BU2                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/BU2                                   
                                                                                                                                                               |
| +++++++++U0                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/BU2/U0                                
                                                                                                                                                               |
| ++++++++++i_baseblox.i_baseblox_counter                       |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter  
                                                                                                                                                               |
| +++++++++++the_addsub                                         |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                       |
| ++++++++++++no_pipelining.the_addsub                          |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                              |
| +++++++++++++i_lut6.i_lut6_addsub                             |           | 1/4           | 0/11          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                         |
| ++++++++++++++i_q.i_simple.qreg                               |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                       |
| +++++++++++++++fd                                             |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                    |
| ++++++logical1                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/logical1                                                              
                                                                                                                                                               |
| ++++++logical5                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/logical5                                                              
                                                                                                                                                               |
| +++++logical1                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/logical1                                                                                     
                                                                                                                                                               |
| +++++posedge_7726464c13                                       |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/posedge_7726464c13                                                                           
                                                                                                                                                               |
| ++++++delay                                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/posedge_7726464c13/delay                                                                     
                                                                                                                                                               |
| +++++++srl_delay.synth_reg_srl_inst                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/posedge_7726464c13/delay/srl_delay.synth_reg_srl_inst                                        
                                                                                                                                                               |
| ++++++++partial_one.last_srl17e                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/posedge_7726464c13/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                
                                                                                                                                                               |
| ++++++logical                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/posedge_7726464c13/logical                                                                   
                                                                                                                                                               |
| +++++register1                                                |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/register1                                                                                    
                                                                                                                                                               |
| ++++++synth_reg_inst                                          |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/register1/synth_reg_inst                                                                     
                                                                                                                                                               |
| +++++++latency_gt_0.fd_array[1].reg_comp                      |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                   
                                                                                                                                                               |
| +++++register_x0                                              |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/register_x0                                                                                  
                                                                                                                                                               |
| ++++++synth_reg_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/register_x0/synth_reg_inst                                                                   
                                                                                                                                                               |
| +++++++latency_gt_0.fd_array[1].reg_comp                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc0_1bd38304d0/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                 
                                                                                                                                                               |
| ++++snap_vacc1_10ea8504ad                                     |           | 0/13          | 0/23          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad                                                                                              
                                                                                                                                                               |
| +++++freeze_cntr_60e398aa3c                                   |           | 0/6           | 0/11          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c                                                                       
                                                                                                                                                               |
| ++++++counter3                                                |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3                                                              
                                                                                                                                                               |
| +++++++comp10.core_instance10                                 |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10                                       
                                                                                                                                                               |
| ++++++++BU2                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/BU2                                   
                                                                                                                                                               |
| +++++++++U0                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/BU2/U0                                
                                                                                                                                                               |
| ++++++++++i_baseblox.i_baseblox_counter                       |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter  
                                                                                                                                                               |
| +++++++++++the_addsub                                         |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                       |
| ++++++++++++no_pipelining.the_addsub                          |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                              |
| +++++++++++++i_lut6.i_lut6_addsub                             |           | 1/4           | 0/11          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                         |
| ++++++++++++++i_q.i_simple.qreg                               |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                       |
| +++++++++++++++fd                                             |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                    |
| ++++++logical1                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/logical1                                                              
                                                                                                                                                               |
| ++++++logical5                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/freeze_cntr_60e398aa3c/logical5                                                              
                                                                                                                                                               |
| +++++logical1                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/logical1                                                                                     
                                                                                                                                                               |
| +++++posedge_9bf7dc8b9e                                       |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/posedge_9bf7dc8b9e                                                                           
                                                                                                                                                               |
| ++++++delay                                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/posedge_9bf7dc8b9e/delay                                                                     
                                                                                                                                                               |
| +++++++srl_delay.synth_reg_srl_inst                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/posedge_9bf7dc8b9e/delay/srl_delay.synth_reg_srl_inst                                        
                                                                                                                                                               |
| ++++++++partial_one.last_srl17e                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/posedge_9bf7dc8b9e/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                
                                                                                                                                                               |
| ++++++logical                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/posedge_9bf7dc8b9e/logical                                                                   
                                                                                                                                                               |
| +++++register1                                                |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/register1                                                                                    
                                                                                                                                                               |
| ++++++synth_reg_inst                                          |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/register1/synth_reg_inst                                                                     
                                                                                                                                                               |
| +++++++latency_gt_0.fd_array[1].reg_comp                      |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                   
                                                                                                                                                               |
| +++++register_x0                                              |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/register_x0                                                                                  
                                                                                                                                                               |
| ++++++synth_reg_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/register_x0/synth_reg_inst                                                                   
                                                                                                                                                               |
| +++++++latency_gt_0.fd_array[1].reg_comp                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc1_10ea8504ad/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                 
                                                                                                                                                               |
| ++++snap_vacc2_26e85db58a                                     |           | 0/13          | 0/23          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a                                                                                              
                                                                                                                                                               |
| +++++freeze_cntr_abdbda6bbd                                   |           | 0/6           | 0/11          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd                                                                       
                                                                                                                                                               |
| ++++++counter3                                                |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3                                                              
                                                                                                                                                               |
| +++++++comp10.core_instance10                                 |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10                                       
                                                                                                                                                               |
| ++++++++BU2                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/BU2                                   
                                                                                                                                                               |
| +++++++++U0                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/BU2/U0                                
                                                                                                                                                               |
| ++++++++++i_baseblox.i_baseblox_counter                       |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter  
                                                                                                                                                               |
| +++++++++++the_addsub                                         |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                       |
| ++++++++++++no_pipelining.the_addsub                          |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                              |
| +++++++++++++i_lut6.i_lut6_addsub                             |           | 1/4           | 0/11          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                         |
| ++++++++++++++i_q.i_simple.qreg                               |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                       |
| +++++++++++++++fd                                             |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                    |
| ++++++logical1                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/logical1                                                              
                                                                                                                                                               |
| ++++++logical5                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/freeze_cntr_abdbda6bbd/logical5                                                              
                                                                                                                                                               |
| +++++logical1                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/logical1                                                                                     
                                                                                                                                                               |
| +++++posedge_c9c37d327c                                       |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/posedge_c9c37d327c                                                                           
                                                                                                                                                               |
| ++++++delay                                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/posedge_c9c37d327c/delay                                                                     
                                                                                                                                                               |
| +++++++srl_delay.synth_reg_srl_inst                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/posedge_c9c37d327c/delay/srl_delay.synth_reg_srl_inst                                        
                                                                                                                                                               |
| ++++++++partial_one.last_srl17e                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/posedge_c9c37d327c/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                
                                                                                                                                                               |
| ++++++logical                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/posedge_c9c37d327c/logical                                                                   
                                                                                                                                                               |
| +++++register1                                                |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/register1                                                                                    
                                                                                                                                                               |
| ++++++synth_reg_inst                                          |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/register1/synth_reg_inst                                                                     
                                                                                                                                                               |
| +++++++latency_gt_0.fd_array[1].reg_comp                      |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                   
                                                                                                                                                               |
| +++++register_x0                                              |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/register_x0                                                                                  
                                                                                                                                                               |
| ++++++synth_reg_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/register_x0/synth_reg_inst                                                                   
                                                                                                                                                               |
| +++++++latency_gt_0.fd_array[1].reg_comp                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc2_26e85db58a/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                 
                                                                                                                                                               |
| ++++snap_vacc3_d368eba1a5                                     |           | 0/14          | 0/23          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5                                                                                              
                                                                                                                                                               |
| +++++freeze_cntr_008ccc43fd                                   |           | 0/6           | 0/11          | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd                                                                       
                                                                                                                                                               |
| ++++++counter3                                                |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3                                                              
                                                                                                                                                               |
| +++++++comp10.core_instance10                                 |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10                                       
                                                                                                                                                               |
| ++++++++BU2                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/BU2                                   
                                                                                                                                                               |
| +++++++++U0                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/BU2/U0                                
                                                                                                                                                               |
| ++++++++++i_baseblox.i_baseblox_counter                       |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter  
                                                                                                                                                               |
| +++++++++++the_addsub                                         |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                       |
| ++++++++++++no_pipelining.the_addsub                          |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                              |
| +++++++++++++i_lut6.i_lut6_addsub                             |           | 1/4           | 0/11          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                         |
| ++++++++++++++i_q.i_simple.qreg                               |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                       |
| +++++++++++++++fd                                             |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                    |
| ++++++logical1                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/logical1                                                              
                                                                                                                                                               |
| ++++++logical5                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/freeze_cntr_008ccc43fd/logical5                                                              
                                                                                                                                                               |
| +++++logical1                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/logical1                                                                                     
                                                                                                                                                               |
| +++++posedge_e5193203c3                                       |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/posedge_e5193203c3                                                                           
                                                                                                                                                               |
| ++++++delay                                                   |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/posedge_e5193203c3/delay                                                                     
                                                                                                                                                               |
| +++++++srl_delay.synth_reg_srl_inst                           |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/posedge_e5193203c3/delay/srl_delay.synth_reg_srl_inst                                        
                                                                                                                                                               |
| ++++++++partial_one.last_srl17e                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/posedge_e5193203c3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e                
                                                                                                                                                               |
| ++++++logical                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/posedge_e5193203c3/logical                                                                   
                                                                                                                                                               |
| +++++register1                                                |           | 0/4           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/register1                                                                                    
                                                                                                                                                               |
| ++++++synth_reg_inst                                          |           | 0/4           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/register1/synth_reg_inst                                                                     
                                                                                                                                                               |
| +++++++latency_gt_0.fd_array[1].reg_comp                      |           | 4/4           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                   
                                                                                                                                                               |
| +++++register_x0                                              |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/register_x0                                                                                  
                                                                                                                                                               |
| ++++++synth_reg_inst                                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/register_x0/synth_reg_inst                                                                   
                                                                                                                                                               |
| +++++++latency_gt_0.fd_array[1].reg_comp                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/snap_vacc3_d368eba1a5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp                                 
                                                                                                                                                               |
| ++++sync_cntr                                                 |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr                                                                                                          
                                                                                                                                                               |
| +++++comp11.core_instance11                                   |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11                                                                                   
                                                                                                                                                               |
| ++++++BU2                                                     |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2                                                                               
                                                                                                                                                               |
| +++++++U0                                                     |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0                                                                            
                                                                                                                                                               |
| ++++++++i_baseblox.i_baseblox_counter                         |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter                                              
                                                                                                                                                               |
| +++++++++the_addsub                                           |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                   
                                                                                                                                                               |
| ++++++++++no_pipelining.the_addsub                            |           | 0/9           | 0/32          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub          
                                                                                                                                                               |
| +++++++++++i_lut6.i_lut6_addsub                               |           | 1/9           | 0/32          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                                                     |
| ++++++++++++i_q.i_simple.qreg                                 |           | 0/8           | 0/32          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                                                   |
| +++++++++++++fd                                               |           | 8/8           | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_cntr/comp11.core_instance11/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                                                |
| ++++sync_gen                                                  |           | 0/8           | 0/26          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen                                                                                                           
                                                                                                                                                               |
| +++++comp12.core_instance12                                   |           | 0/8           | 0/26          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12                                                                                    
                                                                                                                                                               |
| ++++++BU2                                                     |           | 0/8           | 0/26          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2                                                                                
                                                                                                                                                               |
| +++++++U0                                                     |           | 0/8           | 0/26          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0                                                                             
                                                                                                                                                               |
| ++++++++i_baseblox.i_baseblox_counter                         |           | 0/8           | 0/26          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter                                               
                                                                                                                                                               |
| +++++++++the_addsub                                           |           | 0/8           | 0/26          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                    
                                                                                                                                                               |
| ++++++++++no_pipelining.the_addsub                            |           | 0/8           | 0/26          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub           
                                                                                                                                                               |
| +++++++++++i_lut6.i_lut6_addsub                               |           | 1/8           | 0/26          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                                                      |
| ++++++++++++i_q.i_simple.qreg                                 |           | 0/7           | 0/26          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                                                    |
| +++++++++++++fd                                               |           | 7/7           | 26/26         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/sync_gen/comp12.core_instance12/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                                                                 |
| ++++vacc0_f654429430                                          |           | 1/36          | 0/86          | 1/40          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430                                                                                                   
                                                                                                                                                               |
| +++++adder0                                                   |           | 17/17         | 64/64         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/adder0                                                                                            
                                                                                                                                                               |
| +++++delay_bram_bb7690a1f7                                    |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7                                                                             
                                                                                                                                                               |
| ++++++counter                                                 |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/counter                                                                     
                                                                                                                                                               |
| +++++++comp0.core_instance0                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0                                                
                                                                                                                                                               |
| ++++++++BU2                                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2                                            
                                                                                                                                                               |
| +++++++++U0                                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0                                         
                                                                                                                                                               |
| ++++++++++i_baseblox.i_baseblox_counter                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter           
                                                                                                                                                               |
| +++++++++++the_addsub                                         |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub
                                                                                                                                                               |
| ++++++++++++no_pipelining.the_addsub                          |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                       |
| +++++++++++++i_lut6.i_lut6_addsub                             |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                  |
| ++++++++++++++i_q.i_simple.qreg                               |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                |
| +++++++++++++++fd                                             |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                             |
| ++++++single_port_ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram                                                             
                                                                                                                                                               |
| +++++++comp5.core_instance5                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5                                        
                                                                                                                                                               |
| ++++++++BU2                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2                                    
                                                                                                                                                               |
| +++++++++U0                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0                                 
                                                                                                                                                               |
| ++++++++++blk_mem_generator                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator               
                                                                                                                                                               |
| +++++++++++valid.cstr                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr    
                                                                                                                                                               |
| ++++++++++++ramloop[0].ram.r                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                                   |
| +++++++++++++v5.ram                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                            |
| +++++mux0                                                     |           | 7/7           | 0/0           | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/mux0                                                                                              
                                                                                                                                                               |
| +++++pulse_ext_1b0df989e5                                     |           | 0/6           | 0/12          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5                                                                              
                                                                                                                                                               |
| ++++++counter3                                                |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/counter3                                                                     
                                                                                                                                                               |
| +++++++comp10.core_instance10                                 |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10                                              
                                                                                                                                                               |
| ++++++++BU2                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2                                          
                                                                                                                                                               |
| +++++++++U0                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0                                       
                                                                                                                                                               |
| ++++++++++i_baseblox.i_baseblox_counter                       |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter         
                                                                                                                                                               |
| +++++++++++the_addsub                                         |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                              |
| ++++++++++++no_pipelining.the_addsub                          |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                     |
| +++++++++++++i_lut6.i_lut6_addsub                             |           | 1/4           | 0/11          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                |
| ++++++++++++++i_q.i_simple.qreg                               |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                              |
| +++++++++++++++fd                                             |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                           |
| ++++++posedge_7d7f501f17                                      |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/posedge_7d7f501f17                                                           
                                                                                                                                                               |
| +++++++delay                                                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/posedge_7d7f501f17/delay                                                     
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/posedge_7d7f501f17/delay/srl_delay.synth_reg_srl_inst                        
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/posedge_7d7f501f17/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e
                                                                                                                                                               |
| +++++++logical                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/posedge_7d7f501f17/logical                                                   
                                                                                                                                                               |
| ++++vacc1_eecb265a08                                          |           | 1/34          | 0/86          | 1/40          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08                                                                                                   
                                                                                                                                                               |
| +++++adder0                                                   |           | 16/16         | 64/64         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/adder0                                                                                            
                                                                                                                                                               |
| +++++delay_bram_bb7690a1f7                                    |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7                                                                             
                                                                                                                                                               |
| ++++++counter                                                 |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/counter                                                                     
                                                                                                                                                               |
| +++++++comp0.core_instance0                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0                                                
                                                                                                                                                               |
| ++++++++BU2                                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2                                            
                                                                                                                                                               |
| +++++++++U0                                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0                                         
                                                                                                                                                               |
| ++++++++++i_baseblox.i_baseblox_counter                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter           
                                                                                                                                                               |
| +++++++++++the_addsub                                         |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub
                                                                                                                                                               |
| ++++++++++++no_pipelining.the_addsub                          |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                       |
| +++++++++++++i_lut6.i_lut6_addsub                             |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                  |
| ++++++++++++++i_q.i_simple.qreg                               |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                |
| +++++++++++++++fd                                             |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                             |
| ++++++single_port_ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram                                                             
                                                                                                                                                               |
| +++++++comp5.core_instance5                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5                                        
                                                                                                                                                               |
| ++++++++BU2                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2                                    
                                                                                                                                                               |
| +++++++++U0                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0                                 
                                                                                                                                                               |
| ++++++++++blk_mem_generator                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator               
                                                                                                                                                               |
| +++++++++++valid.cstr                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr    
                                                                                                                                                               |
| ++++++++++++ramloop[0].ram.r                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                                   |
| +++++++++++++v5.ram                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                            |
| +++++mux0                                                     |           | 6/6           | 0/0           | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/mux0                                                                                              
                                                                                                                                                               |
| +++++pulse_ext_1b0df989e5                                     |           | 0/6           | 0/12          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5                                                                              
                                                                                                                                                               |
| ++++++counter3                                                |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/counter3                                                                     
                                                                                                                                                               |
| +++++++comp10.core_instance10                                 |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10                                              
                                                                                                                                                               |
| ++++++++BU2                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2                                          
                                                                                                                                                               |
| +++++++++U0                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0                                       
                                                                                                                                                               |
| ++++++++++i_baseblox.i_baseblox_counter                       |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter         
                                                                                                                                                               |
| +++++++++++the_addsub                                         |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                              |
| ++++++++++++no_pipelining.the_addsub                          |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                     |
| +++++++++++++i_lut6.i_lut6_addsub                             |           | 1/4           | 0/11          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                |
| ++++++++++++++i_q.i_simple.qreg                               |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                              |
| +++++++++++++++fd                                             |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                           |
| ++++++posedge_7d7f501f17                                      |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/posedge_7d7f501f17                                                           
                                                                                                                                                               |
| +++++++delay                                                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/posedge_7d7f501f17/delay                                                     
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/posedge_7d7f501f17/delay/srl_delay.synth_reg_srl_inst                        
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/posedge_7d7f501f17/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e
                                                                                                                                                               |
| +++++++logical                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/posedge_7d7f501f17/logical                                                   
                                                                                                                                                               |
| ++++vacc2_382018753d                                          |           | 1/35          | 0/86          | 1/40          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d                                                                                                   
                                                                                                                                                               |
| +++++adder0                                                   |           | 17/17         | 64/64         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/adder0                                                                                            
                                                                                                                                                               |
| +++++delay_bram_bb7690a1f7                                    |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7                                                                             
                                                                                                                                                               |
| ++++++counter                                                 |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/counter                                                                     
                                                                                                                                                               |
| +++++++comp0.core_instance0                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0                                                
                                                                                                                                                               |
| ++++++++BU2                                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2                                            
                                                                                                                                                               |
| +++++++++U0                                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0                                         
                                                                                                                                                               |
| ++++++++++i_baseblox.i_baseblox_counter                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter           
                                                                                                                                                               |
| +++++++++++the_addsub                                         |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub
                                                                                                                                                               |
| ++++++++++++no_pipelining.the_addsub                          |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                       |
| +++++++++++++i_lut6.i_lut6_addsub                             |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                  |
| ++++++++++++++i_q.i_simple.qreg                               |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                |
| +++++++++++++++fd                                             |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                             |
| ++++++single_port_ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram                                                             
                                                                                                                                                               |
| +++++++comp5.core_instance5                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5                                        
                                                                                                                                                               |
| ++++++++BU2                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2                                    
                                                                                                                                                               |
| +++++++++U0                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0                                 
                                                                                                                                                               |
| ++++++++++blk_mem_generator                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator               
                                                                                                                                                               |
| +++++++++++valid.cstr                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr    
                                                                                                                                                               |
| ++++++++++++ramloop[0].ram.r                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                                   |
| +++++++++++++v5.ram                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                            |
| +++++mux0                                                     |           | 6/6           | 0/0           | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/mux0                                                                                              
                                                                                                                                                               |
| +++++pulse_ext_1b0df989e5                                     |           | 0/6           | 0/12          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5                                                                              
                                                                                                                                                               |
| ++++++counter3                                                |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/counter3                                                                     
                                                                                                                                                               |
| +++++++comp10.core_instance10                                 |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10                                              
                                                                                                                                                               |
| ++++++++BU2                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2                                          
                                                                                                                                                               |
| +++++++++U0                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0                                       
                                                                                                                                                               |
| ++++++++++i_baseblox.i_baseblox_counter                       |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter         
                                                                                                                                                               |
| +++++++++++the_addsub                                         |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                              |
| ++++++++++++no_pipelining.the_addsub                          |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                     |
| +++++++++++++i_lut6.i_lut6_addsub                             |           | 1/4           | 0/11          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                |
| ++++++++++++++i_q.i_simple.qreg                               |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                              |
| +++++++++++++++fd                                             |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                           |
| ++++++posedge_7d7f501f17                                      |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/posedge_7d7f501f17                                                           
                                                                                                                                                               |
| +++++++delay                                                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/posedge_7d7f501f17/delay                                                     
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/posedge_7d7f501f17/delay/srl_delay.synth_reg_srl_inst                        
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/posedge_7d7f501f17/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e
                                                                                                                                                               |
| +++++++logical                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/posedge_7d7f501f17/logical                                                   
                                                                                                                                                               |
| ++++vacc3_d6600d8df0                                          |           | 1/37          | 0/86          | 1/40          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0                                                                                                   
                                                                                                                                                               |
| +++++adder0                                                   |           | 18/18         | 64/64         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/adder0                                                                                            
                                                                                                                                                               |
| +++++delay_bram_bb7690a1f7                                    |           | 0/5           | 0/10          | 0/3           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7                                                                             
                                                                                                                                                               |
| ++++++counter                                                 |           | 1/5           | 0/10          | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/counter                                                                     
                                                                                                                                                               |
| +++++++comp0.core_instance0                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0                                                
                                                                                                                                                               |
| ++++++++BU2                                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2                                            
                                                                                                                                                               |
| +++++++++U0                                                   |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0                                         
                                                                                                                                                               |
| ++++++++++i_baseblox.i_baseblox_counter                       |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter           
                                                                                                                                                               |
| +++++++++++the_addsub                                         |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub
                                                                                                                                                               |
| ++++++++++++no_pipelining.the_addsub                          |           | 0/4           | 0/10          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                       |
| +++++++++++++i_lut6.i_lut6_addsub                             |           | 1/4           | 0/10          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                  |
| ++++++++++++++i_q.i_simple.qreg                               |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                                |
| +++++++++++++++fd                                             |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/counter/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                             |
| ++++++single_port_ram                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram                                                             
                                                                                                                                                               |
| +++++++comp5.core_instance5                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5                                        
                                                                                                                                                               |
| ++++++++BU2                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2                                    
                                                                                                                                                               |
| +++++++++U0                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0                                 
                                                                                                                                                               |
| ++++++++++blk_mem_generator                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator               
                                                                                                                                                               |
| +++++++++++valid.cstr                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr    
                                                                                                                                                               |
| ++++++++++++ramloop[0].ram.r                                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                                                                                   |
| +++++++++++++v5.ram                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram                                                                                                                                            |
| +++++mux0                                                     |           | 7/7           | 0/0           | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/mux0                                                                                              
                                                                                                                                                               |
| +++++pulse_ext_1b0df989e5                                     |           | 0/6           | 0/12          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5                                                                              
                                                                                                                                                               |
| ++++++counter3                                                |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/counter3                                                                     
                                                                                                                                                               |
| +++++++comp10.core_instance10                                 |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10                                              
                                                                                                                                                               |
| ++++++++BU2                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2                                          
                                                                                                                                                               |
| +++++++++U0                                                   |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0                                       
                                                                                                                                                               |
| ++++++++++i_baseblox.i_baseblox_counter                       |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter         
                                                                                                                                                               |
| +++++++++++the_addsub                                         |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub                                                                                                                                                              |
| ++++++++++++no_pipelining.the_addsub                          |           | 0/4           | 0/11          | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub                                                                                                                                     |
| +++++++++++++i_lut6.i_lut6_addsub                             |           | 1/4           | 0/11          | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub                                                                                                                |
| ++++++++++++++i_q.i_simple.qreg                               |           | 0/3           | 0/11          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg                                                                                              |
| +++++++++++++++fd                                             |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   |
system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/counter3/comp10.core_instance10/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd                                                                                           |
| ++++++posedge_7d7f501f17                                      |           | 0/2           | 0/1           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/posedge_7d7f501f17                                                           
                                                                                                                                                               |
| +++++++delay                                                  |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/posedge_7d7f501f17/delay                                                     
                                                                                                                                                               |
| ++++++++srl_delay.synth_reg_srl_inst                          |           | 0/1           | 0/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/posedge_7d7f501f17/delay/srl_delay.synth_reg_srl_inst                        
                                                                                                                                                               |
| +++++++++partial_one.last_srl17e                              |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/posedge_7d7f501f17/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e
                                                                                                                                                               |
| +++++++logical                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_XSG_core_config/r4_5g_specD5_XSG_core_config/r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/posedge_7d7f501f17/logical                                                   
                                                                                                                                                               |
| +r4_5g_specD5_acc_cnt                                         |           | 0/100         | 0/149         | 0/124         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_acc_cnt                                                                                                                                                                         
                                                                                                                                                               |
| ++r4_5g_specD5_acc_cnt                                        |           | 0/100         | 0/149         | 0/124         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt                                                                                                                                                    
                                                                                                                                                               |
| +++OPB_IPIF_I                                                 |           | 0/53          | 0/48          | 0/84          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I                                                                                                                                         
                                                                                                                                                               |
| ++++OPB_BAM_I                                                 |           | 47/53         | 48/48         | 75/84         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I                                                                                                                               
                                                                                                                                                               |
| +++++DEVICESEL_S0_I                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                                                
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                     
                                                                                                                                                               |
| +++USER_LOGIC_I                                               |           | 47/47         | 101/101       | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_acc_cnt/r4_5g_specD5_acc_cnt/USER_LOGIC_I                                                                                                                                       
                                                                                                                                                               |
| +r4_5g_specD5_acc_len                                         |           | 0/103         | 0/143         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_acc_len                                                                                                                                                                         
                                                                                                                                                               |
| ++r4_5g_specD5_acc_len                                        |           | 0/103         | 0/143         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_acc_len/r4_5g_specD5_acc_len                                                                                                                                                    
                                                                                                                                                               |
| +++OPB_IPIF_I                                                 |           | 0/64          | 0/82          | 0/85          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I                                                                                                                                         
                                                                                                                                                               |
| ++++OPB_BAM_I                                                 |           | 58/64         | 82/82         | 76/85         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I                                                                                                                               
                                                                                                                                                               |
| +++++DEVICESEL_S0_I                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                                                
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                     
                                                                                                                                                               |
| +++USER_LOGIC_I                                               |           | 39/39         | 61/61         | 72/72         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_acc_len/r4_5g_specD5_acc_len/USER_LOGIC_I                                                                                                                                       
                                                                                                                                                               |
| +r4_5g_specD5_adc_5G_dmux                                     |           | 0/62          | 0/157         | 0/47          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/1   | 0/0   | system/r4_5g_specD5_adc_5G_dmux                                                                                                                                                                     
                                                                                                                                                               |
| ++r4_5g_specD5_adc_5G_dmux                                    |           | 12/62         | 33/157        | 1/47          | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 1/1   | 0/0   | system/r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux                                                                                                                                            
                                                                                                                                                               |
| +++adc_async_fifo_inst                                        |           | 0/50          | 0/124         | 0/46          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst                                                                                                                        
                                                                                                                                                               |
| ++++BU2                                                       |           | 0/50          | 0/124         | 0/46          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2                                                                                                                    
                                                                                                                                                               |
| +++++U0                                                       |           | 0/50          | 0/124         | 0/46          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0                                                                                                                 
                                                                                                                                                               |
| ++++++grf.rf                                                  |           | 0/50          | 0/124         | 0/46          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf                                                                                                          
                                                                                                                                                               |
| +++++++gcx.clkx                                               |           | 14/14         | 48/48         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gcx.clkx                                                                                                 
                                                                                                                                                               |
| +++++++gl0.rd                                                 |           | 1/8           | 0/14          | 1/12          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.rd                                                                                                   
                                                                                                                                                               |
| ++++++++gras.rsts                                             |           | 3/3           | 2/2           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.rd/gras.rsts                                                                                         
                                                                                                                                                               |
| ++++++++rpntr                                                 |           | 4/4           | 12/12         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.rd/rpntr                                                                                             
                                                                                                                                                               |
| +++++++gl0.wr                                                 |           | 1/10          | 0/19          | 1/12          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr                                                                                                   
                                                                                                                                                               |
| ++++++++gwas.wsts                                             |           | 2/2           | 1/1           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwas.wsts                                                                                         
                                                                                                                                                               |
| ++++++++wpntr                                                 |           | 7/7           | 18/18         | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/gl0.wr/wpntr                                                                                             
                                                                                                                                                               |
| +++++++mem                                                    |           | 0/12          | 0/32          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem                                                                                                      
                                                                                                                                                               |
| ++++++++gdm.dm                                                |           | 12/12         | 32/32         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/mem/gdm.dm                                                                                               
                                                                                                                                                               |
| +++++++rstblk                                                 |           | 6/6           | 11/11         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_adc_5G_dmux/r4_5g_specD5_adc_5G_dmux/adc_async_fifo_inst/BU2/U0/grf.rf/rstblk                                                                                                   
                                                                                                                                                               |
| +r4_5g_specD5_cnt_rst                                         |           | 0/107         | 0/123         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_cnt_rst                                                                                                                                                                         
                                                                                                                                                               |
| ++r4_5g_specD5_cnt_rst                                        |           | 0/107         | 0/123         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst                                                                                                                                                    
                                                                                                                                                               |
| +++OPB_IPIF_I                                                 |           | 0/72          | 0/82          | 0/85          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I                                                                                                                                         
                                                                                                                                                               |
| ++++OPB_BAM_I                                                 |           | 66/72         | 82/82         | 76/85         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I                                                                                                                               
                                                                                                                                                               |
| +++++DEVICESEL_S0_I                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                                                
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                     
                                                                                                                                                               |
| +++USER_LOGIC_I                                               |           | 35/35         | 41/41         | 72/72         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_cnt_rst/r4_5g_specD5_cnt_rst/USER_LOGIC_I                                                                                                                                       
                                                                                                                                                               |
| +r4_5g_specD5_led0_sync                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_led0_sync                                                                                                                                                                       
                                                                                                                                                               |
| ++r4_5g_specD5_led0_sync                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_led0_sync/r4_5g_specD5_led0_sync                                                                                                                                                
                                                                                                                                                               |
| +r4_5g_specD5_led1_new_acc                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_led1_new_acc                                                                                                                                                                    
                                                                                                                                                               |
| ++r4_5g_specD5_led1_new_acc                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_led1_new_acc/r4_5g_specD5_led1_new_acc                                                                                                                                          
                                                                                                                                                               |
| +r4_5g_specD5_snap_adc_addr                                   |           | 0/80          | 0/105         | 0/124         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_addr                                                                                                                                                                   
                                                                                                                                                               |
| ++r4_5g_specD5_snap_adc_addr                                  |           | 0/80          | 0/105         | 0/124         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr                                                                                                                                        
                                                                                                                                                               |
| +++OPB_IPIF_I                                                 |           | 0/47          | 0/48          | 0/84          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I                                                                                                                             
                                                                                                                                                               |
| ++++OPB_BAM_I                                                 |           | 41/47         | 48/48         | 75/84         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I                                                                                                                   
                                                                                                                                                               |
| +++++DEVICESEL_S0_I                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                                    
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                         
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                         
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                         
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                         
                                                                                                                                                               |
| +++USER_LOGIC_I                                               |           | 33/33         | 57/57         | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_addr/r4_5g_specD5_snap_adc_addr/USER_LOGIC_I                                                                                                                           
                                                                                                                                                               |
| +r4_5g_specD5_snap_adc_bram                                   |           | 0/28          | 0/36          | 0/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_bram                                                                                                                                                                   
                                                                                                                                                               |
| ++r4_5g_specD5_snap_adc_bram                                  |           | 1/28          | 1/36          | 1/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram                                                                                                                                        
                                                                                                                                                               |
| +++I_BRAM_CONTROLLER                                          |           | 4/4           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_BRAM_CONTROLLER                                                                                                                      
                                                                                                                                                               |
| +++I_opb_ipif                                                 |           | 0/23          | 0/35          | 0/43          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif                                                                                                                             
                                                                                                                                                               |
| ++++OPB_BAM_I                                                 |           | 21/23         | 35/35         | 39/43         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I                                                                                                                   
                                                                                                                                                               |
| +++++DEVICESEL_S0_I                                           |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_bram/r4_5g_specD5_snap_adc_bram/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I                                                                                                    
                                                                                                                                                               |
| +r4_5g_specD5_snap_adc_ctrl                                   |           | 0/96          | 0/123         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_ctrl                                                                                                                                                                   
                                                                                                                                                               |
| ++r4_5g_specD5_snap_adc_ctrl                                  |           | 0/96          | 0/123         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl                                                                                                                                        
                                                                                                                                                               |
| +++OPB_IPIF_I                                                 |           | 0/63          | 0/82          | 0/85          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I                                                                                                                             
                                                                                                                                                               |
| ++++OPB_BAM_I                                                 |           | 57/63         | 82/82         | 76/85         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I                                                                                                                   
                                                                                                                                                               |
| +++++DEVICESEL_S0_I                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                                    
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                         
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                         
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                         
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                         
                                                                                                                                                               |
| +++USER_LOGIC_I                                               |           | 33/33         | 41/41         | 72/72         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_adc_ctrl/r4_5g_specD5_snap_adc_ctrl/USER_LOGIC_I                                                                                                                           
                                                                                                                                                               |
| +r4_5g_specD5_snap_vacc0_addr                                 |           | 0/78          | 0/105         | 0/124         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_addr                                                                                                                                                                 
                                                                                                                                                               |
| ++r4_5g_specD5_snap_vacc0_addr                                |           | 0/78          | 0/105         | 0/124         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr                                                                                                                                    
                                                                                                                                                               |
| +++OPB_IPIF_I                                                 |           | 0/49          | 0/48          | 0/84          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I                                                                                                                         
                                                                                                                                                               |
| ++++OPB_BAM_I                                                 |           | 43/49         | 48/48         | 75/84         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I                                                                                                               
                                                                                                                                                               |
| +++++DEVICESEL_S0_I                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                                
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++USER_LOGIC_I                                               |           | 29/29         | 57/57         | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_addr/r4_5g_specD5_snap_vacc0_addr/USER_LOGIC_I                                                                                                                       
                                                                                                                                                               |
| +r4_5g_specD5_snap_vacc0_bram                                 |           | 0/26          | 0/36          | 0/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_bram                                                                                                                                                                 
                                                                                                                                                               |
| ++r4_5g_specD5_snap_vacc0_bram                                |           | 1/26          | 1/36          | 1/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram                                                                                                                                    
                                                                                                                                                               |
| +++I_BRAM_CONTROLLER                                          |           | 3/3           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_BRAM_CONTROLLER                                                                                                                  
                                                                                                                                                               |
| +++I_opb_ipif                                                 |           | 0/22          | 0/35          | 0/43          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif                                                                                                                         
                                                                                                                                                               |
| ++++OPB_BAM_I                                                 |           | 20/22         | 35/35         | 39/43         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I                                                                                                               
                                                                                                                                                               |
| +++++DEVICESEL_S0_I                                           |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_bram/r4_5g_specD5_snap_vacc0_bram/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I                                                                                                
                                                                                                                                                               |
| +r4_5g_specD5_snap_vacc0_ctrl                                 |           | 0/108         | 0/125         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_ctrl                                                                                                                                                                 
                                                                                                                                                               |
| ++r4_5g_specD5_snap_vacc0_ctrl                                |           | 0/108         | 0/125         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl                                                                                                                                    
                                                                                                                                                               |
| +++OPB_IPIF_I                                                 |           | 0/74          | 0/82          | 0/85          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I                                                                                                                         
                                                                                                                                                               |
| ++++OPB_BAM_I                                                 |           | 68/74         | 82/82         | 76/85         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I                                                                                                               
                                                                                                                                                               |
| +++++DEVICESEL_S0_I                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                                
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++USER_LOGIC_I                                               |           | 34/34         | 43/43         | 72/72         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc0_ctrl/r4_5g_specD5_snap_vacc0_ctrl/USER_LOGIC_I                                                                                                                       
                                                                                                                                                               |
| +r4_5g_specD5_snap_vacc1_addr                                 |           | 0/75          | 0/105         | 0/124         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_addr                                                                                                                                                                 
                                                                                                                                                               |
| ++r4_5g_specD5_snap_vacc1_addr                                |           | 0/75          | 0/105         | 0/124         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr                                                                                                                                    
                                                                                                                                                               |
| +++OPB_IPIF_I                                                 |           | 0/50          | 0/48          | 0/84          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I                                                                                                                         
                                                                                                                                                               |
| ++++OPB_BAM_I                                                 |           | 44/50         | 48/48         | 75/84         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I                                                                                                               
                                                                                                                                                               |
| +++++DEVICESEL_S0_I                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                                
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++USER_LOGIC_I                                               |           | 25/25         | 57/57         | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_addr/r4_5g_specD5_snap_vacc1_addr/USER_LOGIC_I                                                                                                                       
                                                                                                                                                               |
| +r4_5g_specD5_snap_vacc1_bram                                 |           | 0/23          | 0/36          | 0/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_bram                                                                                                                                                                 
                                                                                                                                                               |
| ++r4_5g_specD5_snap_vacc1_bram                                |           | 1/23          | 1/36          | 1/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram                                                                                                                                    
                                                                                                                                                               |
| +++I_BRAM_CONTROLLER                                          |           | 3/3           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_BRAM_CONTROLLER                                                                                                                  
                                                                                                                                                               |
| +++I_opb_ipif                                                 |           | 0/19          | 0/35          | 0/43          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif                                                                                                                         
                                                                                                                                                               |
| ++++OPB_BAM_I                                                 |           | 17/19         | 35/35         | 39/43         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I                                                                                                               
                                                                                                                                                               |
| +++++DEVICESEL_S0_I                                           |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_bram/r4_5g_specD5_snap_vacc1_bram/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I                                                                                                
                                                                                                                                                               |
| +r4_5g_specD5_snap_vacc1_ctrl                                 |           | 0/109         | 0/125         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_ctrl                                                                                                                                                                 
                                                                                                                                                               |
| ++r4_5g_specD5_snap_vacc1_ctrl                                |           | 0/109         | 0/125         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl                                                                                                                                    
                                                                                                                                                               |
| +++OPB_IPIF_I                                                 |           | 0/76          | 0/82          | 0/85          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I                                                                                                                         
                                                                                                                                                               |
| ++++OPB_BAM_I                                                 |           | 70/76         | 82/82         | 76/85         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I                                                                                                               
                                                                                                                                                               |
| +++++DEVICESEL_S0_I                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                                
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++USER_LOGIC_I                                               |           | 33/33         | 43/43         | 72/72         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc1_ctrl/r4_5g_specD5_snap_vacc1_ctrl/USER_LOGIC_I                                                                                                                       
                                                                                                                                                               |
| +r4_5g_specD5_snap_vacc2_addr                                 |           | 0/79          | 0/105         | 0/123         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_addr                                                                                                                                                                 
                                                                                                                                                               |
| ++r4_5g_specD5_snap_vacc2_addr                                |           | 0/79          | 0/105         | 0/123         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr                                                                                                                                    
                                                                                                                                                               |
| +++OPB_IPIF_I                                                 |           | 0/51          | 0/48          | 0/83          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I                                                                                                                         
                                                                                                                                                               |
| ++++OPB_BAM_I                                                 |           | 45/51         | 48/48         | 74/83         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I                                                                                                               
                                                                                                                                                               |
| +++++DEVICESEL_S0_I                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                                
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++USER_LOGIC_I                                               |           | 28/28         | 57/57         | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_addr/r4_5g_specD5_snap_vacc2_addr/USER_LOGIC_I                                                                                                                       
                                                                                                                                                               |
| +r4_5g_specD5_snap_vacc2_bram                                 |           | 0/23          | 0/36          | 0/47          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_bram                                                                                                                                                                 
                                                                                                                                                               |
| ++r4_5g_specD5_snap_vacc2_bram                                |           | 1/23          | 1/36          | 1/47          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram                                                                                                                                    
                                                                                                                                                               |
| +++I_BRAM_CONTROLLER                                          |           | 3/3           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_BRAM_CONTROLLER                                                                                                                  
                                                                                                                                                               |
| +++I_opb_ipif                                                 |           | 0/19          | 0/35          | 0/42          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif                                                                                                                         
                                                                                                                                                               |
| ++++OPB_BAM_I                                                 |           | 17/19         | 35/35         | 38/42         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I                                                                                                               
                                                                                                                                                               |
| +++++DEVICESEL_S0_I                                           |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_bram/r4_5g_specD5_snap_vacc2_bram/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I                                                                                                
                                                                                                                                                               |
| +r4_5g_specD5_snap_vacc2_ctrl                                 |           | 0/106         | 0/125         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_ctrl                                                                                                                                                                 
                                                                                                                                                               |
| ++r4_5g_specD5_snap_vacc2_ctrl                                |           | 0/106         | 0/125         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl                                                                                                                                    
                                                                                                                                                               |
| +++OPB_IPIF_I                                                 |           | 0/72          | 0/82          | 0/85          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I                                                                                                                         
                                                                                                                                                               |
| ++++OPB_BAM_I                                                 |           | 66/72         | 82/82         | 76/85         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I                                                                                                               
                                                                                                                                                               |
| +++++DEVICESEL_S0_I                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                                
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++USER_LOGIC_I                                               |           | 34/34         | 43/43         | 72/72         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc2_ctrl/r4_5g_specD5_snap_vacc2_ctrl/USER_LOGIC_I                                                                                                                       
                                                                                                                                                               |
| +r4_5g_specD5_snap_vacc3_addr                                 |           | 0/82          | 0/105         | 0/124         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_addr                                                                                                                                                                 
                                                                                                                                                               |
| ++r4_5g_specD5_snap_vacc3_addr                                |           | 0/82          | 0/105         | 0/124         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr                                                                                                                                    
                                                                                                                                                               |
| +++OPB_IPIF_I                                                 |           | 0/53          | 0/48          | 0/84          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I                                                                                                                         
                                                                                                                                                               |
| ++++OPB_BAM_I                                                 |           | 47/53         | 48/48         | 75/84         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I                                                                                                               
                                                                                                                                                               |
| +++++DEVICESEL_S0_I                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                                
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++USER_LOGIC_I                                               |           | 29/29         | 57/57         | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_addr/r4_5g_specD5_snap_vacc3_addr/USER_LOGIC_I                                                                                                                       
                                                                                                                                                               |
| +r4_5g_specD5_snap_vacc3_bram                                 |           | 0/25          | 0/36          | 0/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_bram                                                                                                                                                                 
                                                                                                                                                               |
| ++r4_5g_specD5_snap_vacc3_bram                                |           | 1/25          | 1/36          | 1/48          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram                                                                                                                                    
                                                                                                                                                               |
| +++I_BRAM_CONTROLLER                                          |           | 3/3           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_BRAM_CONTROLLER                                                                                                                  
                                                                                                                                                               |
| +++I_opb_ipif                                                 |           | 0/21          | 0/35          | 0/43          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif                                                                                                                         
                                                                                                                                                               |
| ++++OPB_BAM_I                                                 |           | 19/21         | 35/35         | 39/43         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I                                                                                                               
                                                                                                                                                               |
| +++++DEVICESEL_S0_I                                           |           | 2/2           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_bram/r4_5g_specD5_snap_vacc3_bram/I_opb_ipif/OPB_BAM_I/DEVICESEL_S0_I                                                                                                
                                                                                                                                                               |
| +r4_5g_specD5_snap_vacc3_ctrl                                 |           | 0/110         | 0/125         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_ctrl                                                                                                                                                                 
                                                                                                                                                               |
| ++r4_5g_specD5_snap_vacc3_ctrl                                |           | 0/110         | 0/125         | 0/157         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl                                                                                                                                    
                                                                                                                                                               |
| +++OPB_IPIF_I                                                 |           | 0/78          | 0/82          | 0/85          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I                                                                                                                         
                                                                                                                                                               |
| ++++OPB_BAM_I                                                 |           | 72/78         | 82/82         | 76/85         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I                                                                                                               
                                                                                                                                                               |
| +++++DEVICESEL_S0_I                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                                
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                     
                                                                                                                                                               |
| +++USER_LOGIC_I                                               |           | 32/32         | 43/43         | 72/72         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_snap_vacc3_ctrl/r4_5g_specD5_snap_vacc3_ctrl/USER_LOGIC_I                                                                                                                       
                                                                                                                                                               |
| +r4_5g_specD5_sync_cnt                                        |           | 0/106         | 0/149         | 0/124         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_sync_cnt                                                                                                                                                                        
                                                                                                                                                               |
| ++r4_5g_specD5_sync_cnt                                       |           | 0/106         | 0/149         | 0/124         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt                                                                                                                                                  
                                                                                                                                                               |
| +++OPB_IPIF_I                                                 |           | 0/58          | 0/48          | 0/84          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I                                                                                                                                       
                                                                                                                                                               |
| ++++OPB_BAM_I                                                 |           | 52/58         | 48/48         | 75/84         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I                                                                                                                             
                                                                                                                                                               |
| +++++DEVICESEL_S0_I                                           |           | 2/2           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I                                                                                                              
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                   
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                   
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                   
                                                                                                                                                               |
| +++++PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_ |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                   
                                                                                                                                                               |
| +++USER_LOGIC_I                                               |           | 48/48         | 101/101       | 40/40         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specD5_sync_cnt/r4_5g_specD5_sync_cnt/USER_LOGIC_I                                                                                                                                     
                                                                                                                                                               |
| +r4_5g_specd5_snap_adc_bram_ramblk                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specd5_snap_adc_bram_ramblk                                                                                                                                                            
                                                                                                                                                               |
| ++r4_5g_specd5_snap_adc_bram_ramblk                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specd5_snap_adc_bram_ramblk/r4_5g_specd5_snap_adc_bram_ramblk                                                                                                                          
                                                                                                                                                               |
| +r4_5g_specd5_snap_vacc0_bram_ramblk                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specd5_snap_vacc0_bram_ramblk                                                                                                                                                          
                                                                                                                                                               |
| ++r4_5g_specd5_snap_vacc0_bram_ramblk                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specd5_snap_vacc0_bram_ramblk/r4_5g_specd5_snap_vacc0_bram_ramblk                                                                                                                      
                                                                                                                                                               |
| +r4_5g_specd5_snap_vacc1_bram_ramblk                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specd5_snap_vacc1_bram_ramblk                                                                                                                                                          
                                                                                                                                                               |
| ++r4_5g_specd5_snap_vacc1_bram_ramblk                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specd5_snap_vacc1_bram_ramblk/r4_5g_specd5_snap_vacc1_bram_ramblk                                                                                                                      
                                                                                                                                                               |
| +r4_5g_specd5_snap_vacc2_bram_ramblk                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specd5_snap_vacc2_bram_ramblk                                                                                                                                                          
                                                                                                                                                               |
| ++r4_5g_specd5_snap_vacc2_bram_ramblk                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specd5_snap_vacc2_bram_ramblk/r4_5g_specd5_snap_vacc2_bram_ramblk                                                                                                                      
                                                                                                                                                               |
| +r4_5g_specd5_snap_vacc3_bram_ramblk                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specd5_snap_vacc3_bram_ramblk                                                                                                                                                          
                                                                                                                                                               |
| ++r4_5g_specd5_snap_vacc3_bram_ramblk                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/r4_5g_specd5_snap_vacc3_bram_ramblk/r4_5g_specd5_snap_vacc3_bram_ramblk                                                                                                                      
                                                                                                                                                               |
| +reset_block_inst                                             |           | 0/23          | 0/65          | 0/83          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/reset_block_inst                                                                                                                                                                             
                                                                                                                                                               |
| ++reset_block_inst                                            |           | 23/23         | 65/65         | 83/83         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/reset_block_inst/reset_block_inst                                                                                                                                                            
                                                                                                                                                               |
| +sys_block_inst                                               |           | 0/73          | 0/138         | 0/93          | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/sys_block_inst                                                                                                                                                                               
                                                                                                                                                               |
| ++sys_block_inst                                              |           | 73/73         | 138/138       | 93/93         | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | system/sys_block_inst/sys_block_inst                                                                                                                                                                
                                                                                                                                                               |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
