CAPI=1
[main]
name = optimsoc:sram:plain
description = "Single-Port SRAM implementation using no vendor-specific blocks"
depend = optimsoc:base:functions

[fileset src_files]
file_type = systemVerilogSource
usage = sim synth
files =
  verilog/wb_sram_sp.sv
  verilog/wb2sram.sv
  verilog/sram_sp.sv
  verilog/sram_sp_impl_plain.sv
