

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Jun 14 15:15:51 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls1-fir2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.710|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.71>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_V = load i8* @shift_reg_V_6, align 1" [fir.cpp:59]   --->   Operation 3 'load' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%r_V = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %data_V, i3 0)" [fir.cpp:61]   --->   Operation 4 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_V_1 = load i8* @shift_reg_V_5, align 1" [fir.cpp:63]   --->   Operation 5 'load' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "store i8 %data_V_1, i8* @shift_reg_V_6, align 1" [fir.cpp:63]   --->   Operation 6 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lhs_V = zext i8 %data_V_1 to i12" [fir.cpp:65]   --->   Operation 7 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_shl4 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %data_V_1, i3 0)" [fir.cpp:65]   --->   Operation 8 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i11 %p_shl4 to i12" [fir.cpp:65]   --->   Operation 9 'zext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.63ns)   --->   "%r_V_1 = sub i12 %p_shl4_cast, %lhs_V" [fir.cpp:65]   --->   Operation 10 'sub' 'r_V_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i11 %r_V to i13" [fir.cpp:66]   --->   Operation 11 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rhs_V = zext i12 %r_V_1 to i13" [fir.cpp:66]   --->   Operation 12 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.54ns)   --->   "%r_V_2 = add i13 %rhs_V, %lhs_V_1" [fir.cpp:66]   --->   Operation 13 'add' 'r_V_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_V_2 = load i8* @shift_reg_V_4, align 1" [fir.cpp:68]   --->   Operation 14 'load' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "store i8 %data_V_2, i8* @shift_reg_V_5, align 1" [fir.cpp:68]   --->   Operation 15 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl2 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %data_V_2, i3 0)" [fir.cpp:70]   --->   Operation 16 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i11 %p_shl2 to i12" [fir.cpp:70]   --->   Operation 17 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl3 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %data_V_2, i1 false)" [fir.cpp:70]   --->   Operation 18 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i9 %p_shl3 to i12" [fir.cpp:70]   --->   Operation 19 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.63ns)   --->   "%r_V_3 = sub i12 %p_shl2_cast, %p_shl3_cast" [fir.cpp:70]   --->   Operation 20 'sub' 'r_V_3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lhs_V_2 = zext i13 %r_V_2 to i14" [fir.cpp:71]   --->   Operation 21 'zext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i12 %r_V_3 to i14" [fir.cpp:71]   --->   Operation 22 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.67ns)   --->   "%r_V_4 = add i14 %rhs_V_1, %lhs_V_2" [fir.cpp:71]   --->   Operation 23 'add' 'r_V_4' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_V_3 = load i8* @shift_reg_V_3, align 1" [fir.cpp:73]   --->   Operation 24 'load' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "store i8 %data_V_3, i8* @shift_reg_V_4, align 1" [fir.cpp:73]   --->   Operation 25 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lhs_V_5_cast2 = zext i8 %data_V_3 to i11" [fir.cpp:75]   --->   Operation 26 'zext' 'lhs_V_5_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %data_V_3, i2 0)" [fir.cpp:75]   --->   Operation 27 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i10 %p_shl1 to i11" [fir.cpp:75]   --->   Operation 28 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%r_V_5 = add i11 %lhs_V_5_cast2, %p_shl1_cast" [fir.cpp:75]   --->   Operation 29 'add' 'r_V_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rhs_V_2_cast = zext i11 %r_V_5 to i14" [fir.cpp:76]   --->   Operation 30 'zext' 'rhs_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_6 = add i14 %rhs_V_2_cast, %r_V_4" [fir.cpp:76]   --->   Operation 31 'add' 'r_V_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_V_4 = load i8* @shift_reg_V_2, align 1" [fir.cpp:78]   --->   Operation 32 'load' 'data_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "store i8 %data_V_4, i8* @shift_reg_V_3, align 1" [fir.cpp:78]   --->   Operation 33 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%r_V_7 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %data_V_4, i2 0)" [fir.cpp:80]   --->   Operation 34 'bitconcatenate' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%rhs_V_3_cast = zext i10 %r_V_7 to i14" [fir.cpp:81]   --->   Operation 35 'zext' 'rhs_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%r_V_8 = add i14 %rhs_V_3_cast, %r_V_6" [fir.cpp:81]   --->   Operation 36 'add' 'r_V_8' <Predicate = true> <Delay = 3.84> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 7.41>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i19* %y_V), !map !84"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %x_V), !map !88"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 39 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%x_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x_V)"   --->   Operation 40 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%data_V_5 = load i8* @shift_reg_V_1, align 1" [fir.cpp:83]   --->   Operation 41 'load' 'data_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "store i8 %data_V_5, i8* @shift_reg_V_2, align 1" [fir.cpp:83]   --->   Operation 42 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%lhs_V_9_cast1 = zext i8 %data_V_5 to i11" [fir.cpp:85]   --->   Operation 43 'zext' 'lhs_V_9_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %data_V_5, i2 0)" [fir.cpp:85]   --->   Operation 44 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %p_shl to i11" [fir.cpp:85]   --->   Operation 45 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.73ns)   --->   "%r_V_9 = sub i11 %p_shl_cast, %lhs_V_9_cast1" [fir.cpp:85]   --->   Operation 46 'sub' 'r_V_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%r_V_9_cast = sext i11 %r_V_9 to i12" [fir.cpp:85]   --->   Operation 47 'sext' 'r_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%lhs_V_10_cast = zext i14 %r_V_8 to i15" [fir.cpp:86]   --->   Operation 48 'zext' 'lhs_V_10_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%rhs_V_4_cast = zext i12 %r_V_9_cast to i15" [fir.cpp:86]   --->   Operation 49 'zext' 'rhs_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.81ns)   --->   "%r_V_10 = add i15 %rhs_V_4_cast, %lhs_V_10_cast" [fir.cpp:86]   --->   Operation 50 'add' 'r_V_10' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%data_V_6 = load i8* @shift_reg_V_0, align 1" [fir.cpp:88]   --->   Operation 51 'load' 'data_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "store i8 %data_V_6, i8* @shift_reg_V_1, align 1" [fir.cpp:88]   --->   Operation 52 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%r_V_11 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %data_V_6, i1 false)" [fir.cpp:90]   --->   Operation 53 'bitconcatenate' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%rhs_V_5_cast = zext i9 %r_V_11 to i15" [fir.cpp:91]   --->   Operation 54 'zext' 'rhs_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_12 = add i15 %rhs_V_5_cast, %r_V_10" [fir.cpp:91]   --->   Operation 55 'add' 'r_V_12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "store i8 %x_V_read, i8* @shift_reg_V_0, align 1" [fir.cpp:93]   --->   Operation 56 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%rhs_V_6_cast = zext i8 %x_V_read to i15" [fir.cpp:96]   --->   Operation 57 'zext' 'rhs_V_6_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%r_V_13 = add i15 %rhs_V_6_cast, %r_V_12" [fir.cpp:96]   --->   Operation 58 'add' 'r_V_13' <Predicate = true> <Delay = 3.87> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%r_V_13_cast = zext i15 %r_V_13 to i19" [fir.cpp:96]   --->   Operation 59 'zext' 'r_V_13_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i19P(i19* %y_V, i19 %r_V_13_cast)" [fir.cpp:98]   --->   Operation 60 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "ret void" [fir.cpp:99]   --->   Operation 61 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V        (load          ) [ 000]
r_V           (bitconcatenate) [ 000]
data_V_1      (load          ) [ 000]
StgValue_6    (store         ) [ 000]
lhs_V         (zext          ) [ 000]
p_shl4        (bitconcatenate) [ 000]
p_shl4_cast   (zext          ) [ 000]
r_V_1         (sub           ) [ 000]
lhs_V_1       (zext          ) [ 000]
rhs_V         (zext          ) [ 000]
r_V_2         (add           ) [ 000]
data_V_2      (load          ) [ 000]
StgValue_15   (store         ) [ 000]
p_shl2        (bitconcatenate) [ 000]
p_shl2_cast   (zext          ) [ 000]
p_shl3        (bitconcatenate) [ 000]
p_shl3_cast   (zext          ) [ 000]
r_V_3         (sub           ) [ 000]
lhs_V_2       (zext          ) [ 000]
rhs_V_1       (zext          ) [ 000]
r_V_4         (add           ) [ 000]
data_V_3      (load          ) [ 000]
StgValue_25   (store         ) [ 000]
lhs_V_5_cast2 (zext          ) [ 000]
p_shl1        (bitconcatenate) [ 000]
p_shl1_cast   (zext          ) [ 000]
r_V_5         (add           ) [ 000]
rhs_V_2_cast  (zext          ) [ 000]
r_V_6         (add           ) [ 000]
data_V_4      (load          ) [ 000]
StgValue_33   (store         ) [ 000]
r_V_7         (bitconcatenate) [ 000]
rhs_V_3_cast  (zext          ) [ 000]
r_V_8         (add           ) [ 001]
StgValue_37   (specbitsmap   ) [ 000]
StgValue_38   (specbitsmap   ) [ 000]
StgValue_39   (spectopmodule ) [ 000]
x_V_read      (read          ) [ 000]
data_V_5      (load          ) [ 000]
StgValue_42   (store         ) [ 000]
lhs_V_9_cast1 (zext          ) [ 000]
p_shl         (bitconcatenate) [ 000]
p_shl_cast    (zext          ) [ 000]
r_V_9         (sub           ) [ 000]
r_V_9_cast    (sext          ) [ 000]
lhs_V_10_cast (zext          ) [ 000]
rhs_V_4_cast  (zext          ) [ 000]
r_V_10        (add           ) [ 000]
data_V_6      (load          ) [ 000]
StgValue_52   (store         ) [ 000]
r_V_11        (bitconcatenate) [ 000]
rhs_V_5_cast  (zext          ) [ 000]
r_V_12        (add           ) [ 000]
StgValue_56   (store         ) [ 000]
rhs_V_6_cast  (zext          ) [ 000]
r_V_13        (add           ) [ 000]
r_V_13_cast   (zext          ) [ 000]
StgValue_60   (write         ) [ 000]
StgValue_61   (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg_V_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg_V_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="shift_reg_V_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_reg_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_reg_V_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="shift_reg_V_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="shift_reg_V_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i19P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="x_V_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="8" slack="0"/>
<pin id="43" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="StgValue_60_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="19" slack="0"/>
<pin id="49" dir="0" index="2" bw="15" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_60/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="data_V_load_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="0"/>
<pin id="55" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="r_V_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="11" slack="0"/>
<pin id="59" dir="0" index="1" bw="8" slack="0"/>
<pin id="60" dir="0" index="2" bw="1" slack="0"/>
<pin id="61" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="data_V_1_load_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_V_1/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="StgValue_6_store_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="8" slack="0"/>
<pin id="72" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_6/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="lhs_V_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="0"/>
<pin id="77" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="p_shl4_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="11" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="0"/>
<pin id="82" dir="0" index="2" bw="1" slack="0"/>
<pin id="83" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="p_shl4_cast_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="11" slack="0"/>
<pin id="89" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="r_V_1_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="11" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="0"/>
<pin id="94" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="lhs_V_1_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="11" slack="0"/>
<pin id="99" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="rhs_V_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="12" slack="0"/>
<pin id="103" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="r_V_2_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="12" slack="0"/>
<pin id="107" dir="0" index="1" bw="11" slack="0"/>
<pin id="108" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="data_V_2_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_V_2/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="StgValue_15_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="p_shl2_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="11" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="0"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="p_shl2_cast_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="0"/>
<pin id="131" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="p_shl3_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="9" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="0"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="p_shl3_cast_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="r_V_3_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="0"/>
<pin id="147" dir="0" index="1" bw="9" slack="0"/>
<pin id="148" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_3/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="lhs_V_2_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="13" slack="0"/>
<pin id="153" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_2/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="rhs_V_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="12" slack="0"/>
<pin id="157" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="r_V_4_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="12" slack="0"/>
<pin id="161" dir="0" index="1" bw="13" slack="0"/>
<pin id="162" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="data_V_3_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_V_3/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="StgValue_25_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_25/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="lhs_V_5_cast2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_5_cast2/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_shl1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_shl1_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="r_V_5_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="10" slack="0"/>
<pin id="194" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_5/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="rhs_V_2_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="0"/>
<pin id="199" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2_cast/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="r_V_6_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="0"/>
<pin id="203" dir="0" index="1" bw="14" slack="0"/>
<pin id="204" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_6/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="data_V_4_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_V_4/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="StgValue_33_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="r_V_7_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_7/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="rhs_V_3_cast_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_3_cast/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="r_V_8_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="0"/>
<pin id="231" dir="0" index="1" bw="14" slack="0"/>
<pin id="232" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_8/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="data_V_5_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_V_5/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="StgValue_42_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="lhs_V_9_cast1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_9_cast1/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_shl_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_shl_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="0"/>
<pin id="259" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="r_V_9_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="0"/>
<pin id="264" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_9/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="r_V_9_cast_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="0"/>
<pin id="269" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_9_cast/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="lhs_V_10_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="14" slack="1"/>
<pin id="273" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_10_cast/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="rhs_V_4_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="0"/>
<pin id="276" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_4_cast/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="r_V_10_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="12" slack="0"/>
<pin id="280" dir="0" index="1" bw="14" slack="0"/>
<pin id="281" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_10/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="data_V_6_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_V_6/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="StgValue_52_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_52/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="r_V_11_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="0"/>
<pin id="298" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_11/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="rhs_V_5_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="0"/>
<pin id="304" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_5_cast/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="r_V_12_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="0"/>
<pin id="308" dir="0" index="1" bw="15" slack="0"/>
<pin id="309" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_12/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="StgValue_56_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="rhs_V_6_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_6_cast/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="r_V_13_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="15" slack="0"/>
<pin id="325" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_13/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="r_V_13_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="15" slack="0"/>
<pin id="330" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_13_cast/2 "/>
</bind>
</comp>

<comp id="333" class="1005" name="r_V_8_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="14" slack="1"/>
<pin id="335" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_V_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="36" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="38" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="53" pin="1"/><net_sink comp="57" pin=1"/></net>

<net id="64"><net_src comp="20" pin="0"/><net_sink comp="57" pin=2"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="73"><net_src comp="65" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="78"><net_src comp="65" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="65" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="90"><net_src comp="79" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="75" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="57" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="91" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="97" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="111" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="111" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="144"><net_src comp="133" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="129" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="141" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="105" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="145" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="151" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="165" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="165" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="175" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="187" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="159" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="210"><net_src comp="12" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="207" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="28" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="201" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="14" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="12" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="235" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="235" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="28" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="249" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="245" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="271" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="16" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="14" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="22" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="284" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="24" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="294" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="278" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="40" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="16" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="40" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="306" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="336"><net_src comp="229" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="271" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_V | {2 }
	Port: shift_reg_V_6 | {1 }
	Port: shift_reg_V_5 | {1 }
	Port: shift_reg_V_4 | {1 }
	Port: shift_reg_V_3 | {1 }
	Port: shift_reg_V_2 | {2 }
	Port: shift_reg_V_1 | {2 }
	Port: shift_reg_V_0 | {2 }
 - Input state : 
	Port: fir : x_V | {2 }
	Port: fir : shift_reg_V_6 | {1 }
	Port: fir : shift_reg_V_5 | {1 }
	Port: fir : shift_reg_V_4 | {1 }
	Port: fir : shift_reg_V_3 | {1 }
	Port: fir : shift_reg_V_2 | {1 }
	Port: fir : shift_reg_V_1 | {2 }
	Port: fir : shift_reg_V_0 | {2 }
  - Chain level:
	State 1
		r_V : 1
		StgValue_6 : 1
		lhs_V : 1
		p_shl4 : 1
		p_shl4_cast : 2
		r_V_1 : 3
		lhs_V_1 : 2
		rhs_V : 4
		r_V_2 : 5
		StgValue_15 : 1
		p_shl2 : 1
		p_shl2_cast : 2
		p_shl3 : 1
		p_shl3_cast : 2
		r_V_3 : 3
		lhs_V_2 : 6
		rhs_V_1 : 4
		r_V_4 : 7
		StgValue_25 : 1
		lhs_V_5_cast2 : 1
		p_shl1 : 1
		p_shl1_cast : 2
		r_V_5 : 3
		rhs_V_2_cast : 4
		r_V_6 : 8
		StgValue_33 : 1
		r_V_7 : 1
		rhs_V_3_cast : 2
		r_V_8 : 9
	State 2
		StgValue_42 : 1
		lhs_V_9_cast1 : 1
		p_shl : 1
		p_shl_cast : 2
		r_V_9 : 3
		r_V_9_cast : 4
		rhs_V_4_cast : 5
		r_V_10 : 6
		StgValue_52 : 1
		r_V_11 : 1
		rhs_V_5_cast : 2
		r_V_12 : 7
		r_V_13 : 8
		r_V_13_cast : 9
		StgValue_60 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |       r_V_2_fu_105      |    0    |    12   |
|          |       r_V_4_fu_159      |    0    |    17   |
|          |       r_V_5_fu_191      |    0    |    14   |
|    add   |       r_V_6_fu_201      |    0    |    15   |
|          |       r_V_8_fu_229      |    0    |    15   |
|          |      r_V_10_fu_278      |    0    |    19   |
|          |      r_V_12_fu_306      |    0    |    15   |
|          |      r_V_13_fu_322      |    0    |    15   |
|----------|-------------------------|---------|---------|
|          |       r_V_1_fu_91       |    0    |    13   |
|    sub   |       r_V_3_fu_145      |    0    |    13   |
|          |       r_V_9_fu_261      |    0    |    14   |
|----------|-------------------------|---------|---------|
|   read   |   x_V_read_read_fu_40   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | StgValue_60_write_fu_46 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        r_V_fu_57        |    0    |    0    |
|          |       p_shl4_fu_79      |    0    |    0    |
|          |      p_shl2_fu_121      |    0    |    0    |
|bitconcatenate|      p_shl3_fu_133      |    0    |    0    |
|          |      p_shl1_fu_179      |    0    |    0    |
|          |       r_V_7_fu_217      |    0    |    0    |
|          |       p_shl_fu_249      |    0    |    0    |
|          |      r_V_11_fu_294      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       lhs_V_fu_75       |    0    |    0    |
|          |    p_shl4_cast_fu_87    |    0    |    0    |
|          |      lhs_V_1_fu_97      |    0    |    0    |
|          |       rhs_V_fu_101      |    0    |    0    |
|          |    p_shl2_cast_fu_129   |    0    |    0    |
|          |    p_shl3_cast_fu_141   |    0    |    0    |
|          |      lhs_V_2_fu_151     |    0    |    0    |
|          |      rhs_V_1_fu_155     |    0    |    0    |
|          |   lhs_V_5_cast2_fu_175  |    0    |    0    |
|   zext   |    p_shl1_cast_fu_187   |    0    |    0    |
|          |   rhs_V_2_cast_fu_197   |    0    |    0    |
|          |   rhs_V_3_cast_fu_225   |    0    |    0    |
|          |   lhs_V_9_cast1_fu_245  |    0    |    0    |
|          |    p_shl_cast_fu_257    |    0    |    0    |
|          |   lhs_V_10_cast_fu_271  |    0    |    0    |
|          |   rhs_V_4_cast_fu_274   |    0    |    0    |
|          |   rhs_V_5_cast_fu_302   |    0    |    0    |
|          |   rhs_V_6_cast_fu_318   |    0    |    0    |
|          |    r_V_13_cast_fu_328   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |    r_V_9_cast_fu_267    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   162   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|r_V_8_reg_333|   14   |
+-------------+--------+
|    Total    |   14   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   162  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   14   |    -   |
+-----------+--------+--------+
|   Total   |   14   |   162  |
+-----------+--------+--------+
