// Seed: 3172838546
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_7 = id_4;
  assign module_1.type_23 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input wor id_2,
    input uwire id_3,
    output tri0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input uwire id_7
    , id_55,
    output tri0 id_8,
    output wor id_9,
    input uwire id_10,
    input tri1 id_11,
    output wor id_12,
    output supply0 id_13,
    input wand id_14,
    input wire id_15,
    input tri0 id_16,
    output wor id_17,
    input wire id_18,
    input tri0 id_19,
    output uwire id_20,
    input tri0 id_21,
    output tri id_22,
    input wire id_23
    , id_56,
    input tri id_24,
    input tri0 id_25,
    input wand id_26,
    output tri0 id_27,
    output tri1 id_28,
    input wand id_29,
    output tri0 id_30,
    input wire id_31,
    input wand id_32,
    output wire id_33,
    input tri0 id_34,
    output tri0 id_35,
    output supply0 id_36,
    output uwire id_37,
    output wire id_38,
    output wor id_39,
    input tri0 id_40,
    output uwire id_41,
    input tri id_42,
    output tri0 id_43,
    input wand id_44,
    input wire id_45,
    input uwire id_46,
    output tri1 id_47,
    input tri id_48,
    output supply0 id_49,
    output wire id_50,
    output tri0 id_51,
    input wor id_52,
    input wand id_53
);
  assign id_41 = 1;
  module_0 modCall_1 (
      id_55,
      id_55,
      id_55,
      id_55,
      id_56,
      id_55,
      id_55
  );
endmodule
