// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "04/13/2022 16:01:06"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Box_Muller (
	gclk,
	greset,
	U1,
	U2);
input 	gclk;
input 	greset;
output 	[15:0] U1;
output 	[15:0] U2;

// Design Ports Information
// greset	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U1[0]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U1[1]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U1[2]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U1[3]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U1[4]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U1[5]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U1[6]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U1[7]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U1[8]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U1[9]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U1[10]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U1[11]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U1[12]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U1[13]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U1[14]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U1[15]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U2[0]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U2[1]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U2[2]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U2[3]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U2[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U2[5]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U2[6]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U2[7]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U2[8]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U2[9]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U2[10]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U2[11]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U2[12]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U2[13]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U2[14]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// U2[15]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gclk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Box_Muller_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \greset~input_o ;
wire \U1[0]~output_o ;
wire \U1[1]~output_o ;
wire \U1[2]~output_o ;
wire \U1[3]~output_o ;
wire \U1[4]~output_o ;
wire \U1[5]~output_o ;
wire \U1[6]~output_o ;
wire \U1[7]~output_o ;
wire \U1[8]~output_o ;
wire \U1[9]~output_o ;
wire \U1[10]~output_o ;
wire \U1[11]~output_o ;
wire \U1[12]~output_o ;
wire \U1[13]~output_o ;
wire \U1[14]~output_o ;
wire \U1[15]~output_o ;
wire \U2[0]~output_o ;
wire \U2[1]~output_o ;
wire \U2[2]~output_o ;
wire \U2[3]~output_o ;
wire \U2[4]~output_o ;
wire \U2[5]~output_o ;
wire \U2[6]~output_o ;
wire \U2[7]~output_o ;
wire \U2[8]~output_o ;
wire \U2[9]~output_o ;
wire \U2[10]~output_o ;
wire \U2[11]~output_o ;
wire \U2[12]~output_o ;
wire \U2[13]~output_o ;
wire \U2[14]~output_o ;
wire \U2[15]~output_o ;
wire \gclk~input_o ;
wire \gclk~inputclkctrl_outclk ;
wire \sc|d[4]~feeder_combout ;
wire \LF16|shift_register~2_combout ;
wire \LF16|shift_register[5]~feeder_combout ;
wire \sc|d[1]~feeder_combout ;
wire \LF16|shift_register~3_combout ;
wire \LF16|shift_register[7]~feeder_combout ;
wire \sc|d[3]~feeder_combout ;
wire \LF16|shift_register~4_combout ;
wire \sc|d[2]~feeder_combout ;
wire \LF16|shift_register~1_combout ;
wire \sc|d[6]~feeder_combout ;
wire \LF16|shift_register~0_combout ;
wire \sc|d[0]~feeder_combout ;
wire \sc|n~feeder_combout ;
wire \sc|n~q ;
wire \~GND~combout ;
wire \sc|m~q ;
wire \sc|dSinpLUT~0_combout ;
wire \sc|dSinpLUT~1_combout ;
wire \sc|d[7]~feeder_combout ;
wire \sc|dSinpLUT~2_combout ;
wire \sc|dSinpLUT~3_combout ;
wire \sc|dSinpLUT~4_combout ;
wire \sc|process_0~0_combout ;
wire \sc|dCos[7]~feeder_combout ;
wire \sc|dSinpLUT~5_combout ;
wire \sc|dCos[8]~feeder_combout ;
wire \sc|dSinpLUT~6_combout ;
wire \sc|dCos[9]~feeder_combout ;
wire \sc|dSinpLUT~7_combout ;
wire \sc|dCospLUT[0]~0_combout ;
wire \sc|dCospLUT[1]~1_combout ;
wire \sc|dCospLUT[2]~2_combout ;
wire \sc|dCospLUT[3]~3_combout ;
wire \sc|dCospLUT[4]~4_combout ;
wire \sc|dCospLUT[5]~5_combout ;
wire \sc|dCospLUT[6]~feeder_combout ;
wire \sc|dCospLUT[7]~6_combout ;
wire \sc|dCospLUT[8]~7_combout ;
wire \sc|dCospLUT[9]~8_combout ;
wire \sc|Add0~0_combout ;
wire \sc|sinOut[0]~16_combout ;
wire \U1[0]~reg0feeder_combout ;
wire \U1[0]~reg0_q ;
wire \sc|sinOut[0]~17 ;
wire \sc|sinOut[1]~18_combout ;
wire \U1[1]~reg0feeder_combout ;
wire \U1[1]~reg0_q ;
wire \sc|sinOut[1]~19 ;
wire \sc|sinOut[2]~20_combout ;
wire \U1[2]~reg0feeder_combout ;
wire \U1[2]~reg0_q ;
wire \sc|sinOut[2]~21 ;
wire \sc|sinOut[3]~22_combout ;
wire \U1[3]~reg0feeder_combout ;
wire \U1[3]~reg0_q ;
wire \sc|sinOut[3]~23 ;
wire \sc|sinOut[4]~24_combout ;
wire \U1[4]~reg0feeder_combout ;
wire \U1[4]~reg0_q ;
wire \sc|sinOut[4]~25 ;
wire \sc|sinOut[5]~26_combout ;
wire \U1[5]~reg0feeder_combout ;
wire \U1[5]~reg0_q ;
wire \sc|sinOut[5]~27 ;
wire \sc|sinOut[6]~28_combout ;
wire \U1[6]~reg0feeder_combout ;
wire \U1[6]~reg0_q ;
wire \sc|sinOut[6]~29 ;
wire \sc|sinOut[7]~30_combout ;
wire \U1[7]~reg0feeder_combout ;
wire \U1[7]~reg0_q ;
wire \sc|sinOut[7]~31 ;
wire \sc|sinOut[8]~32_combout ;
wire \U1[8]~reg0feeder_combout ;
wire \U1[8]~reg0_q ;
wire \sc|sinOut[8]~33 ;
wire \sc|sinOut[9]~34_combout ;
wire \U1[9]~reg0feeder_combout ;
wire \U1[9]~reg0_q ;
wire \sc|sinOut[9]~35 ;
wire \sc|sinOut[10]~36_combout ;
wire \U1[10]~reg0feeder_combout ;
wire \U1[10]~reg0_q ;
wire \sc|sinOut[10]~37 ;
wire \sc|sinOut[11]~38_combout ;
wire \U1[11]~reg0feeder_combout ;
wire \U1[11]~reg0_q ;
wire \sc|sinOut[11]~39 ;
wire \sc|sinOut[12]~40_combout ;
wire \U1[12]~reg0feeder_combout ;
wire \U1[12]~reg0_q ;
wire \sc|sinOut[12]~41 ;
wire \sc|sinOut[13]~42_combout ;
wire \U1[13]~reg0feeder_combout ;
wire \U1[13]~reg0_q ;
wire \sc|sinOut[13]~43 ;
wire \sc|sinOut[14]~44_combout ;
wire \U1[14]~reg0feeder_combout ;
wire \U1[14]~reg0_q ;
wire \sc|sinOut[14]~45 ;
wire \sc|sinOut[15]~46_combout ;
wire \U1[15]~reg0feeder_combout ;
wire \U1[15]~reg0_q ;
wire \sc|Add1~0_combout ;
wire \sc|cosOut[0]~16_combout ;
wire \U2[0]~reg0feeder_combout ;
wire \U2[0]~reg0_q ;
wire \sc|cosOut[0]~17 ;
wire \sc|cosOut[1]~18_combout ;
wire \U2[1]~reg0feeder_combout ;
wire \U2[1]~reg0_q ;
wire \sc|cosOut[1]~19 ;
wire \sc|cosOut[2]~20_combout ;
wire \U2[2]~reg0feeder_combout ;
wire \U2[2]~reg0_q ;
wire \sc|cosOut[2]~21 ;
wire \sc|cosOut[3]~22_combout ;
wire \U2[3]~reg0feeder_combout ;
wire \U2[3]~reg0_q ;
wire \sc|cosOut[3]~23 ;
wire \sc|cosOut[4]~24_combout ;
wire \U2[4]~reg0feeder_combout ;
wire \U2[4]~reg0_q ;
wire \sc|cosOut[4]~25 ;
wire \sc|cosOut[5]~26_combout ;
wire \U2[5]~reg0feeder_combout ;
wire \U2[5]~reg0_q ;
wire \sc|cosOut[5]~27 ;
wire \sc|cosOut[6]~28_combout ;
wire \U2[6]~reg0feeder_combout ;
wire \U2[6]~reg0_q ;
wire \sc|cosOut[6]~29 ;
wire \sc|cosOut[7]~30_combout ;
wire \U2[7]~reg0feeder_combout ;
wire \U2[7]~reg0_q ;
wire \sc|cosOut[7]~31 ;
wire \sc|cosOut[8]~32_combout ;
wire \U2[8]~reg0feeder_combout ;
wire \U2[8]~reg0_q ;
wire \sc|cosOut[8]~33 ;
wire \sc|cosOut[9]~34_combout ;
wire \U2[9]~reg0feeder_combout ;
wire \U2[9]~reg0_q ;
wire \sc|cosOut[9]~35 ;
wire \sc|cosOut[10]~36_combout ;
wire \U2[10]~reg0feeder_combout ;
wire \U2[10]~reg0_q ;
wire \sc|cosOut[10]~37 ;
wire \sc|cosOut[11]~38_combout ;
wire \U2[11]~reg0feeder_combout ;
wire \U2[11]~reg0_q ;
wire \sc|cosOut[11]~39 ;
wire \sc|cosOut[12]~40_combout ;
wire \U2[12]~reg0feeder_combout ;
wire \U2[12]~reg0_q ;
wire \sc|cosOut[12]~41 ;
wire \sc|cosOut[13]~42_combout ;
wire \U2[13]~reg0feeder_combout ;
wire \U2[13]~reg0_q ;
wire \sc|cosOut[13]~43 ;
wire \sc|cosOut[14]~44_combout ;
wire \U2[14]~reg0feeder_combout ;
wire \U2[14]~reg0_q ;
wire \sc|cosOut[14]~45 ;
wire \sc|cosOut[15]~46_combout ;
wire \U2[15]~reg0feeder_combout ;
wire \U2[15]~reg0_q ;
wire [15:0] \sc|c1|altsyncram_component|auto_generated|q_a ;
wire [15:0] \sc|sinOut ;
wire [15:0] \sc|cosOut ;
wire [15:0] \sc|c1|altsyncram_component|auto_generated|q_b ;
wire [9:0] \sc|d ;
wire [9:0] \sc|dSinpLUT ;
wire [15:0] \LF16|shift_register ;
wire [9:0] \sc|dCospLUT ;
wire [9:0] \sc|dCos ;

wire [8:0] \sc|c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \sc|c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \sc|c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [8:0] \sc|c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;

assign \sc|c1|altsyncram_component|auto_generated|q_a [0] = \sc|c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \sc|c1|altsyncram_component|auto_generated|q_a [1] = \sc|c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \sc|c1|altsyncram_component|auto_generated|q_a [2] = \sc|c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \sc|c1|altsyncram_component|auto_generated|q_a [3] = \sc|c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \sc|c1|altsyncram_component|auto_generated|q_a [4] = \sc|c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \sc|c1|altsyncram_component|auto_generated|q_a [5] = \sc|c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \sc|c1|altsyncram_component|auto_generated|q_a [6] = \sc|c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \sc|c1|altsyncram_component|auto_generated|q_a [7] = \sc|c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \sc|c1|altsyncram_component|auto_generated|q_a [8] = \sc|c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \sc|c1|altsyncram_component|auto_generated|q_b [0] = \sc|c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \sc|c1|altsyncram_component|auto_generated|q_b [1] = \sc|c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \sc|c1|altsyncram_component|auto_generated|q_b [2] = \sc|c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \sc|c1|altsyncram_component|auto_generated|q_b [3] = \sc|c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \sc|c1|altsyncram_component|auto_generated|q_b [4] = \sc|c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \sc|c1|altsyncram_component|auto_generated|q_b [5] = \sc|c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \sc|c1|altsyncram_component|auto_generated|q_b [6] = \sc|c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \sc|c1|altsyncram_component|auto_generated|q_b [7] = \sc|c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \sc|c1|altsyncram_component|auto_generated|q_b [8] = \sc|c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \sc|c1|altsyncram_component|auto_generated|q_a [9] = \sc|c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \sc|c1|altsyncram_component|auto_generated|q_a [10] = \sc|c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];
assign \sc|c1|altsyncram_component|auto_generated|q_a [11] = \sc|c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [2];
assign \sc|c1|altsyncram_component|auto_generated|q_a [12] = \sc|c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [3];
assign \sc|c1|altsyncram_component|auto_generated|q_a [13] = \sc|c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [4];
assign \sc|c1|altsyncram_component|auto_generated|q_a [14] = \sc|c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [5];
assign \sc|c1|altsyncram_component|auto_generated|q_a [15] = \sc|c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [6];

assign \sc|c1|altsyncram_component|auto_generated|q_b [9] = \sc|c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];
assign \sc|c1|altsyncram_component|auto_generated|q_b [10] = \sc|c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [1];
assign \sc|c1|altsyncram_component|auto_generated|q_b [11] = \sc|c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [2];
assign \sc|c1|altsyncram_component|auto_generated|q_b [12] = \sc|c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [3];
assign \sc|c1|altsyncram_component|auto_generated|q_b [13] = \sc|c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [4];
assign \sc|c1|altsyncram_component|auto_generated|q_b [14] = \sc|c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [5];
assign \sc|c1|altsyncram_component|auto_generated|q_b [15] = \sc|c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [6];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \U1[0]~output (
	.i(\U1[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \U1[0]~output .bus_hold = "false";
defparam \U1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \U1[1]~output (
	.i(\U1[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \U1[1]~output .bus_hold = "false";
defparam \U1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \U1[2]~output (
	.i(\U1[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \U1[2]~output .bus_hold = "false";
defparam \U1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \U1[3]~output (
	.i(\U1[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \U1[3]~output .bus_hold = "false";
defparam \U1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \U1[4]~output (
	.i(\U1[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \U1[4]~output .bus_hold = "false";
defparam \U1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \U1[5]~output (
	.i(\U1[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \U1[5]~output .bus_hold = "false";
defparam \U1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \U1[6]~output (
	.i(\U1[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \U1[6]~output .bus_hold = "false";
defparam \U1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \U1[7]~output (
	.i(\U1[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \U1[7]~output .bus_hold = "false";
defparam \U1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \U1[8]~output (
	.i(\U1[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \U1[8]~output .bus_hold = "false";
defparam \U1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \U1[9]~output (
	.i(\U1[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \U1[9]~output .bus_hold = "false";
defparam \U1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \U1[10]~output (
	.i(\U1[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \U1[10]~output .bus_hold = "false";
defparam \U1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \U1[11]~output (
	.i(\U1[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \U1[11]~output .bus_hold = "false";
defparam \U1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \U1[12]~output (
	.i(\U1[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \U1[12]~output .bus_hold = "false";
defparam \U1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \U1[13]~output (
	.i(\U1[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \U1[13]~output .bus_hold = "false";
defparam \U1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \U1[14]~output (
	.i(\U1[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \U1[14]~output .bus_hold = "false";
defparam \U1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \U1[15]~output (
	.i(\U1[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \U1[15]~output .bus_hold = "false";
defparam \U1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \U2[0]~output (
	.i(\U2[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \U2[0]~output .bus_hold = "false";
defparam \U2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \U2[1]~output (
	.i(\U2[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \U2[1]~output .bus_hold = "false";
defparam \U2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \U2[2]~output (
	.i(\U2[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \U2[2]~output .bus_hold = "false";
defparam \U2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \U2[3]~output (
	.i(\U2[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \U2[3]~output .bus_hold = "false";
defparam \U2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \U2[4]~output (
	.i(\U2[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \U2[4]~output .bus_hold = "false";
defparam \U2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \U2[5]~output (
	.i(\U2[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \U2[5]~output .bus_hold = "false";
defparam \U2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \U2[6]~output (
	.i(\U2[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \U2[6]~output .bus_hold = "false";
defparam \U2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \U2[7]~output (
	.i(\U2[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \U2[7]~output .bus_hold = "false";
defparam \U2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \U2[8]~output (
	.i(\U2[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \U2[8]~output .bus_hold = "false";
defparam \U2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \U2[9]~output (
	.i(\U2[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \U2[9]~output .bus_hold = "false";
defparam \U2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \U2[10]~output (
	.i(\U2[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \U2[10]~output .bus_hold = "false";
defparam \U2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \U2[11]~output (
	.i(\U2[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \U2[11]~output .bus_hold = "false";
defparam \U2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \U2[12]~output (
	.i(\U2[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \U2[12]~output .bus_hold = "false";
defparam \U2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \U2[13]~output (
	.i(\U2[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \U2[13]~output .bus_hold = "false";
defparam \U2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \U2[14]~output (
	.i(\U2[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \U2[14]~output .bus_hold = "false";
defparam \U2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \U2[15]~output (
	.i(\U2[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\U2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \U2[15]~output .bus_hold = "false";
defparam \U2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \gclk~input (
	.i(gclk),
	.ibar(gnd),
	.o(\gclk~input_o ));
// synopsys translate_off
defparam \gclk~input .bus_hold = "false";
defparam \gclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \gclk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\gclk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\gclk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \gclk~inputclkctrl .clock_type = "global clock";
defparam \gclk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X67_Y68_N17
dffeas \LF16|shift_register[8] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LF16|shift_register [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LF16|shift_register [8]),
	.prn(vcc));
// synopsys translate_off
defparam \LF16|shift_register[8] .is_wysiwyg = "true";
defparam \LF16|shift_register[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N14
cycloneive_lcell_comb \sc|d[4]~feeder (
// Equation(s):
// \sc|d[4]~feeder_combout  = \LF16|shift_register [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LF16|shift_register [8]),
	.cin(gnd),
	.combout(\sc|d[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sc|d[4]~feeder .lut_mask = 16'hFF00;
defparam \sc|d[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y68_N15
dffeas \sc|d[4] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|d[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|d[4] .is_wysiwyg = "true";
defparam \sc|d[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N6
cycloneive_lcell_comb \LF16|shift_register~2 (
// Equation(s):
// \LF16|shift_register~2_combout  = \sc|d [2] $ (\LF16|shift_register [8] $ (\LF16|shift_register~0_combout  $ (\sc|d [1])))

	.dataa(\sc|d [2]),
	.datab(\LF16|shift_register [8]),
	.datac(\LF16|shift_register~0_combout ),
	.datad(\sc|d [1]),
	.cin(gnd),
	.combout(\LF16|shift_register~2_combout ),
	.cout());
// synopsys translate_off
defparam \LF16|shift_register~2 .lut_mask = 16'h6996;
defparam \LF16|shift_register~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y68_N7
dffeas \LF16|shift_register[0] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\LF16|shift_register~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LF16|shift_register [0]),
	.prn(vcc));
// synopsys translate_off
defparam \LF16|shift_register[0] .is_wysiwyg = "true";
defparam \LF16|shift_register[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N20
cycloneive_lcell_comb \LF16|shift_register[5]~feeder (
// Equation(s):
// \LF16|shift_register[5]~feeder_combout  = \LF16|shift_register [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LF16|shift_register [0]),
	.cin(gnd),
	.combout(\LF16|shift_register[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LF16|shift_register[5]~feeder .lut_mask = 16'hFF00;
defparam \LF16|shift_register[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y68_N21
dffeas \LF16|shift_register[5] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\LF16|shift_register[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LF16|shift_register [5]),
	.prn(vcc));
// synopsys translate_off
defparam \LF16|shift_register[5] .is_wysiwyg = "true";
defparam \LF16|shift_register[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N18
cycloneive_lcell_comb \sc|d[1]~feeder (
// Equation(s):
// \sc|d[1]~feeder_combout  = \LF16|shift_register [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LF16|shift_register [5]),
	.cin(gnd),
	.combout(\sc|d[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sc|d[1]~feeder .lut_mask = 16'hFF00;
defparam \sc|d[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y68_N19
dffeas \sc|d[1] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|d[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|d[1] .is_wysiwyg = "true";
defparam \sc|d[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N0
cycloneive_lcell_comb \LF16|shift_register~3 (
// Equation(s):
// \LF16|shift_register~3_combout  = \sc|d [4] $ (\sc|d [1] $ (\LF16|shift_register [1] $ (!\sc|d [3])))

	.dataa(\sc|d [4]),
	.datab(\sc|d [1]),
	.datac(\LF16|shift_register [1]),
	.datad(\sc|d [3]),
	.cin(gnd),
	.combout(\LF16|shift_register~3_combout ),
	.cout());
// synopsys translate_off
defparam \LF16|shift_register~3 .lut_mask = 16'h9669;
defparam \LF16|shift_register~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y68_N1
dffeas \LF16|shift_register[2] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\LF16|shift_register~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LF16|shift_register [2]),
	.prn(vcc));
// synopsys translate_off
defparam \LF16|shift_register[2] .is_wysiwyg = "true";
defparam \LF16|shift_register[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N2
cycloneive_lcell_comb \LF16|shift_register[7]~feeder (
// Equation(s):
// \LF16|shift_register[7]~feeder_combout  = \LF16|shift_register [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LF16|shift_register [2]),
	.cin(gnd),
	.combout(\LF16|shift_register[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \LF16|shift_register[7]~feeder .lut_mask = 16'hFF00;
defparam \LF16|shift_register[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y68_N3
dffeas \LF16|shift_register[7] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\LF16|shift_register[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LF16|shift_register [7]),
	.prn(vcc));
// synopsys translate_off
defparam \LF16|shift_register[7] .is_wysiwyg = "true";
defparam \LF16|shift_register[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N24
cycloneive_lcell_comb \sc|d[3]~feeder (
// Equation(s):
// \sc|d[3]~feeder_combout  = \LF16|shift_register [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LF16|shift_register [7]),
	.cin(gnd),
	.combout(\sc|d[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sc|d[3]~feeder .lut_mask = 16'hFF00;
defparam \sc|d[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y68_N25
dffeas \sc|d[3] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|d[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|d[3] .is_wysiwyg = "true";
defparam \sc|d[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N30
cycloneive_lcell_comb \LF16|shift_register~4 (
// Equation(s):
// \LF16|shift_register~4_combout  = \sc|d [2] $ (\sc|d [3] $ (\sc|d [0] $ (!\LF16|shift_register [0])))

	.dataa(\sc|d [2]),
	.datab(\sc|d [3]),
	.datac(\sc|d [0]),
	.datad(\LF16|shift_register [0]),
	.cin(gnd),
	.combout(\LF16|shift_register~4_combout ),
	.cout());
// synopsys translate_off
defparam \LF16|shift_register~4 .lut_mask = 16'h9669;
defparam \LF16|shift_register~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y68_N31
dffeas \LF16|shift_register[1] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\LF16|shift_register~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LF16|shift_register [1]),
	.prn(vcc));
// synopsys translate_off
defparam \LF16|shift_register[1] .is_wysiwyg = "true";
defparam \LF16|shift_register[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y68_N9
dffeas \LF16|shift_register[6] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\LF16|shift_register [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LF16|shift_register [6]),
	.prn(vcc));
// synopsys translate_off
defparam \LF16|shift_register[6] .is_wysiwyg = "true";
defparam \LF16|shift_register[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N26
cycloneive_lcell_comb \sc|d[2]~feeder (
// Equation(s):
// \sc|d[2]~feeder_combout  = \LF16|shift_register [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LF16|shift_register [6]),
	.cin(gnd),
	.combout(\sc|d[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sc|d[2]~feeder .lut_mask = 16'hFF00;
defparam \sc|d[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y68_N27
dffeas \sc|d[2] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|d[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|d[2] .is_wysiwyg = "true";
defparam \sc|d[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N22
cycloneive_lcell_comb \LF16|shift_register~1 (
// Equation(s):
// \LF16|shift_register~1_combout  = \sc|d [4] $ (\sc|d [5] $ (\sc|d [2] $ (!\LF16|shift_register [2])))

	.dataa(\sc|d [4]),
	.datab(\sc|d [5]),
	.datac(\sc|d [2]),
	.datad(\LF16|shift_register [2]),
	.cin(gnd),
	.combout(\LF16|shift_register~1_combout ),
	.cout());
// synopsys translate_off
defparam \LF16|shift_register~1 .lut_mask = 16'h9669;
defparam \LF16|shift_register~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y68_N23
dffeas \LF16|shift_register[3] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\LF16|shift_register~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LF16|shift_register [3]),
	.prn(vcc));
// synopsys translate_off
defparam \LF16|shift_register[3] .is_wysiwyg = "true";
defparam \LF16|shift_register[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N10
cycloneive_lcell_comb \sc|d[6]~feeder (
// Equation(s):
// \sc|d[6]~feeder_combout  = \sc|d [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|d [1]),
	.cin(gnd),
	.combout(\sc|d[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sc|d[6]~feeder .lut_mask = 16'hFF00;
defparam \sc|d[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y68_N11
dffeas \sc|d[6] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|d[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|d[6] .is_wysiwyg = "true";
defparam \sc|d[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N4
cycloneive_lcell_comb \LF16|shift_register~0 (
// Equation(s):
// \LF16|shift_register~0_combout  = \LF16|shift_register [3] $ (\sc|d [3] $ (\sc|d [5] $ (!\sc|d [6])))

	.dataa(\LF16|shift_register [3]),
	.datab(\sc|d [3]),
	.datac(\sc|d [5]),
	.datad(\sc|d [6]),
	.cin(gnd),
	.combout(\LF16|shift_register~0_combout ),
	.cout());
// synopsys translate_off
defparam \LF16|shift_register~0 .lut_mask = 16'h9669;
defparam \LF16|shift_register~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y68_N5
dffeas \LF16|shift_register[4] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\LF16|shift_register~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LF16|shift_register [4]),
	.prn(vcc));
// synopsys translate_off
defparam \LF16|shift_register[4] .is_wysiwyg = "true";
defparam \LF16|shift_register[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y68_N28
cycloneive_lcell_comb \sc|d[0]~feeder (
// Equation(s):
// \sc|d[0]~feeder_combout  = \LF16|shift_register [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\LF16|shift_register [4]),
	.cin(gnd),
	.combout(\sc|d[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sc|d[0]~feeder .lut_mask = 16'hFF00;
defparam \sc|d[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y68_N29
dffeas \sc|d[0] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|d[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|d[0] .is_wysiwyg = "true";
defparam \sc|d[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y68_N13
dffeas \sc|d[5] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sc|d [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|d[5] .is_wysiwyg = "true";
defparam \sc|d[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N12
cycloneive_lcell_comb \sc|n~feeder (
// Equation(s):
// \sc|n~feeder_combout  = \sc|d [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|d [5]),
	.cin(gnd),
	.combout(\sc|n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sc|n~feeder .lut_mask = 16'hFF00;
defparam \sc|n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y68_N13
dffeas \sc|n (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sc|n .is_wysiwyg = "true";
defparam \sc|n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y68_N5
dffeas \sc|m (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sc|d [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|m~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sc|m .is_wysiwyg = "true";
defparam \sc|m .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N4
cycloneive_lcell_comb \sc|dSinpLUT~0 (
// Equation(s):
// \sc|dSinpLUT~0_combout  = \sc|m~q  $ (\sc|d [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sc|m~q ),
	.datad(\sc|d [5]),
	.cin(gnd),
	.combout(\sc|dSinpLUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \sc|dSinpLUT~0 .lut_mask = 16'h0FF0;
defparam \sc|dSinpLUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y68_N31
dffeas \sc|dSinpLUT[0] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sc|dSinpLUT~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|dSinpLUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|dSinpLUT[0] .is_wysiwyg = "true";
defparam \sc|dSinpLUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N18
cycloneive_lcell_comb \sc|dSinpLUT~1 (
// Equation(s):
// \sc|dSinpLUT~1_combout  = \sc|d [6] $ (\sc|m~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sc|d [6]),
	.datad(\sc|m~q ),
	.cin(gnd),
	.combout(\sc|dSinpLUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \sc|dSinpLUT~1 .lut_mask = 16'h0FF0;
defparam \sc|dSinpLUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y68_N19
dffeas \sc|dSinpLUT[1] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|dSinpLUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|dSinpLUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|dSinpLUT[1] .is_wysiwyg = "true";
defparam \sc|dSinpLUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N20
cycloneive_lcell_comb \sc|d[7]~feeder (
// Equation(s):
// \sc|d[7]~feeder_combout  = \sc|d [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|d [2]),
	.cin(gnd),
	.combout(\sc|d[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sc|d[7]~feeder .lut_mask = 16'hFF00;
defparam \sc|d[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y68_N21
dffeas \sc|d[7] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|d[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|d[7] .is_wysiwyg = "true";
defparam \sc|d[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N24
cycloneive_lcell_comb \sc|dSinpLUT~2 (
// Equation(s):
// \sc|dSinpLUT~2_combout  = \sc|m~q  $ (\sc|d [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sc|m~q ),
	.datad(\sc|d [7]),
	.cin(gnd),
	.combout(\sc|dSinpLUT~2_combout ),
	.cout());
// synopsys translate_off
defparam \sc|dSinpLUT~2 .lut_mask = 16'h0FF0;
defparam \sc|dSinpLUT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y69_N25
dffeas \sc|dSinpLUT[2] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|dSinpLUT~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|dSinpLUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|dSinpLUT[2] .is_wysiwyg = "true";
defparam \sc|dSinpLUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y68_N29
dffeas \sc|d[8] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sc|d [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|d[8] .is_wysiwyg = "true";
defparam \sc|d[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N18
cycloneive_lcell_comb \sc|dSinpLUT~3 (
// Equation(s):
// \sc|dSinpLUT~3_combout  = \sc|m~q  $ (\sc|d [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sc|m~q ),
	.datad(\sc|d [8]),
	.cin(gnd),
	.combout(\sc|dSinpLUT~3_combout ),
	.cout());
// synopsys translate_off
defparam \sc|dSinpLUT~3 .lut_mask = 16'h0FF0;
defparam \sc|dSinpLUT~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y69_N19
dffeas \sc|dSinpLUT[3] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|dSinpLUT~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|dSinpLUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|dSinpLUT[3] .is_wysiwyg = "true";
defparam \sc|dSinpLUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y68_N17
dffeas \sc|d[9] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sc|d [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|d[9] .is_wysiwyg = "true";
defparam \sc|d[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N24
cycloneive_lcell_comb \sc|dSinpLUT~4 (
// Equation(s):
// \sc|dSinpLUT~4_combout  = \sc|d [9] $ (\sc|m~q )

	.dataa(gnd),
	.datab(\sc|d [9]),
	.datac(gnd),
	.datad(\sc|m~q ),
	.cin(gnd),
	.combout(\sc|dSinpLUT~4_combout ),
	.cout());
// synopsys translate_off
defparam \sc|dSinpLUT~4 .lut_mask = 16'h33CC;
defparam \sc|dSinpLUT~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y68_N25
dffeas \sc|dSinpLUT[4] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|dSinpLUT~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|dSinpLUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|dSinpLUT[4] .is_wysiwyg = "true";
defparam \sc|dSinpLUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N28
cycloneive_lcell_comb \sc|process_0~0 (
// Equation(s):
// \sc|process_0~0_combout  = \sc|n~q  $ (\sc|m~q )

	.dataa(\sc|n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|m~q ),
	.cin(gnd),
	.combout(\sc|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sc|process_0~0 .lut_mask = 16'h55AA;
defparam \sc|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y68_N15
dffeas \sc|dSinpLUT[5] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sc|process_0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|dSinpLUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|dSinpLUT[5] .is_wysiwyg = "true";
defparam \sc|dSinpLUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N28
cycloneive_lcell_comb \sc|dCos[7]~feeder (
// Equation(s):
// \sc|dCos[7]~feeder_combout  = \sc|d [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|d [7]),
	.cin(gnd),
	.combout(\sc|dCos[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sc|dCos[7]~feeder .lut_mask = 16'hFF00;
defparam \sc|dCos[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y69_N29
dffeas \sc|dCos[7] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|dCos[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|dCos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|dCos[7] .is_wysiwyg = "true";
defparam \sc|dCos[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N12
cycloneive_lcell_comb \sc|dSinpLUT~5 (
// Equation(s):
// \sc|dSinpLUT~5_combout  = \sc|m~q  $ (\sc|dCos [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sc|m~q ),
	.datad(\sc|dCos [7]),
	.cin(gnd),
	.combout(\sc|dSinpLUT~5_combout ),
	.cout());
// synopsys translate_off
defparam \sc|dSinpLUT~5 .lut_mask = 16'h0FF0;
defparam \sc|dSinpLUT~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y69_N13
dffeas \sc|dSinpLUT[7] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|dSinpLUT~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|dSinpLUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|dSinpLUT[7] .is_wysiwyg = "true";
defparam \sc|dSinpLUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N10
cycloneive_lcell_comb \sc|dCos[8]~feeder (
// Equation(s):
// \sc|dCos[8]~feeder_combout  = \sc|d [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|d [8]),
	.cin(gnd),
	.combout(\sc|dCos[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sc|dCos[8]~feeder .lut_mask = 16'hFF00;
defparam \sc|dCos[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y69_N11
dffeas \sc|dCos[8] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|dCos[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|dCos [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|dCos[8] .is_wysiwyg = "true";
defparam \sc|dCos[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N6
cycloneive_lcell_comb \sc|dSinpLUT~6 (
// Equation(s):
// \sc|dSinpLUT~6_combout  = \sc|m~q  $ (\sc|dCos [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sc|m~q ),
	.datad(\sc|dCos [8]),
	.cin(gnd),
	.combout(\sc|dSinpLUT~6_combout ),
	.cout());
// synopsys translate_off
defparam \sc|dSinpLUT~6 .lut_mask = 16'h0FF0;
defparam \sc|dSinpLUT~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y69_N7
dffeas \sc|dSinpLUT[8] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|dSinpLUT~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|dSinpLUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|dSinpLUT[8] .is_wysiwyg = "true";
defparam \sc|dSinpLUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N22
cycloneive_lcell_comb \sc|dCos[9]~feeder (
// Equation(s):
// \sc|dCos[9]~feeder_combout  = \sc|d [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|d [9]),
	.cin(gnd),
	.combout(\sc|dCos[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sc|dCos[9]~feeder .lut_mask = 16'hFF00;
defparam \sc|dCos[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y68_N23
dffeas \sc|dCos[9] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|dCos[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|dCos [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|dCos[9] .is_wysiwyg = "true";
defparam \sc|dCos[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N10
cycloneive_lcell_comb \sc|dSinpLUT~7 (
// Equation(s):
// \sc|dSinpLUT~7_combout  = \sc|dCos [9] $ (\sc|m~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sc|dCos [9]),
	.datad(\sc|m~q ),
	.cin(gnd),
	.combout(\sc|dSinpLUT~7_combout ),
	.cout());
// synopsys translate_off
defparam \sc|dSinpLUT~7 .lut_mask = 16'h0FF0;
defparam \sc|dSinpLUT~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y68_N11
dffeas \sc|dSinpLUT[9] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|dSinpLUT~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|dSinpLUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|dSinpLUT[9] .is_wysiwyg = "true";
defparam \sc|dSinpLUT[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N8
cycloneive_lcell_comb \sc|dCospLUT[0]~0 (
// Equation(s):
// \sc|dCospLUT[0]~0_combout  = !\sc|dSinpLUT~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sc|dSinpLUT~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sc|dCospLUT[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sc|dCospLUT[0]~0 .lut_mask = 16'h0F0F;
defparam \sc|dCospLUT[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y68_N9
dffeas \sc|dCospLUT[0] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|dCospLUT[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|dCospLUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|dCospLUT[0] .is_wysiwyg = "true";
defparam \sc|dCospLUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N2
cycloneive_lcell_comb \sc|dCospLUT[1]~1 (
// Equation(s):
// \sc|dCospLUT[1]~1_combout  = !\sc|dSinpLUT~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|dSinpLUT~1_combout ),
	.cin(gnd),
	.combout(\sc|dCospLUT[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sc|dCospLUT[1]~1 .lut_mask = 16'h00FF;
defparam \sc|dCospLUT[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y68_N3
dffeas \sc|dCospLUT[1] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|dCospLUT[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|dCospLUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|dCospLUT[1] .is_wysiwyg = "true";
defparam \sc|dCospLUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N20
cycloneive_lcell_comb \sc|dCospLUT[2]~2 (
// Equation(s):
// \sc|dCospLUT[2]~2_combout  = !\sc|dSinpLUT~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|dSinpLUT~2_combout ),
	.cin(gnd),
	.combout(\sc|dCospLUT[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sc|dCospLUT[2]~2 .lut_mask = 16'h00FF;
defparam \sc|dCospLUT[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y69_N21
dffeas \sc|dCospLUT[2] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|dCospLUT[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|dCospLUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|dCospLUT[2] .is_wysiwyg = "true";
defparam \sc|dCospLUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N22
cycloneive_lcell_comb \sc|dCospLUT[3]~3 (
// Equation(s):
// \sc|dCospLUT[3]~3_combout  = !\sc|dSinpLUT~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|dSinpLUT~3_combout ),
	.cin(gnd),
	.combout(\sc|dCospLUT[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sc|dCospLUT[3]~3 .lut_mask = 16'h00FF;
defparam \sc|dCospLUT[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y69_N23
dffeas \sc|dCospLUT[3] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|dCospLUT[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|dCospLUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|dCospLUT[3] .is_wysiwyg = "true";
defparam \sc|dCospLUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N0
cycloneive_lcell_comb \sc|dCospLUT[4]~4 (
// Equation(s):
// \sc|dCospLUT[4]~4_combout  = !\sc|dSinpLUT~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|dSinpLUT~4_combout ),
	.cin(gnd),
	.combout(\sc|dCospLUT[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sc|dCospLUT[4]~4 .lut_mask = 16'h00FF;
defparam \sc|dCospLUT[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y68_N1
dffeas \sc|dCospLUT[4] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|dCospLUT[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|dCospLUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|dCospLUT[4] .is_wysiwyg = "true";
defparam \sc|dCospLUT[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N6
cycloneive_lcell_comb \sc|dCospLUT[5]~5 (
// Equation(s):
// \sc|dCospLUT[5]~5_combout  = !\sc|process_0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sc|process_0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sc|dCospLUT[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sc|dCospLUT[5]~5 .lut_mask = 16'h0F0F;
defparam \sc|dCospLUT[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y68_N7
dffeas \sc|dCospLUT[5] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|dCospLUT[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|dCospLUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|dCospLUT[5] .is_wysiwyg = "true";
defparam \sc|dCospLUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N20
cycloneive_lcell_comb \sc|dCospLUT[6]~feeder (
// Equation(s):
// \sc|dCospLUT[6]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\sc|dCospLUT[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sc|dCospLUT[6]~feeder .lut_mask = 16'hFFFF;
defparam \sc|dCospLUT[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y68_N21
dffeas \sc|dCospLUT[6] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|dCospLUT[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|dCospLUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|dCospLUT[6] .is_wysiwyg = "true";
defparam \sc|dCospLUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N16
cycloneive_lcell_comb \sc|dCospLUT[7]~6 (
// Equation(s):
// \sc|dCospLUT[7]~6_combout  = !\sc|dSinpLUT~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|dSinpLUT~5_combout ),
	.cin(gnd),
	.combout(\sc|dCospLUT[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sc|dCospLUT[7]~6 .lut_mask = 16'h00FF;
defparam \sc|dCospLUT[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y69_N17
dffeas \sc|dCospLUT[7] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|dCospLUT[7]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|dCospLUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|dCospLUT[7] .is_wysiwyg = "true";
defparam \sc|dCospLUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y69_N26
cycloneive_lcell_comb \sc|dCospLUT[8]~7 (
// Equation(s):
// \sc|dCospLUT[8]~7_combout  = !\sc|dSinpLUT~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|dSinpLUT~6_combout ),
	.cin(gnd),
	.combout(\sc|dCospLUT[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sc|dCospLUT[8]~7 .lut_mask = 16'h00FF;
defparam \sc|dCospLUT[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y69_N27
dffeas \sc|dCospLUT[8] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|dCospLUT[8]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|dCospLUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|dCospLUT[8] .is_wysiwyg = "true";
defparam \sc|dCospLUT[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N26
cycloneive_lcell_comb \sc|dCospLUT[9]~8 (
// Equation(s):
// \sc|dCospLUT[9]~8_combout  = !\sc|dSinpLUT~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|dSinpLUT~7_combout ),
	.cin(gnd),
	.combout(\sc|dCospLUT[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \sc|dCospLUT[9]~8 .lut_mask = 16'h00FF;
defparam \sc|dCospLUT[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y68_N27
dffeas \sc|dCospLUT[9] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|dCospLUT[9]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|dCospLUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|dCospLUT[9] .is_wysiwyg = "true";
defparam \sc|dCospLUT[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y68_N0
cycloneive_ram_block \sc|c1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\gclk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\sc|dSinpLUT [9],\sc|dSinpLUT [8],\sc|dSinpLUT [7],\~GND~combout ,\sc|dSinpLUT [5],\sc|dSinpLUT [4],\sc|dSinpLUT [3],\sc|dSinpLUT [2],\sc|dSinpLUT [1],\sc|dSinpLUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\sc|dCospLUT [9],\sc|dCospLUT [8],\sc|dCospLUT [7],\sc|dCospLUT [6],\sc|dCospLUT [5],\sc|dCospLUT [4],\sc|dCospLUT [3],\sc|dCospLUT [2],\sc|dCospLUT [1],\sc|dCospLUT [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sc|c1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\sc|c1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sin_cos.mif";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "sincos:sc|sincosLUT:c1|altsyncram:altsyncram_component|altsyncram_egq3:auto_generated|ALTSYNCRAM";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'hFFFFFFFFFFFFFFFFFEFF7F7F9FBFD7E7F1F7FB7D7E7F2F8FBFDBECF57A3CDE4F1783BBDBEC75BA7D1E772F91C5E16FF79B9DAECB5DABD3E8F3F9CCC6531F8BC3E0EFD7ABADC2D967B1576B153A7522873D9C4CA5B2790C6E2B0F84C0DFAF6783A5C6DC6AB3990C15D2C956A44EA551C863F1DCDE672F95C9E471F0D85C250E85;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h01602FD7C7D1DFEAF3387B9D869B3B93C4DFEEB6BB0D5E9B439C4BA47188740DF0ED7135D98C15B2A93E93441F0E0642C1308034140701E03FBFABBBD1E26DF559DC860EEB68ADD3681329245E12FB76B7DA2C25A2992E893D1B0BA4E1F8C0421201FD3C9D5E36DB4D97C3DDECF57A3CDE4F17833D9CAD5622CD4692409C0BE4E1E0AC3408FBF97A9C2D867B197AB455A89318FC35F4E76AB095E9C449D8C6501E8A82C03F7F7391B4D0636F365A84F251147FBADACC256A61086F2D114601B02FC3B7C5D866B0B6FACD0E5B1780BADAABF54248F865270E0420AF9F738BAECBE02D3519D48A16F36DB1158943E19098340D80FD7D2DD6871170ABCFA4B0C79B;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h6982A7471D4B6421403FEBDBE0E9F1B73ACCFE4B0A7835576A0431ACA0350D003C9C9D764EF15CA0C9614EE69ADD367F3191C560FF9F5B759EC0D96912B87BC9AAB84D9F8C2441382BD9CFD8E52ED599DC75FEE161A950E69258B41DF0E8ECF2976ABCE232FA6DAF13A7E2F9004001F170B4783B1D124904723114884321104603F1F0B4581B05023EFE6EAF1367A2C8E02FF6EA6CF2570A74B616E96429908622007BF9DADBE56E7509742DD2C651A04BC3B0C7D7A5AFC65A68B227FB6D7094389345206F16FB3576A94BA14E661274F25518033CFC2CF5E6A92F85B99829C3B9485807F16F32F72A649E02DB5B240D4440F7E3A5ACC3582751476B1D427A2A;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0B40FE0DCE4AD9458F3DDA0A94116C680CF2EFB2D6FA3C81F0D154A04B2320578B7592B550A34F164A84F250147FFAFAEC3576690C71AE922681F85BDBC4CDDCA931F7B335467A2809FFBD4D5602AD2D81B655E852D8C40FDDD9E22BD3484B7D6A8A300D415E0DAE2AC1358537D68892F0CC11DDD961EB73082B655C832B8B001D4D4DF6A3267D33944762507BE5C6CD5BA8516752F522651C033BFB3C356A5B016A29CF44E10FD38F9AB6D0226E65CA30BE320275F557DA7C89E8C74C9B07C11F1ED7115A963FDA2A33A91C33EBDEE3EC33382B5D507A2607BDFC1C9D926D076CAA8F84D0FFC38393B24D60CD8549E8961CF6EFB1F6098C09A6A43A1142DE7D;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hC622B32A7D32D366C1E037BBAEBF53E3EEF60240C03000F474371A0C45C2B14114845F1E0E46C33180B45427020043C1AFBFD3E3CEE5EA34B82CFDF2F356A9CC25B0A73B9182BE5DA60EA52278B011E5E16FF3999BB54E610D7531D48612F0EC2FF4E8EBB174892C09FEBC4C9D8A60FF67270D6390475F4B74A1445BEAE3E12C33E8DB612A72177AF9185B14FDF8B94B14C1FCCD4D9A46E06EA68AE13E8636952772284FC3AFBED2E32E75AA0CA21FF6EEF135792BCD828F2E8AFF3C7CAD8A60FE66268D03601F473F6D9DC25ACA4391001DDBD4DDE8B12702B8F8490BF976780A7471D4B74294C41EEDE62AAF2579B011C5C14FDF8B93B04B9F8C94B9946400;
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N14
cycloneive_lcell_comb \sc|Add0~0 (
// Equation(s):
// \sc|Add0~0_combout  = \sc|n~q  $ (\sc|c1|altsyncram_component|auto_generated|q_a [0])

	.dataa(\sc|n~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|c1|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\sc|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sc|Add0~0 .lut_mask = 16'h55AA;
defparam \sc|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N0
cycloneive_lcell_comb \sc|sinOut[0]~16 (
// Equation(s):
// \sc|sinOut[0]~16_combout  = (\sc|n~q  & (\sc|Add0~0_combout  $ (VCC))) # (!\sc|n~q  & (\sc|Add0~0_combout  & VCC))
// \sc|sinOut[0]~17  = CARRY((\sc|n~q  & \sc|Add0~0_combout ))

	.dataa(\sc|n~q ),
	.datab(\sc|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sc|sinOut[0]~16_combout ),
	.cout(\sc|sinOut[0]~17 ));
// synopsys translate_off
defparam \sc|sinOut[0]~16 .lut_mask = 16'h6688;
defparam \sc|sinOut[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y68_N1
dffeas \sc|sinOut[0] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|sinOut[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|sinOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|sinOut[0] .is_wysiwyg = "true";
defparam \sc|sinOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N12
cycloneive_lcell_comb \U1[0]~reg0feeder (
// Equation(s):
// \U1[0]~reg0feeder_combout  = \sc|sinOut [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sc|sinOut [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1[0]~reg0feeder .lut_mask = 16'hF0F0;
defparam \U1[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y68_N13
dffeas \U1[0]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U1[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1[0]~reg0 .is_wysiwyg = "true";
defparam \U1[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N2
cycloneive_lcell_comb \sc|sinOut[1]~18 (
// Equation(s):
// \sc|sinOut[1]~18_combout  = (\sc|sinOut[0]~17  & (\sc|n~q  $ ((!\sc|c1|altsyncram_component|auto_generated|q_a [1])))) # (!\sc|sinOut[0]~17  & ((\sc|n~q  $ (\sc|c1|altsyncram_component|auto_generated|q_a [1])) # (GND)))
// \sc|sinOut[1]~19  = CARRY((\sc|n~q  $ (!\sc|c1|altsyncram_component|auto_generated|q_a [1])) # (!\sc|sinOut[0]~17 ))

	.dataa(\sc|n~q ),
	.datab(\sc|c1|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|sinOut[0]~17 ),
	.combout(\sc|sinOut[1]~18_combout ),
	.cout(\sc|sinOut[1]~19 ));
// synopsys translate_off
defparam \sc|sinOut[1]~18 .lut_mask = 16'h969F;
defparam \sc|sinOut[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N3
dffeas \sc|sinOut[1] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|sinOut[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|sinOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|sinOut[1] .is_wysiwyg = "true";
defparam \sc|sinOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N14
cycloneive_lcell_comb \U1[1]~reg0feeder (
// Equation(s):
// \U1[1]~reg0feeder_combout  = \sc|sinOut [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|sinOut [1]),
	.cin(gnd),
	.combout(\U1[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \U1[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y68_N15
dffeas \U1[1]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U1[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1[1]~reg0 .is_wysiwyg = "true";
defparam \U1[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N4
cycloneive_lcell_comb \sc|sinOut[2]~20 (
// Equation(s):
// \sc|sinOut[2]~20_combout  = (\sc|sinOut[1]~19  & ((\sc|n~q  $ (\sc|c1|altsyncram_component|auto_generated|q_a [2])))) # (!\sc|sinOut[1]~19  & (\sc|n~q  $ (\sc|c1|altsyncram_component|auto_generated|q_a [2] $ (VCC))))
// \sc|sinOut[2]~21  = CARRY((!\sc|sinOut[1]~19  & (\sc|n~q  $ (\sc|c1|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\sc|n~q ),
	.datab(\sc|c1|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|sinOut[1]~19 ),
	.combout(\sc|sinOut[2]~20_combout ),
	.cout(\sc|sinOut[2]~21 ));
// synopsys translate_off
defparam \sc|sinOut[2]~20 .lut_mask = 16'h6906;
defparam \sc|sinOut[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N5
dffeas \sc|sinOut[2] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|sinOut[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|sinOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|sinOut[2] .is_wysiwyg = "true";
defparam \sc|sinOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y68_N0
cycloneive_lcell_comb \U1[2]~reg0feeder (
// Equation(s):
// \U1[2]~reg0feeder_combout  = \sc|sinOut [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|sinOut [2]),
	.cin(gnd),
	.combout(\U1[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \U1[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y68_N1
dffeas \U1[2]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U1[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1[2]~reg0 .is_wysiwyg = "true";
defparam \U1[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N6
cycloneive_lcell_comb \sc|sinOut[3]~22 (
// Equation(s):
// \sc|sinOut[3]~22_combout  = (\sc|sinOut[2]~21  & (\sc|n~q  $ ((!\sc|c1|altsyncram_component|auto_generated|q_a [3])))) # (!\sc|sinOut[2]~21  & ((\sc|n~q  $ (\sc|c1|altsyncram_component|auto_generated|q_a [3])) # (GND)))
// \sc|sinOut[3]~23  = CARRY((\sc|n~q  $ (!\sc|c1|altsyncram_component|auto_generated|q_a [3])) # (!\sc|sinOut[2]~21 ))

	.dataa(\sc|n~q ),
	.datab(\sc|c1|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|sinOut[2]~21 ),
	.combout(\sc|sinOut[3]~22_combout ),
	.cout(\sc|sinOut[3]~23 ));
// synopsys translate_off
defparam \sc|sinOut[3]~22 .lut_mask = 16'h969F;
defparam \sc|sinOut[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N7
dffeas \sc|sinOut[3] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|sinOut[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|sinOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|sinOut[3] .is_wysiwyg = "true";
defparam \sc|sinOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y68_N0
cycloneive_lcell_comb \U1[3]~reg0feeder (
// Equation(s):
// \U1[3]~reg0feeder_combout  = \sc|sinOut [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|sinOut [3]),
	.cin(gnd),
	.combout(\U1[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \U1[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y68_N1
dffeas \U1[3]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U1[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1[3]~reg0 .is_wysiwyg = "true";
defparam \U1[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N8
cycloneive_lcell_comb \sc|sinOut[4]~24 (
// Equation(s):
// \sc|sinOut[4]~24_combout  = (\sc|sinOut[3]~23  & ((\sc|n~q  $ (\sc|c1|altsyncram_component|auto_generated|q_a [4])))) # (!\sc|sinOut[3]~23  & (\sc|n~q  $ (\sc|c1|altsyncram_component|auto_generated|q_a [4] $ (VCC))))
// \sc|sinOut[4]~25  = CARRY((!\sc|sinOut[3]~23  & (\sc|n~q  $ (\sc|c1|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\sc|n~q ),
	.datab(\sc|c1|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|sinOut[3]~23 ),
	.combout(\sc|sinOut[4]~24_combout ),
	.cout(\sc|sinOut[4]~25 ));
// synopsys translate_off
defparam \sc|sinOut[4]~24 .lut_mask = 16'h6906;
defparam \sc|sinOut[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N9
dffeas \sc|sinOut[4] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|sinOut[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|sinOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|sinOut[4] .is_wysiwyg = "true";
defparam \sc|sinOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y68_N14
cycloneive_lcell_comb \U1[4]~reg0feeder (
// Equation(s):
// \U1[4]~reg0feeder_combout  = \sc|sinOut [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|sinOut [4]),
	.cin(gnd),
	.combout(\U1[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \U1[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y68_N15
dffeas \U1[4]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U1[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1[4]~reg0 .is_wysiwyg = "true";
defparam \U1[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N10
cycloneive_lcell_comb \sc|sinOut[5]~26 (
// Equation(s):
// \sc|sinOut[5]~26_combout  = (\sc|sinOut[4]~25  & (\sc|n~q  $ ((!\sc|c1|altsyncram_component|auto_generated|q_a [5])))) # (!\sc|sinOut[4]~25  & ((\sc|n~q  $ (\sc|c1|altsyncram_component|auto_generated|q_a [5])) # (GND)))
// \sc|sinOut[5]~27  = CARRY((\sc|n~q  $ (!\sc|c1|altsyncram_component|auto_generated|q_a [5])) # (!\sc|sinOut[4]~25 ))

	.dataa(\sc|n~q ),
	.datab(\sc|c1|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|sinOut[4]~25 ),
	.combout(\sc|sinOut[5]~26_combout ),
	.cout(\sc|sinOut[5]~27 ));
// synopsys translate_off
defparam \sc|sinOut[5]~26 .lut_mask = 16'h969F;
defparam \sc|sinOut[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N11
dffeas \sc|sinOut[5] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|sinOut[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|sinOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|sinOut[5] .is_wysiwyg = "true";
defparam \sc|sinOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N0
cycloneive_lcell_comb \U1[5]~reg0feeder (
// Equation(s):
// \U1[5]~reg0feeder_combout  = \sc|sinOut [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|sinOut [5]),
	.cin(gnd),
	.combout(\U1[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \U1[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y68_N1
dffeas \U1[5]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U1[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1[5]~reg0 .is_wysiwyg = "true";
defparam \U1[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N12
cycloneive_lcell_comb \sc|sinOut[6]~28 (
// Equation(s):
// \sc|sinOut[6]~28_combout  = (\sc|sinOut[5]~27  & ((\sc|n~q  $ (\sc|c1|altsyncram_component|auto_generated|q_a [6])))) # (!\sc|sinOut[5]~27  & (\sc|n~q  $ (\sc|c1|altsyncram_component|auto_generated|q_a [6] $ (VCC))))
// \sc|sinOut[6]~29  = CARRY((!\sc|sinOut[5]~27  & (\sc|n~q  $ (\sc|c1|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\sc|n~q ),
	.datab(\sc|c1|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|sinOut[5]~27 ),
	.combout(\sc|sinOut[6]~28_combout ),
	.cout(\sc|sinOut[6]~29 ));
// synopsys translate_off
defparam \sc|sinOut[6]~28 .lut_mask = 16'h6906;
defparam \sc|sinOut[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N13
dffeas \sc|sinOut[6] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|sinOut[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|sinOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|sinOut[6] .is_wysiwyg = "true";
defparam \sc|sinOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N22
cycloneive_lcell_comb \U1[6]~reg0feeder (
// Equation(s):
// \U1[6]~reg0feeder_combout  = \sc|sinOut [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|sinOut [6]),
	.cin(gnd),
	.combout(\U1[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \U1[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y68_N23
dffeas \U1[6]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U1[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1[6]~reg0 .is_wysiwyg = "true";
defparam \U1[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N14
cycloneive_lcell_comb \sc|sinOut[7]~30 (
// Equation(s):
// \sc|sinOut[7]~30_combout  = (\sc|sinOut[6]~29  & (\sc|c1|altsyncram_component|auto_generated|q_a [7] $ ((!\sc|n~q )))) # (!\sc|sinOut[6]~29  & ((\sc|c1|altsyncram_component|auto_generated|q_a [7] $ (\sc|n~q )) # (GND)))
// \sc|sinOut[7]~31  = CARRY((\sc|c1|altsyncram_component|auto_generated|q_a [7] $ (!\sc|n~q )) # (!\sc|sinOut[6]~29 ))

	.dataa(\sc|c1|altsyncram_component|auto_generated|q_a [7]),
	.datab(\sc|n~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|sinOut[6]~29 ),
	.combout(\sc|sinOut[7]~30_combout ),
	.cout(\sc|sinOut[7]~31 ));
// synopsys translate_off
defparam \sc|sinOut[7]~30 .lut_mask = 16'h969F;
defparam \sc|sinOut[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N15
dffeas \sc|sinOut[7] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|sinOut[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|sinOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|sinOut[7] .is_wysiwyg = "true";
defparam \sc|sinOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N24
cycloneive_lcell_comb \U1[7]~reg0feeder (
// Equation(s):
// \U1[7]~reg0feeder_combout  = \sc|sinOut [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|sinOut [7]),
	.cin(gnd),
	.combout(\U1[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \U1[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y68_N25
dffeas \U1[7]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U1[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1[7]~reg0 .is_wysiwyg = "true";
defparam \U1[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N16
cycloneive_lcell_comb \sc|sinOut[8]~32 (
// Equation(s):
// \sc|sinOut[8]~32_combout  = (\sc|sinOut[7]~31  & ((\sc|c1|altsyncram_component|auto_generated|q_a [8] $ (\sc|n~q )))) # (!\sc|sinOut[7]~31  & (\sc|c1|altsyncram_component|auto_generated|q_a [8] $ (\sc|n~q  $ (VCC))))
// \sc|sinOut[8]~33  = CARRY((!\sc|sinOut[7]~31  & (\sc|c1|altsyncram_component|auto_generated|q_a [8] $ (\sc|n~q ))))

	.dataa(\sc|c1|altsyncram_component|auto_generated|q_a [8]),
	.datab(\sc|n~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|sinOut[7]~31 ),
	.combout(\sc|sinOut[8]~32_combout ),
	.cout(\sc|sinOut[8]~33 ));
// synopsys translate_off
defparam \sc|sinOut[8]~32 .lut_mask = 16'h6906;
defparam \sc|sinOut[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N17
dffeas \sc|sinOut[8] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|sinOut[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|sinOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|sinOut[8] .is_wysiwyg = "true";
defparam \sc|sinOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N2
cycloneive_lcell_comb \U1[8]~reg0feeder (
// Equation(s):
// \U1[8]~reg0feeder_combout  = \sc|sinOut [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sc|sinOut [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1[8]~reg0feeder .lut_mask = 16'hF0F0;
defparam \U1[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y68_N3
dffeas \U1[8]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U1[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1[8]~reg0 .is_wysiwyg = "true";
defparam \U1[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y67_N0
cycloneive_ram_block \sc|c1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\gclk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\sc|dSinpLUT [9],\sc|dSinpLUT [8],\sc|dSinpLUT [7],\~GND~combout ,\sc|dSinpLUT [5],\sc|dSinpLUT [4],\sc|dSinpLUT [3],\sc|dSinpLUT [2],\sc|dSinpLUT [1],\sc|dSinpLUT [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\sc|dCospLUT [9],\sc|dCospLUT [8],\sc|dCospLUT [7],\sc|dCospLUT [6],\sc|dCospLUT [5],\sc|dCospLUT [4],\sc|dCospLUT [3],\sc|dCospLUT [2],\sc|dCospLUT [1],\sc|dCospLUT [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sc|c1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\sc|c1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "sin_cos.mif";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "sincos:sc|sincosLUT:c1|altsyncram:altsyncram_component|altsyncram_egq3:auto_generated|ALTSYNCRAM";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock0";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 1023;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 1024;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock0";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .mem_init4 = 1024'h1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8FC7E3F1F8F;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'hC7E3F1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1E8F47A3D1E8F47A3D1E8F47A3D1E8F47A3D1E8F47A3D1E8F47A3D1E8F47A3D1E8F47A3D1E8F47A3D1E8F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1D8EC763B1D8EC763B1D8EC763B1D8EC763B1D8EC763B1D8EC763B1D8EC763B1D0E8743A1D0E8743A1D0E8743A1D0E8743A1D0E8743A1D0E8743A1D0E472391C8E472391C8E472391C8E472391C8E472391C8E472391C0E070381C0E070381C0E070381C0E070381C0E070381C0E06E371B8DC6E371B8DC6E371B8;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hDC6E371B8DC6E371B8DC6C361B0D86C361B0D86C361B0D86C361B0D86C361B0D86A351A8D46A351A8D46A351A8D46A351A8D46A351A0D068341A0D068341A0D068341A0D068341A0D06633198CC6633198CC6633198CC6633198CC6632190C86432190C86432190C86432190C86432188C46231188C46231188C46231188C46231180C06030180C06030180C06030180C0602F178BC5E2F178BC5E2F178BC5E2F178BC5C2E170B85C2E170B85C2E170B85C2E170B45A2D168B45A2D168B45A2D168B45A2D160B0582C160B0582C160B0582C160B0562B158AC562B158AC562B158AC562B150A8542A150A8542A150A8542A150A45229148A45229148A4522914;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h8A45228140A05028140A05028140A050281389C4E271389C4E271389C4E27138984C26130984C26130984C26130944A25128944A25128944A251289448241209048241209048241209046231188C46231188C46231188C462211088442211088442211088442110884422110884422110884422010080402010080402010080401F0F87C3E1F0F87C3E1F0F87C3C1E0F0783C1E0F0783C1E0F0783A1D0E8743A1D0E8743A1D0E870381C0E070381C0E070381C0E06C361B0D86C361B0D86C361B0D068341A0D068341A0D06834190C86432190C86432190C86430180C06030180C06030180C05C2E170B85C2E170B85C2E170B0582C160B0582C160B0582C150;
defparam \sc|c1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'hA8542A150A8542A150A85428140A05028140A05028140A04C26130984C26130984C261209048241209048241209048221108844221108844221108040201008040201008040200F0783C1E0F0783C1E0F078381C0E070381C0E070381C0E068341A0D068341A0D06834180C06030180C06030180C0602C160B0582C160B0582C160A05028140A05028140A050241209048241209048241209040201008040201008040200E070381C0E070381C0E07030180C06030180C06030180A05028140A05028140A050281008040201008040201008030180C06030180C0603018080402010080402010080401008040201008040201008000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N18
cycloneive_lcell_comb \sc|sinOut[9]~34 (
// Equation(s):
// \sc|sinOut[9]~34_combout  = (\sc|sinOut[8]~33  & (\sc|n~q  $ ((!\sc|c1|altsyncram_component|auto_generated|q_a [9])))) # (!\sc|sinOut[8]~33  & ((\sc|n~q  $ (\sc|c1|altsyncram_component|auto_generated|q_a [9])) # (GND)))
// \sc|sinOut[9]~35  = CARRY((\sc|n~q  $ (!\sc|c1|altsyncram_component|auto_generated|q_a [9])) # (!\sc|sinOut[8]~33 ))

	.dataa(\sc|n~q ),
	.datab(\sc|c1|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|sinOut[8]~33 ),
	.combout(\sc|sinOut[9]~34_combout ),
	.cout(\sc|sinOut[9]~35 ));
// synopsys translate_off
defparam \sc|sinOut[9]~34 .lut_mask = 16'h969F;
defparam \sc|sinOut[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N19
dffeas \sc|sinOut[9] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|sinOut[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|sinOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|sinOut[9] .is_wysiwyg = "true";
defparam \sc|sinOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y68_N20
cycloneive_lcell_comb \U1[9]~reg0feeder (
// Equation(s):
// \U1[9]~reg0feeder_combout  = \sc|sinOut [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|sinOut [9]),
	.cin(gnd),
	.combout(\U1[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \U1[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y68_N21
dffeas \U1[9]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U1[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1[9]~reg0 .is_wysiwyg = "true";
defparam \U1[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N20
cycloneive_lcell_comb \sc|sinOut[10]~36 (
// Equation(s):
// \sc|sinOut[10]~36_combout  = (\sc|sinOut[9]~35  & ((\sc|c1|altsyncram_component|auto_generated|q_a [10] $ (\sc|n~q )))) # (!\sc|sinOut[9]~35  & (\sc|c1|altsyncram_component|auto_generated|q_a [10] $ (\sc|n~q  $ (VCC))))
// \sc|sinOut[10]~37  = CARRY((!\sc|sinOut[9]~35  & (\sc|c1|altsyncram_component|auto_generated|q_a [10] $ (\sc|n~q ))))

	.dataa(\sc|c1|altsyncram_component|auto_generated|q_a [10]),
	.datab(\sc|n~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|sinOut[9]~35 ),
	.combout(\sc|sinOut[10]~36_combout ),
	.cout(\sc|sinOut[10]~37 ));
// synopsys translate_off
defparam \sc|sinOut[10]~36 .lut_mask = 16'h6906;
defparam \sc|sinOut[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N21
dffeas \sc|sinOut[10] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|sinOut[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|sinOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|sinOut[10] .is_wysiwyg = "true";
defparam \sc|sinOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y68_N14
cycloneive_lcell_comb \U1[10]~reg0feeder (
// Equation(s):
// \U1[10]~reg0feeder_combout  = \sc|sinOut [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|sinOut [10]),
	.cin(gnd),
	.combout(\U1[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1[10]~reg0feeder .lut_mask = 16'hFF00;
defparam \U1[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y68_N15
dffeas \U1[10]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U1[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1[10]~reg0 .is_wysiwyg = "true";
defparam \U1[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N22
cycloneive_lcell_comb \sc|sinOut[11]~38 (
// Equation(s):
// \sc|sinOut[11]~38_combout  = (\sc|sinOut[10]~37  & (\sc|c1|altsyncram_component|auto_generated|q_a [11] $ ((!\sc|n~q )))) # (!\sc|sinOut[10]~37  & ((\sc|c1|altsyncram_component|auto_generated|q_a [11] $ (\sc|n~q )) # (GND)))
// \sc|sinOut[11]~39  = CARRY((\sc|c1|altsyncram_component|auto_generated|q_a [11] $ (!\sc|n~q )) # (!\sc|sinOut[10]~37 ))

	.dataa(\sc|c1|altsyncram_component|auto_generated|q_a [11]),
	.datab(\sc|n~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|sinOut[10]~37 ),
	.combout(\sc|sinOut[11]~38_combout ),
	.cout(\sc|sinOut[11]~39 ));
// synopsys translate_off
defparam \sc|sinOut[11]~38 .lut_mask = 16'h969F;
defparam \sc|sinOut[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N23
dffeas \sc|sinOut[11] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|sinOut[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|sinOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|sinOut[11] .is_wysiwyg = "true";
defparam \sc|sinOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N8
cycloneive_lcell_comb \U1[11]~reg0feeder (
// Equation(s):
// \U1[11]~reg0feeder_combout  = \sc|sinOut [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|sinOut [11]),
	.cin(gnd),
	.combout(\U1[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \U1[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y68_N9
dffeas \U1[11]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U1[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1[11]~reg0 .is_wysiwyg = "true";
defparam \U1[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N24
cycloneive_lcell_comb \sc|sinOut[12]~40 (
// Equation(s):
// \sc|sinOut[12]~40_combout  = (\sc|sinOut[11]~39  & ((\sc|c1|altsyncram_component|auto_generated|q_a [12] $ (\sc|n~q )))) # (!\sc|sinOut[11]~39  & (\sc|c1|altsyncram_component|auto_generated|q_a [12] $ (\sc|n~q  $ (VCC))))
// \sc|sinOut[12]~41  = CARRY((!\sc|sinOut[11]~39  & (\sc|c1|altsyncram_component|auto_generated|q_a [12] $ (\sc|n~q ))))

	.dataa(\sc|c1|altsyncram_component|auto_generated|q_a [12]),
	.datab(\sc|n~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|sinOut[11]~39 ),
	.combout(\sc|sinOut[12]~40_combout ),
	.cout(\sc|sinOut[12]~41 ));
// synopsys translate_off
defparam \sc|sinOut[12]~40 .lut_mask = 16'h6906;
defparam \sc|sinOut[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N25
dffeas \sc|sinOut[12] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|sinOut[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|sinOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|sinOut[12] .is_wysiwyg = "true";
defparam \sc|sinOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N26
cycloneive_lcell_comb \U1[12]~reg0feeder (
// Equation(s):
// \U1[12]~reg0feeder_combout  = \sc|sinOut [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|sinOut [12]),
	.cin(gnd),
	.combout(\U1[12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1[12]~reg0feeder .lut_mask = 16'hFF00;
defparam \U1[12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y68_N27
dffeas \U1[12]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U1[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1[12]~reg0 .is_wysiwyg = "true";
defparam \U1[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N26
cycloneive_lcell_comb \sc|sinOut[13]~42 (
// Equation(s):
// \sc|sinOut[13]~42_combout  = (\sc|sinOut[12]~41  & (\sc|c1|altsyncram_component|auto_generated|q_a [13] $ ((!\sc|n~q )))) # (!\sc|sinOut[12]~41  & ((\sc|c1|altsyncram_component|auto_generated|q_a [13] $ (\sc|n~q )) # (GND)))
// \sc|sinOut[13]~43  = CARRY((\sc|c1|altsyncram_component|auto_generated|q_a [13] $ (!\sc|n~q )) # (!\sc|sinOut[12]~41 ))

	.dataa(\sc|c1|altsyncram_component|auto_generated|q_a [13]),
	.datab(\sc|n~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|sinOut[12]~41 ),
	.combout(\sc|sinOut[13]~42_combout ),
	.cout(\sc|sinOut[13]~43 ));
// synopsys translate_off
defparam \sc|sinOut[13]~42 .lut_mask = 16'h969F;
defparam \sc|sinOut[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N27
dffeas \sc|sinOut[13] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|sinOut[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|sinOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|sinOut[13] .is_wysiwyg = "true";
defparam \sc|sinOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N20
cycloneive_lcell_comb \U1[13]~reg0feeder (
// Equation(s):
// \U1[13]~reg0feeder_combout  = \sc|sinOut [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|sinOut [13]),
	.cin(gnd),
	.combout(\U1[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1[13]~reg0feeder .lut_mask = 16'hFF00;
defparam \U1[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y68_N21
dffeas \U1[13]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U1[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1[13]~reg0 .is_wysiwyg = "true";
defparam \U1[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N28
cycloneive_lcell_comb \sc|sinOut[14]~44 (
// Equation(s):
// \sc|sinOut[14]~44_combout  = (\sc|sinOut[13]~43  & ((\sc|c1|altsyncram_component|auto_generated|q_a [14] $ (\sc|n~q )))) # (!\sc|sinOut[13]~43  & (\sc|c1|altsyncram_component|auto_generated|q_a [14] $ (\sc|n~q  $ (VCC))))
// \sc|sinOut[14]~45  = CARRY((!\sc|sinOut[13]~43  & (\sc|c1|altsyncram_component|auto_generated|q_a [14] $ (\sc|n~q ))))

	.dataa(\sc|c1|altsyncram_component|auto_generated|q_a [14]),
	.datab(\sc|n~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|sinOut[13]~43 ),
	.combout(\sc|sinOut[14]~44_combout ),
	.cout(\sc|sinOut[14]~45 ));
// synopsys translate_off
defparam \sc|sinOut[14]~44 .lut_mask = 16'h6906;
defparam \sc|sinOut[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N29
dffeas \sc|sinOut[14] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|sinOut[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|sinOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|sinOut[14] .is_wysiwyg = "true";
defparam \sc|sinOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N16
cycloneive_lcell_comb \U1[14]~reg0feeder (
// Equation(s):
// \U1[14]~reg0feeder_combout  = \sc|sinOut [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|sinOut [14]),
	.cin(gnd),
	.combout(\U1[14]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1[14]~reg0feeder .lut_mask = 16'hFF00;
defparam \U1[14]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y68_N17
dffeas \U1[14]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U1[14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1[14]~reg0 .is_wysiwyg = "true";
defparam \U1[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y68_N30
cycloneive_lcell_comb \sc|sinOut[15]~46 (
// Equation(s):
// \sc|sinOut[15]~46_combout  = \sc|c1|altsyncram_component|auto_generated|q_a [15] $ (\sc|sinOut[14]~45  $ (\sc|n~q ))

	.dataa(gnd),
	.datab(\sc|c1|altsyncram_component|auto_generated|q_a [15]),
	.datac(gnd),
	.datad(\sc|n~q ),
	.cin(\sc|sinOut[14]~45 ),
	.combout(\sc|sinOut[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \sc|sinOut[15]~46 .lut_mask = 16'hC33C;
defparam \sc|sinOut[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X65_Y68_N31
dffeas \sc|sinOut[15] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|sinOut[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|sinOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|sinOut[15] .is_wysiwyg = "true";
defparam \sc|sinOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y68_N10
cycloneive_lcell_comb \U1[15]~reg0feeder (
// Equation(s):
// \U1[15]~reg0feeder_combout  = \sc|sinOut [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|sinOut [15]),
	.cin(gnd),
	.combout(\U1[15]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U1[15]~reg0feeder .lut_mask = 16'hFF00;
defparam \U1[15]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y68_N11
dffeas \U1[15]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U1[15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1[15]~reg0 .is_wysiwyg = "true";
defparam \U1[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y68_N30
cycloneive_lcell_comb \sc|Add1~0 (
// Equation(s):
// \sc|Add1~0_combout  = \sc|n~q  $ (\sc|m~q  $ (\sc|c1|altsyncram_component|auto_generated|q_b [0]))

	.dataa(\sc|n~q ),
	.datab(\sc|m~q ),
	.datac(gnd),
	.datad(\sc|c1|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\sc|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sc|Add1~0 .lut_mask = 16'h9966;
defparam \sc|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y68_N0
cycloneive_lcell_comb \sc|cosOut[0]~16 (
// Equation(s):
// \sc|cosOut[0]~16_combout  = (\sc|Add1~0_combout  & (\sc|process_0~0_combout  $ (VCC))) # (!\sc|Add1~0_combout  & (\sc|process_0~0_combout  & VCC))
// \sc|cosOut[0]~17  = CARRY((\sc|Add1~0_combout  & \sc|process_0~0_combout ))

	.dataa(\sc|Add1~0_combout ),
	.datab(\sc|process_0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sc|cosOut[0]~16_combout ),
	.cout(\sc|cosOut[0]~17 ));
// synopsys translate_off
defparam \sc|cosOut[0]~16 .lut_mask = 16'h6688;
defparam \sc|cosOut[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y68_N1
dffeas \sc|cosOut[0] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|cosOut[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|cosOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|cosOut[0] .is_wysiwyg = "true";
defparam \sc|cosOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N2
cycloneive_lcell_comb \U2[0]~reg0feeder (
// Equation(s):
// \U2[0]~reg0feeder_combout  = \sc|cosOut [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sc|cosOut [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2[0]~reg0feeder .lut_mask = 16'hF0F0;
defparam \U2[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y68_N3
dffeas \U2[0]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U2[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2[0]~reg0 .is_wysiwyg = "true";
defparam \U2[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y68_N2
cycloneive_lcell_comb \sc|cosOut[1]~18 (
// Equation(s):
// \sc|cosOut[1]~18_combout  = (\sc|cosOut[0]~17  & (\sc|c1|altsyncram_component|auto_generated|q_b [1] $ ((!\sc|process_0~0_combout )))) # (!\sc|cosOut[0]~17  & ((\sc|c1|altsyncram_component|auto_generated|q_b [1] $ (\sc|process_0~0_combout )) # (GND)))
// \sc|cosOut[1]~19  = CARRY((\sc|c1|altsyncram_component|auto_generated|q_b [1] $ (!\sc|process_0~0_combout )) # (!\sc|cosOut[0]~17 ))

	.dataa(\sc|c1|altsyncram_component|auto_generated|q_b [1]),
	.datab(\sc|process_0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|cosOut[0]~17 ),
	.combout(\sc|cosOut[1]~18_combout ),
	.cout(\sc|cosOut[1]~19 ));
// synopsys translate_off
defparam \sc|cosOut[1]~18 .lut_mask = 16'h969F;
defparam \sc|cosOut[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y68_N3
dffeas \sc|cosOut[1] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|cosOut[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|cosOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|cosOut[1] .is_wysiwyg = "true";
defparam \sc|cosOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N0
cycloneive_lcell_comb \U2[1]~reg0feeder (
// Equation(s):
// \U2[1]~reg0feeder_combout  = \sc|cosOut [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|cosOut [1]),
	.cin(gnd),
	.combout(\U2[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \U2[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y68_N1
dffeas \U2[1]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U2[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2[1]~reg0 .is_wysiwyg = "true";
defparam \U2[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y68_N4
cycloneive_lcell_comb \sc|cosOut[2]~20 (
// Equation(s):
// \sc|cosOut[2]~20_combout  = (\sc|cosOut[1]~19  & ((\sc|c1|altsyncram_component|auto_generated|q_b [2] $ (\sc|process_0~0_combout )))) # (!\sc|cosOut[1]~19  & (\sc|c1|altsyncram_component|auto_generated|q_b [2] $ (\sc|process_0~0_combout  $ (VCC))))
// \sc|cosOut[2]~21  = CARRY((!\sc|cosOut[1]~19  & (\sc|c1|altsyncram_component|auto_generated|q_b [2] $ (\sc|process_0~0_combout ))))

	.dataa(\sc|c1|altsyncram_component|auto_generated|q_b [2]),
	.datab(\sc|process_0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|cosOut[1]~19 ),
	.combout(\sc|cosOut[2]~20_combout ),
	.cout(\sc|cosOut[2]~21 ));
// synopsys translate_off
defparam \sc|cosOut[2]~20 .lut_mask = 16'h6906;
defparam \sc|cosOut[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y68_N5
dffeas \sc|cosOut[2] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|cosOut[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|cosOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|cosOut[2] .is_wysiwyg = "true";
defparam \sc|cosOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N0
cycloneive_lcell_comb \U2[2]~reg0feeder (
// Equation(s):
// \U2[2]~reg0feeder_combout  = \sc|cosOut [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sc|cosOut [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2[2]~reg0feeder .lut_mask = 16'hF0F0;
defparam \U2[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N1
dffeas \U2[2]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U2[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2[2]~reg0 .is_wysiwyg = "true";
defparam \U2[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y68_N6
cycloneive_lcell_comb \sc|cosOut[3]~22 (
// Equation(s):
// \sc|cosOut[3]~22_combout  = (\sc|cosOut[2]~21  & (\sc|c1|altsyncram_component|auto_generated|q_b [3] $ ((!\sc|process_0~0_combout )))) # (!\sc|cosOut[2]~21  & ((\sc|c1|altsyncram_component|auto_generated|q_b [3] $ (\sc|process_0~0_combout )) # (GND)))
// \sc|cosOut[3]~23  = CARRY((\sc|c1|altsyncram_component|auto_generated|q_b [3] $ (!\sc|process_0~0_combout )) # (!\sc|cosOut[2]~21 ))

	.dataa(\sc|c1|altsyncram_component|auto_generated|q_b [3]),
	.datab(\sc|process_0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|cosOut[2]~21 ),
	.combout(\sc|cosOut[3]~22_combout ),
	.cout(\sc|cosOut[3]~23 ));
// synopsys translate_off
defparam \sc|cosOut[3]~22 .lut_mask = 16'h969F;
defparam \sc|cosOut[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y68_N7
dffeas \sc|cosOut[3] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|cosOut[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|cosOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|cosOut[3] .is_wysiwyg = "true";
defparam \sc|cosOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N10
cycloneive_lcell_comb \U2[3]~reg0feeder (
// Equation(s):
// \U2[3]~reg0feeder_combout  = \sc|cosOut [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|cosOut [3]),
	.cin(gnd),
	.combout(\U2[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \U2[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y68_N11
dffeas \U2[3]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U2[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2[3]~reg0 .is_wysiwyg = "true";
defparam \U2[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y68_N8
cycloneive_lcell_comb \sc|cosOut[4]~24 (
// Equation(s):
// \sc|cosOut[4]~24_combout  = (\sc|cosOut[3]~23  & ((\sc|c1|altsyncram_component|auto_generated|q_b [4] $ (\sc|process_0~0_combout )))) # (!\sc|cosOut[3]~23  & (\sc|c1|altsyncram_component|auto_generated|q_b [4] $ (\sc|process_0~0_combout  $ (VCC))))
// \sc|cosOut[4]~25  = CARRY((!\sc|cosOut[3]~23  & (\sc|c1|altsyncram_component|auto_generated|q_b [4] $ (\sc|process_0~0_combout ))))

	.dataa(\sc|c1|altsyncram_component|auto_generated|q_b [4]),
	.datab(\sc|process_0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|cosOut[3]~23 ),
	.combout(\sc|cosOut[4]~24_combout ),
	.cout(\sc|cosOut[4]~25 ));
// synopsys translate_off
defparam \sc|cosOut[4]~24 .lut_mask = 16'h6906;
defparam \sc|cosOut[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y68_N9
dffeas \sc|cosOut[4] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|cosOut[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|cosOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|cosOut[4] .is_wysiwyg = "true";
defparam \sc|cosOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N24
cycloneive_lcell_comb \U2[4]~reg0feeder (
// Equation(s):
// \U2[4]~reg0feeder_combout  = \sc|cosOut [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sc|cosOut [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2[4]~reg0feeder .lut_mask = 16'hF0F0;
defparam \U2[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y68_N25
dffeas \U2[4]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U2[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2[4]~reg0 .is_wysiwyg = "true";
defparam \U2[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y68_N10
cycloneive_lcell_comb \sc|cosOut[5]~26 (
// Equation(s):
// \sc|cosOut[5]~26_combout  = (\sc|cosOut[4]~25  & (\sc|c1|altsyncram_component|auto_generated|q_b [5] $ ((!\sc|process_0~0_combout )))) # (!\sc|cosOut[4]~25  & ((\sc|c1|altsyncram_component|auto_generated|q_b [5] $ (\sc|process_0~0_combout )) # (GND)))
// \sc|cosOut[5]~27  = CARRY((\sc|c1|altsyncram_component|auto_generated|q_b [5] $ (!\sc|process_0~0_combout )) # (!\sc|cosOut[4]~25 ))

	.dataa(\sc|c1|altsyncram_component|auto_generated|q_b [5]),
	.datab(\sc|process_0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|cosOut[4]~25 ),
	.combout(\sc|cosOut[5]~26_combout ),
	.cout(\sc|cosOut[5]~27 ));
// synopsys translate_off
defparam \sc|cosOut[5]~26 .lut_mask = 16'h969F;
defparam \sc|cosOut[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y68_N11
dffeas \sc|cosOut[5] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|cosOut[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|cosOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|cosOut[5] .is_wysiwyg = "true";
defparam \sc|cosOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N2
cycloneive_lcell_comb \U2[5]~reg0feeder (
// Equation(s):
// \U2[5]~reg0feeder_combout  = \sc|cosOut [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|cosOut [5]),
	.cin(gnd),
	.combout(\U2[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \U2[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N3
dffeas \U2[5]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U2[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2[5]~reg0 .is_wysiwyg = "true";
defparam \U2[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y68_N12
cycloneive_lcell_comb \sc|cosOut[6]~28 (
// Equation(s):
// \sc|cosOut[6]~28_combout  = (\sc|cosOut[5]~27  & ((\sc|c1|altsyncram_component|auto_generated|q_b [6] $ (\sc|process_0~0_combout )))) # (!\sc|cosOut[5]~27  & (\sc|c1|altsyncram_component|auto_generated|q_b [6] $ (\sc|process_0~0_combout  $ (VCC))))
// \sc|cosOut[6]~29  = CARRY((!\sc|cosOut[5]~27  & (\sc|c1|altsyncram_component|auto_generated|q_b [6] $ (\sc|process_0~0_combout ))))

	.dataa(\sc|c1|altsyncram_component|auto_generated|q_b [6]),
	.datab(\sc|process_0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|cosOut[5]~27 ),
	.combout(\sc|cosOut[6]~28_combout ),
	.cout(\sc|cosOut[6]~29 ));
// synopsys translate_off
defparam \sc|cosOut[6]~28 .lut_mask = 16'h6906;
defparam \sc|cosOut[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y68_N13
dffeas \sc|cosOut[6] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|cosOut[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|cosOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|cosOut[6] .is_wysiwyg = "true";
defparam \sc|cosOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N0
cycloneive_lcell_comb \U2[6]~reg0feeder (
// Equation(s):
// \U2[6]~reg0feeder_combout  = \sc|cosOut [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|cosOut [6]),
	.cin(gnd),
	.combout(\U2[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \U2[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y68_N1
dffeas \U2[6]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U2[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2[6]~reg0 .is_wysiwyg = "true";
defparam \U2[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y68_N14
cycloneive_lcell_comb \sc|cosOut[7]~30 (
// Equation(s):
// \sc|cosOut[7]~30_combout  = (\sc|cosOut[6]~29  & (\sc|c1|altsyncram_component|auto_generated|q_b [7] $ ((!\sc|process_0~0_combout )))) # (!\sc|cosOut[6]~29  & ((\sc|c1|altsyncram_component|auto_generated|q_b [7] $ (\sc|process_0~0_combout )) # (GND)))
// \sc|cosOut[7]~31  = CARRY((\sc|c1|altsyncram_component|auto_generated|q_b [7] $ (!\sc|process_0~0_combout )) # (!\sc|cosOut[6]~29 ))

	.dataa(\sc|c1|altsyncram_component|auto_generated|q_b [7]),
	.datab(\sc|process_0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|cosOut[6]~29 ),
	.combout(\sc|cosOut[7]~30_combout ),
	.cout(\sc|cosOut[7]~31 ));
// synopsys translate_off
defparam \sc|cosOut[7]~30 .lut_mask = 16'h969F;
defparam \sc|cosOut[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y68_N15
dffeas \sc|cosOut[7] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|cosOut[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|cosOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|cosOut[7] .is_wysiwyg = "true";
defparam \sc|cosOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y68_N22
cycloneive_lcell_comb \U2[7]~reg0feeder (
// Equation(s):
// \U2[7]~reg0feeder_combout  = \sc|cosOut [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|cosOut [7]),
	.cin(gnd),
	.combout(\U2[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \U2[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y68_N23
dffeas \U2[7]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U2[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2[7]~reg0 .is_wysiwyg = "true";
defparam \U2[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y68_N16
cycloneive_lcell_comb \sc|cosOut[8]~32 (
// Equation(s):
// \sc|cosOut[8]~32_combout  = (\sc|cosOut[7]~31  & ((\sc|process_0~0_combout  $ (\sc|c1|altsyncram_component|auto_generated|q_b [8])))) # (!\sc|cosOut[7]~31  & (\sc|process_0~0_combout  $ (\sc|c1|altsyncram_component|auto_generated|q_b [8] $ (VCC))))
// \sc|cosOut[8]~33  = CARRY((!\sc|cosOut[7]~31  & (\sc|process_0~0_combout  $ (\sc|c1|altsyncram_component|auto_generated|q_b [8]))))

	.dataa(\sc|process_0~0_combout ),
	.datab(\sc|c1|altsyncram_component|auto_generated|q_b [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|cosOut[7]~31 ),
	.combout(\sc|cosOut[8]~32_combout ),
	.cout(\sc|cosOut[8]~33 ));
// synopsys translate_off
defparam \sc|cosOut[8]~32 .lut_mask = 16'h6906;
defparam \sc|cosOut[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y68_N17
dffeas \sc|cosOut[8] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|cosOut[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|cosOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|cosOut[8] .is_wysiwyg = "true";
defparam \sc|cosOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N14
cycloneive_lcell_comb \U2[8]~reg0feeder (
// Equation(s):
// \U2[8]~reg0feeder_combout  = \sc|cosOut [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|cosOut [8]),
	.cin(gnd),
	.combout(\U2[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2[8]~reg0feeder .lut_mask = 16'hFF00;
defparam \U2[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y68_N15
dffeas \U2[8]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U2[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2[8]~reg0 .is_wysiwyg = "true";
defparam \U2[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y68_N18
cycloneive_lcell_comb \sc|cosOut[9]~34 (
// Equation(s):
// \sc|cosOut[9]~34_combout  = (\sc|cosOut[8]~33  & (\sc|process_0~0_combout  $ ((!\sc|c1|altsyncram_component|auto_generated|q_b [9])))) # (!\sc|cosOut[8]~33  & ((\sc|process_0~0_combout  $ (\sc|c1|altsyncram_component|auto_generated|q_b [9])) # (GND)))
// \sc|cosOut[9]~35  = CARRY((\sc|process_0~0_combout  $ (!\sc|c1|altsyncram_component|auto_generated|q_b [9])) # (!\sc|cosOut[8]~33 ))

	.dataa(\sc|process_0~0_combout ),
	.datab(\sc|c1|altsyncram_component|auto_generated|q_b [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|cosOut[8]~33 ),
	.combout(\sc|cosOut[9]~34_combout ),
	.cout(\sc|cosOut[9]~35 ));
// synopsys translate_off
defparam \sc|cosOut[9]~34 .lut_mask = 16'h969F;
defparam \sc|cosOut[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y68_N19
dffeas \sc|cosOut[9] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|cosOut[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|cosOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|cosOut[9] .is_wysiwyg = "true";
defparam \sc|cosOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N4
cycloneive_lcell_comb \U2[9]~reg0feeder (
// Equation(s):
// \U2[9]~reg0feeder_combout  = \sc|cosOut [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sc|cosOut [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2[9]~reg0feeder .lut_mask = 16'hF0F0;
defparam \U2[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y68_N5
dffeas \U2[9]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U2[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2[9]~reg0 .is_wysiwyg = "true";
defparam \U2[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y68_N20
cycloneive_lcell_comb \sc|cosOut[10]~36 (
// Equation(s):
// \sc|cosOut[10]~36_combout  = (\sc|cosOut[9]~35  & ((\sc|process_0~0_combout  $ (\sc|c1|altsyncram_component|auto_generated|q_b [10])))) # (!\sc|cosOut[9]~35  & (\sc|process_0~0_combout  $ (\sc|c1|altsyncram_component|auto_generated|q_b [10] $ (VCC))))
// \sc|cosOut[10]~37  = CARRY((!\sc|cosOut[9]~35  & (\sc|process_0~0_combout  $ (\sc|c1|altsyncram_component|auto_generated|q_b [10]))))

	.dataa(\sc|process_0~0_combout ),
	.datab(\sc|c1|altsyncram_component|auto_generated|q_b [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|cosOut[9]~35 ),
	.combout(\sc|cosOut[10]~36_combout ),
	.cout(\sc|cosOut[10]~37 ));
// synopsys translate_off
defparam \sc|cosOut[10]~36 .lut_mask = 16'h6906;
defparam \sc|cosOut[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y68_N21
dffeas \sc|cosOut[10] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|cosOut[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|cosOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|cosOut[10] .is_wysiwyg = "true";
defparam \sc|cosOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y69_N4
cycloneive_lcell_comb \U2[10]~reg0feeder (
// Equation(s):
// \U2[10]~reg0feeder_combout  = \sc|cosOut [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|cosOut [10]),
	.cin(gnd),
	.combout(\U2[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2[10]~reg0feeder .lut_mask = 16'hFF00;
defparam \U2[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y69_N5
dffeas \U2[10]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U2[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2[10]~reg0 .is_wysiwyg = "true";
defparam \U2[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y68_N22
cycloneive_lcell_comb \sc|cosOut[11]~38 (
// Equation(s):
// \sc|cosOut[11]~38_combout  = (\sc|cosOut[10]~37  & (\sc|process_0~0_combout  $ ((!\sc|c1|altsyncram_component|auto_generated|q_b [11])))) # (!\sc|cosOut[10]~37  & ((\sc|process_0~0_combout  $ (\sc|c1|altsyncram_component|auto_generated|q_b [11])) # 
// (GND)))
// \sc|cosOut[11]~39  = CARRY((\sc|process_0~0_combout  $ (!\sc|c1|altsyncram_component|auto_generated|q_b [11])) # (!\sc|cosOut[10]~37 ))

	.dataa(\sc|process_0~0_combout ),
	.datab(\sc|c1|altsyncram_component|auto_generated|q_b [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|cosOut[10]~37 ),
	.combout(\sc|cosOut[11]~38_combout ),
	.cout(\sc|cosOut[11]~39 ));
// synopsys translate_off
defparam \sc|cosOut[11]~38 .lut_mask = 16'h969F;
defparam \sc|cosOut[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y68_N23
dffeas \sc|cosOut[11] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|cosOut[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|cosOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|cosOut[11] .is_wysiwyg = "true";
defparam \sc|cosOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N4
cycloneive_lcell_comb \U2[11]~reg0feeder (
// Equation(s):
// \U2[11]~reg0feeder_combout  = \sc|cosOut [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|cosOut [11]),
	.cin(gnd),
	.combout(\U2[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \U2[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y68_N5
dffeas \U2[11]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U2[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2[11]~reg0 .is_wysiwyg = "true";
defparam \U2[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y68_N24
cycloneive_lcell_comb \sc|cosOut[12]~40 (
// Equation(s):
// \sc|cosOut[12]~40_combout  = (\sc|cosOut[11]~39  & ((\sc|process_0~0_combout  $ (\sc|c1|altsyncram_component|auto_generated|q_b [12])))) # (!\sc|cosOut[11]~39  & (\sc|process_0~0_combout  $ (\sc|c1|altsyncram_component|auto_generated|q_b [12] $ (VCC))))
// \sc|cosOut[12]~41  = CARRY((!\sc|cosOut[11]~39  & (\sc|process_0~0_combout  $ (\sc|c1|altsyncram_component|auto_generated|q_b [12]))))

	.dataa(\sc|process_0~0_combout ),
	.datab(\sc|c1|altsyncram_component|auto_generated|q_b [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|cosOut[11]~39 ),
	.combout(\sc|cosOut[12]~40_combout ),
	.cout(\sc|cosOut[12]~41 ));
// synopsys translate_off
defparam \sc|cosOut[12]~40 .lut_mask = 16'h6906;
defparam \sc|cosOut[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y68_N25
dffeas \sc|cosOut[12] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|cosOut[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|cosOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|cosOut[12] .is_wysiwyg = "true";
defparam \sc|cosOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N26
cycloneive_lcell_comb \U2[12]~reg0feeder (
// Equation(s):
// \U2[12]~reg0feeder_combout  = \sc|cosOut [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|cosOut [12]),
	.cin(gnd),
	.combout(\U2[12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2[12]~reg0feeder .lut_mask = 16'hFF00;
defparam \U2[12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y68_N27
dffeas \U2[12]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U2[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2[12]~reg0 .is_wysiwyg = "true";
defparam \U2[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y68_N26
cycloneive_lcell_comb \sc|cosOut[13]~42 (
// Equation(s):
// \sc|cosOut[13]~42_combout  = (\sc|cosOut[12]~41  & (\sc|process_0~0_combout  $ ((!\sc|c1|altsyncram_component|auto_generated|q_b [13])))) # (!\sc|cosOut[12]~41  & ((\sc|process_0~0_combout  $ (\sc|c1|altsyncram_component|auto_generated|q_b [13])) # 
// (GND)))
// \sc|cosOut[13]~43  = CARRY((\sc|process_0~0_combout  $ (!\sc|c1|altsyncram_component|auto_generated|q_b [13])) # (!\sc|cosOut[12]~41 ))

	.dataa(\sc|process_0~0_combout ),
	.datab(\sc|c1|altsyncram_component|auto_generated|q_b [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|cosOut[12]~41 ),
	.combout(\sc|cosOut[13]~42_combout ),
	.cout(\sc|cosOut[13]~43 ));
// synopsys translate_off
defparam \sc|cosOut[13]~42 .lut_mask = 16'h969F;
defparam \sc|cosOut[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y68_N27
dffeas \sc|cosOut[13] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|cosOut[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|cosOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|cosOut[13] .is_wysiwyg = "true";
defparam \sc|cosOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N18
cycloneive_lcell_comb \U2[13]~reg0feeder (
// Equation(s):
// \U2[13]~reg0feeder_combout  = \sc|cosOut [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sc|cosOut [13]),
	.cin(gnd),
	.combout(\U2[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2[13]~reg0feeder .lut_mask = 16'hFF00;
defparam \U2[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y68_N19
dffeas \U2[13]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U2[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2[13]~reg0 .is_wysiwyg = "true";
defparam \U2[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y68_N28
cycloneive_lcell_comb \sc|cosOut[14]~44 (
// Equation(s):
// \sc|cosOut[14]~44_combout  = (\sc|cosOut[13]~43  & ((\sc|process_0~0_combout  $ (\sc|c1|altsyncram_component|auto_generated|q_b [14])))) # (!\sc|cosOut[13]~43  & (\sc|process_0~0_combout  $ (\sc|c1|altsyncram_component|auto_generated|q_b [14] $ (VCC))))
// \sc|cosOut[14]~45  = CARRY((!\sc|cosOut[13]~43  & (\sc|process_0~0_combout  $ (\sc|c1|altsyncram_component|auto_generated|q_b [14]))))

	.dataa(\sc|process_0~0_combout ),
	.datab(\sc|c1|altsyncram_component|auto_generated|q_b [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sc|cosOut[13]~43 ),
	.combout(\sc|cosOut[14]~44_combout ),
	.cout(\sc|cosOut[14]~45 ));
// synopsys translate_off
defparam \sc|cosOut[14]~44 .lut_mask = 16'h6906;
defparam \sc|cosOut[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y68_N29
dffeas \sc|cosOut[14] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|cosOut[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|cosOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|cosOut[14] .is_wysiwyg = "true";
defparam \sc|cosOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y68_N0
cycloneive_lcell_comb \U2[14]~reg0feeder (
// Equation(s):
// \U2[14]~reg0feeder_combout  = \sc|cosOut [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sc|cosOut [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2[14]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2[14]~reg0feeder .lut_mask = 16'hF0F0;
defparam \U2[14]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y68_N1
dffeas \U2[14]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U2[14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2[14]~reg0 .is_wysiwyg = "true";
defparam \U2[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y68_N30
cycloneive_lcell_comb \sc|cosOut[15]~46 (
// Equation(s):
// \sc|cosOut[15]~46_combout  = \sc|process_0~0_combout  $ (\sc|cosOut[14]~45  $ (\sc|c1|altsyncram_component|auto_generated|q_b [15]))

	.dataa(gnd),
	.datab(\sc|process_0~0_combout ),
	.datac(gnd),
	.datad(\sc|c1|altsyncram_component|auto_generated|q_b [15]),
	.cin(\sc|cosOut[14]~45 ),
	.combout(\sc|cosOut[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \sc|cosOut[15]~46 .lut_mask = 16'hC33C;
defparam \sc|cosOut[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y68_N31
dffeas \sc|cosOut[15] (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\sc|cosOut[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|cosOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sc|cosOut[15] .is_wysiwyg = "true";
defparam \sc|cosOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y68_N12
cycloneive_lcell_comb \U2[15]~reg0feeder (
// Equation(s):
// \U2[15]~reg0feeder_combout  = \sc|cosOut [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sc|cosOut [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2[15]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U2[15]~reg0feeder .lut_mask = 16'hF0F0;
defparam \U2[15]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y68_N13
dffeas \U2[15]~reg0 (
	.clk(\gclk~inputclkctrl_outclk ),
	.d(\U2[15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2[15]~reg0 .is_wysiwyg = "true";
defparam \U2[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y41_N1
cycloneive_io_ibuf \greset~input (
	.i(greset),
	.ibar(gnd),
	.o(\greset~input_o ));
// synopsys translate_off
defparam \greset~input .bus_hold = "false";
defparam \greset~input .simulate_z_as = "z";
// synopsys translate_on

assign U1[0] = \U1[0]~output_o ;

assign U1[1] = \U1[1]~output_o ;

assign U1[2] = \U1[2]~output_o ;

assign U1[3] = \U1[3]~output_o ;

assign U1[4] = \U1[4]~output_o ;

assign U1[5] = \U1[5]~output_o ;

assign U1[6] = \U1[6]~output_o ;

assign U1[7] = \U1[7]~output_o ;

assign U1[8] = \U1[8]~output_o ;

assign U1[9] = \U1[9]~output_o ;

assign U1[10] = \U1[10]~output_o ;

assign U1[11] = \U1[11]~output_o ;

assign U1[12] = \U1[12]~output_o ;

assign U1[13] = \U1[13]~output_o ;

assign U1[14] = \U1[14]~output_o ;

assign U1[15] = \U1[15]~output_o ;

assign U2[0] = \U2[0]~output_o ;

assign U2[1] = \U2[1]~output_o ;

assign U2[2] = \U2[2]~output_o ;

assign U2[3] = \U2[3]~output_o ;

assign U2[4] = \U2[4]~output_o ;

assign U2[5] = \U2[5]~output_o ;

assign U2[6] = \U2[6]~output_o ;

assign U2[7] = \U2[7]~output_o ;

assign U2[8] = \U2[8]~output_o ;

assign U2[9] = \U2[9]~output_o ;

assign U2[10] = \U2[10]~output_o ;

assign U2[11] = \U2[11]~output_o ;

assign U2[12] = \U2[12]~output_o ;

assign U2[13] = \U2[13]~output_o ;

assign U2[14] = \U2[14]~output_o ;

assign U2[15] = \U2[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
