module shifter (
    input alufn[6],
    input a[8],  
    input b[8],
    output a1[8]
  ) {

  always {
    case(alufn[1:0]){
    b00:
    a1 = a << b[2:0]; //shift left
    b01:
    a1 = a >> b[2:0]; //shift right
    b11:
    a1 = $signed(a)>>>b[2:0]; // arithmetic right shift
      default:
      a1 = a;
    
   
  }
}
}