#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x9dc160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x9ab320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x9b26b0 .functor NOT 1, L_0xa08300, C4<0>, C4<0>, C4<0>;
L_0xa080e0 .functor XOR 2, L_0xa07fa0, L_0xa08040, C4<00>, C4<00>;
L_0xa081f0 .functor XOR 2, L_0xa080e0, L_0xa08150, C4<00>, C4<00>;
v0xa04a20_0 .net *"_ivl_10", 1 0, L_0xa08150;  1 drivers
v0xa04b20_0 .net *"_ivl_12", 1 0, L_0xa081f0;  1 drivers
v0xa04c00_0 .net *"_ivl_2", 1 0, L_0xa07f00;  1 drivers
v0xa04cc0_0 .net *"_ivl_4", 1 0, L_0xa07fa0;  1 drivers
v0xa04da0_0 .net *"_ivl_6", 1 0, L_0xa08040;  1 drivers
v0xa04ed0_0 .net *"_ivl_8", 1 0, L_0xa080e0;  1 drivers
v0xa04fb0_0 .net "a", 0 0, v0xa029c0_0;  1 drivers
v0xa05050_0 .net "b", 0 0, v0xa02a60_0;  1 drivers
v0xa050f0_0 .net "c", 0 0, v0xa02b00_0;  1 drivers
v0xa05190_0 .var "clk", 0 0;
v0xa05230_0 .net "d", 0 0, v0xa02c40_0;  1 drivers
v0xa052d0_0 .net "out_pos_dut", 0 0, L_0xa07d30;  1 drivers
v0xa05370_0 .net "out_pos_ref", 0 0, L_0xa069b0;  1 drivers
v0xa05410_0 .net "out_sop_dut", 0 0, L_0xa07230;  1 drivers
v0xa054b0_0 .net "out_sop_ref", 0 0, L_0x9dd670;  1 drivers
v0xa05550_0 .var/2u "stats1", 223 0;
v0xa055f0_0 .var/2u "strobe", 0 0;
v0xa057a0_0 .net "tb_match", 0 0, L_0xa08300;  1 drivers
v0xa05870_0 .net "tb_mismatch", 0 0, L_0x9b26b0;  1 drivers
v0xa05910_0 .net "wavedrom_enable", 0 0, v0xa02f10_0;  1 drivers
v0xa059e0_0 .net "wavedrom_title", 511 0, v0xa02fb0_0;  1 drivers
L_0xa07f00 .concat [ 1 1 0 0], L_0xa069b0, L_0x9dd670;
L_0xa07fa0 .concat [ 1 1 0 0], L_0xa069b0, L_0x9dd670;
L_0xa08040 .concat [ 1 1 0 0], L_0xa07d30, L_0xa07230;
L_0xa08150 .concat [ 1 1 0 0], L_0xa069b0, L_0x9dd670;
L_0xa08300 .cmp/eeq 2, L_0xa07f00, L_0xa081f0;
S_0x9af3e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x9ab320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x9b2a90 .functor AND 1, v0xa02b00_0, v0xa02c40_0, C4<1>, C4<1>;
L_0x9b2e70 .functor NOT 1, v0xa029c0_0, C4<0>, C4<0>, C4<0>;
L_0x9b3250 .functor NOT 1, v0xa02a60_0, C4<0>, C4<0>, C4<0>;
L_0x9b34d0 .functor AND 1, L_0x9b2e70, L_0x9b3250, C4<1>, C4<1>;
L_0x9ca230 .functor AND 1, L_0x9b34d0, v0xa02b00_0, C4<1>, C4<1>;
L_0x9dd670 .functor OR 1, L_0x9b2a90, L_0x9ca230, C4<0>, C4<0>;
L_0xa05e30 .functor NOT 1, v0xa02a60_0, C4<0>, C4<0>, C4<0>;
L_0xa05ea0 .functor OR 1, L_0xa05e30, v0xa02c40_0, C4<0>, C4<0>;
L_0xa05fb0 .functor AND 1, v0xa02b00_0, L_0xa05ea0, C4<1>, C4<1>;
L_0xa06070 .functor NOT 1, v0xa029c0_0, C4<0>, C4<0>, C4<0>;
L_0xa06140 .functor OR 1, L_0xa06070, v0xa02a60_0, C4<0>, C4<0>;
L_0xa061b0 .functor AND 1, L_0xa05fb0, L_0xa06140, C4<1>, C4<1>;
L_0xa06330 .functor NOT 1, v0xa02a60_0, C4<0>, C4<0>, C4<0>;
L_0xa063a0 .functor OR 1, L_0xa06330, v0xa02c40_0, C4<0>, C4<0>;
L_0xa062c0 .functor AND 1, v0xa02b00_0, L_0xa063a0, C4<1>, C4<1>;
L_0xa06530 .functor NOT 1, v0xa029c0_0, C4<0>, C4<0>, C4<0>;
L_0xa06630 .functor OR 1, L_0xa06530, v0xa02c40_0, C4<0>, C4<0>;
L_0xa066f0 .functor AND 1, L_0xa062c0, L_0xa06630, C4<1>, C4<1>;
L_0xa068a0 .functor XNOR 1, L_0xa061b0, L_0xa066f0, C4<0>, C4<0>;
v0x9b1fe0_0 .net *"_ivl_0", 0 0, L_0x9b2a90;  1 drivers
v0x9b23e0_0 .net *"_ivl_12", 0 0, L_0xa05e30;  1 drivers
v0x9b27c0_0 .net *"_ivl_14", 0 0, L_0xa05ea0;  1 drivers
v0x9b2ba0_0 .net *"_ivl_16", 0 0, L_0xa05fb0;  1 drivers
v0x9b2f80_0 .net *"_ivl_18", 0 0, L_0xa06070;  1 drivers
v0x9b3360_0 .net *"_ivl_2", 0 0, L_0x9b2e70;  1 drivers
v0x9b35e0_0 .net *"_ivl_20", 0 0, L_0xa06140;  1 drivers
v0xa00f30_0 .net *"_ivl_24", 0 0, L_0xa06330;  1 drivers
v0xa01010_0 .net *"_ivl_26", 0 0, L_0xa063a0;  1 drivers
v0xa010f0_0 .net *"_ivl_28", 0 0, L_0xa062c0;  1 drivers
v0xa011d0_0 .net *"_ivl_30", 0 0, L_0xa06530;  1 drivers
v0xa012b0_0 .net *"_ivl_32", 0 0, L_0xa06630;  1 drivers
v0xa01390_0 .net *"_ivl_36", 0 0, L_0xa068a0;  1 drivers
L_0x7f57babf4018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xa01450_0 .net *"_ivl_38", 0 0, L_0x7f57babf4018;  1 drivers
v0xa01530_0 .net *"_ivl_4", 0 0, L_0x9b3250;  1 drivers
v0xa01610_0 .net *"_ivl_6", 0 0, L_0x9b34d0;  1 drivers
v0xa016f0_0 .net *"_ivl_8", 0 0, L_0x9ca230;  1 drivers
v0xa017d0_0 .net "a", 0 0, v0xa029c0_0;  alias, 1 drivers
v0xa01890_0 .net "b", 0 0, v0xa02a60_0;  alias, 1 drivers
v0xa01950_0 .net "c", 0 0, v0xa02b00_0;  alias, 1 drivers
v0xa01a10_0 .net "d", 0 0, v0xa02c40_0;  alias, 1 drivers
v0xa01ad0_0 .net "out_pos", 0 0, L_0xa069b0;  alias, 1 drivers
v0xa01b90_0 .net "out_sop", 0 0, L_0x9dd670;  alias, 1 drivers
v0xa01c50_0 .net "pos0", 0 0, L_0xa061b0;  1 drivers
v0xa01d10_0 .net "pos1", 0 0, L_0xa066f0;  1 drivers
L_0xa069b0 .functor MUXZ 1, L_0x7f57babf4018, L_0xa061b0, L_0xa068a0, C4<>;
S_0xa01e90 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x9ab320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xa029c0_0 .var "a", 0 0;
v0xa02a60_0 .var "b", 0 0;
v0xa02b00_0 .var "c", 0 0;
v0xa02ba0_0 .net "clk", 0 0, v0xa05190_0;  1 drivers
v0xa02c40_0 .var "d", 0 0;
v0xa02d30_0 .var/2u "fail", 0 0;
v0xa02dd0_0 .var/2u "fail1", 0 0;
v0xa02e70_0 .net "tb_match", 0 0, L_0xa08300;  alias, 1 drivers
v0xa02f10_0 .var "wavedrom_enable", 0 0;
v0xa02fb0_0 .var "wavedrom_title", 511 0;
E_0x9bde40/0 .event negedge, v0xa02ba0_0;
E_0x9bde40/1 .event posedge, v0xa02ba0_0;
E_0x9bde40 .event/or E_0x9bde40/0, E_0x9bde40/1;
S_0xa021c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xa01e90;
 .timescale -12 -12;
v0xa02400_0 .var/2s "i", 31 0;
E_0x9bdce0 .event posedge, v0xa02ba0_0;
S_0xa02500 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xa01e90;
 .timescale -12 -12;
v0xa02700_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xa027e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xa01e90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xa03190 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x9ab320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xa06b60 .functor AND 1, v0xa02b00_0, v0xa02c40_0, C4<1>, C4<1>;
L_0xa07060 .functor AND 1, L_0xa06e10, L_0xa06eb0, C4<1>, C4<1>;
L_0xa07170 .functor AND 1, L_0xa07060, v0xa02b00_0, C4<1>, C4<1>;
L_0xa07230 .functor OR 1, L_0xa06b60, L_0xa07170, C4<0>, C4<0>;
L_0xa07430 .functor AND 1, L_0xa07390, v0xa02c40_0, C4<1>, C4<1>;
L_0xa076d0 .functor AND 1, L_0xa074f0, v0xa02a60_0, C4<1>, C4<1>;
L_0xa077d0 .functor OR 1, L_0xa07430, L_0xa076d0, C4<0>, C4<0>;
L_0xa078e0 .functor AND 1, v0xa02b00_0, L_0xa077d0, C4<1>, C4<1>;
L_0xa07a90 .functor AND 1, L_0xa079f0, v0xa02c40_0, C4<1>, C4<1>;
L_0xa07b50 .functor AND 1, v0xa02b00_0, L_0xa07a90, C4<1>, C4<1>;
L_0xa07c70 .functor XNOR 1, L_0xa078e0, L_0xa07b50, C4<0>, C4<0>;
v0xa03350_0 .net *"_ivl_0", 0 0, L_0xa06b60;  1 drivers
v0xa03430_0 .net *"_ivl_13", 0 0, L_0xa07390;  1 drivers
v0xa034f0_0 .net *"_ivl_14", 0 0, L_0xa07430;  1 drivers
v0xa035e0_0 .net *"_ivl_17", 0 0, L_0xa074f0;  1 drivers
v0xa036a0_0 .net *"_ivl_18", 0 0, L_0xa076d0;  1 drivers
v0xa037d0_0 .net *"_ivl_20", 0 0, L_0xa077d0;  1 drivers
v0xa038b0_0 .net *"_ivl_25", 0 0, L_0xa079f0;  1 drivers
v0xa03970_0 .net *"_ivl_26", 0 0, L_0xa07a90;  1 drivers
v0xa03a50_0 .net *"_ivl_3", 0 0, L_0xa06e10;  1 drivers
v0xa03ba0_0 .net *"_ivl_30", 0 0, L_0xa07c70;  1 drivers
L_0x7f57babf4060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xa03c60_0 .net *"_ivl_32", 0 0, L_0x7f57babf4060;  1 drivers
v0xa03d40_0 .net *"_ivl_5", 0 0, L_0xa06eb0;  1 drivers
v0xa03e00_0 .net *"_ivl_6", 0 0, L_0xa07060;  1 drivers
v0xa03ee0_0 .net *"_ivl_8", 0 0, L_0xa07170;  1 drivers
v0xa03fc0_0 .net "a", 0 0, v0xa029c0_0;  alias, 1 drivers
v0xa04060_0 .net "b", 0 0, v0xa02a60_0;  alias, 1 drivers
v0xa04150_0 .net "c", 0 0, v0xa02b00_0;  alias, 1 drivers
v0xa04350_0 .net "d", 0 0, v0xa02c40_0;  alias, 1 drivers
v0xa04440_0 .net "out_pos", 0 0, L_0xa07d30;  alias, 1 drivers
v0xa04500_0 .net "out_sop", 0 0, L_0xa07230;  alias, 1 drivers
v0xa045c0_0 .net "pos0", 0 0, L_0xa078e0;  1 drivers
v0xa04680_0 .net "pos1", 0 0, L_0xa07b50;  1 drivers
L_0xa06e10 .reduce/nor v0xa029c0_0;
L_0xa06eb0 .reduce/nor v0xa02a60_0;
L_0xa07390 .reduce/nor v0xa02a60_0;
L_0xa074f0 .reduce/nor v0xa029c0_0;
L_0xa079f0 .reduce/nor v0xa029c0_0;
L_0xa07d30 .functor MUXZ 1, L_0x7f57babf4060, L_0xa078e0, L_0xa07c70, C4<>;
S_0xa04800 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x9ab320;
 .timescale -12 -12;
E_0x9a79f0 .event anyedge, v0xa055f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa055f0_0;
    %nor/r;
    %assign/vec4 v0xa055f0_0, 0;
    %wait E_0x9a79f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa01e90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa02d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa02dd0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xa01e90;
T_4 ;
    %wait E_0x9bde40;
    %load/vec4 v0xa02e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa02d30_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xa01e90;
T_5 ;
    %wait E_0x9bdce0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa02c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02a60_0, 0;
    %assign/vec4 v0xa029c0_0, 0;
    %wait E_0x9bdce0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa02c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02a60_0, 0;
    %assign/vec4 v0xa029c0_0, 0;
    %wait E_0x9bdce0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa02c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02a60_0, 0;
    %assign/vec4 v0xa029c0_0, 0;
    %wait E_0x9bdce0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa02c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02a60_0, 0;
    %assign/vec4 v0xa029c0_0, 0;
    %wait E_0x9bdce0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa02c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02a60_0, 0;
    %assign/vec4 v0xa029c0_0, 0;
    %wait E_0x9bdce0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa02c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02a60_0, 0;
    %assign/vec4 v0xa029c0_0, 0;
    %wait E_0x9bdce0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa02c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02a60_0, 0;
    %assign/vec4 v0xa029c0_0, 0;
    %wait E_0x9bdce0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa02c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02a60_0, 0;
    %assign/vec4 v0xa029c0_0, 0;
    %wait E_0x9bdce0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa02c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02a60_0, 0;
    %assign/vec4 v0xa029c0_0, 0;
    %wait E_0x9bdce0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa02c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02a60_0, 0;
    %assign/vec4 v0xa029c0_0, 0;
    %wait E_0x9bdce0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa02c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02a60_0, 0;
    %assign/vec4 v0xa029c0_0, 0;
    %wait E_0x9bdce0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa02c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02a60_0, 0;
    %assign/vec4 v0xa029c0_0, 0;
    %wait E_0x9bdce0;
    %load/vec4 v0xa02d30_0;
    %store/vec4 v0xa02dd0_0, 0, 1;
    %fork t_1, S_0xa021c0;
    %jmp t_0;
    .scope S_0xa021c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa02400_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xa02400_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x9bdce0;
    %load/vec4 v0xa02400_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xa02c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02a60_0, 0;
    %assign/vec4 v0xa029c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa02400_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xa02400_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xa01e90;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9bde40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xa02c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa02a60_0, 0;
    %assign/vec4 v0xa029c0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xa02d30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xa02dd0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x9ab320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa05190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa055f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x9ab320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xa05190_0;
    %inv;
    %store/vec4 v0xa05190_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x9ab320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa02ba0_0, v0xa05870_0, v0xa04fb0_0, v0xa05050_0, v0xa050f0_0, v0xa05230_0, v0xa054b0_0, v0xa05410_0, v0xa05370_0, v0xa052d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x9ab320;
T_9 ;
    %load/vec4 v0xa05550_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xa05550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa05550_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xa05550_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xa05550_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa05550_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xa05550_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xa05550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa05550_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xa05550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x9ab320;
T_10 ;
    %wait E_0x9bde40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa05550_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa05550_0, 4, 32;
    %load/vec4 v0xa057a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xa05550_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa05550_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa05550_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa05550_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xa054b0_0;
    %load/vec4 v0xa054b0_0;
    %load/vec4 v0xa05410_0;
    %xor;
    %load/vec4 v0xa054b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xa05550_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa05550_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xa05550_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa05550_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xa05370_0;
    %load/vec4 v0xa05370_0;
    %load/vec4 v0xa052d0_0;
    %xor;
    %load/vec4 v0xa05370_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xa05550_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa05550_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xa05550_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa05550_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/ece241_2013_q2/iter0/response4/top_module.sv";
