Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Tue Oct  4 15:55:23 2022
| Host              : DESKTOP-1Q96SJ0 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.807        0.000                      0               235872        0.001        0.000                      0               235872        3.500        0.000                       0                 79535  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.807        0.000                      0               173819        0.001        0.000                      0               173819        3.500        0.000                       0                 79535  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 5.962        0.000                      0                62053        0.129        0.000                      0                62053  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.144ns  (logic 0.569ns (7.965%)  route 6.575ns (92.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 12.008 - 10.000 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.666ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.600ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.850     2.058    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      0.569     2.627 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WDATA[12]
                         net (fo=35, routed)          6.575     9.202    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_wdata[12]
    SLICE_X23Y283        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.840    12.008    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X23Y283        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg1_reg[12]/C
                         clock pessimism              0.106    12.114    
                         clock uncertainty           -0.130    11.984    
    SLICE_X23Y283        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    12.009    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         12.009    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.848ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.000ns  (logic 0.569ns (8.129%)  route 6.431ns (91.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 11.905 - 10.000 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.666ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.600ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.850     2.058    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      0.569     2.627 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WDATA[12]
                         net (fo=35, routed)          6.431     9.058    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_wdata[12]
    SLICE_X52Y288        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.737    11.905    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y288        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg1_reg[12]/C
                         clock pessimism              0.106    12.011    
                         clock uncertainty           -0.130    11.881    
    SLICE_X52Y288        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    11.906    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         11.906    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.067ns  (logic 0.569ns (8.052%)  route 6.498ns (91.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 12.023 - 10.000 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.666ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.600ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.850     2.058    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      0.569     2.627 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WDATA[12]
                         net (fo=35, routed)          6.498     9.125    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_wdata[12]
    SLICE_X23Y285        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.855    12.023    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X23Y285        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[12]/C
                         clock pessimism              0.106    12.129    
                         clock uncertainty           -0.130    11.999    
    SLICE_X23Y285        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    12.024    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[12]
  -------------------------------------------------------------------
                         required time                         12.024    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.921ns  (logic 0.569ns (8.221%)  route 6.352ns (91.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 11.904 - 10.000 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.666ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.600ns, distribution 1.136ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.850     2.058    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      0.569     2.627 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WDATA[12]
                         net (fo=35, routed)          6.352     8.979    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_wdata[12]
    SLICE_X52Y286        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.736    11.904    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y286        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[12]/C
                         clock pessimism              0.106    12.010    
                         clock uncertainty           -0.130    11.880    
    SLICE_X52Y286        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.905    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[12]
  -------------------------------------------------------------------
                         required time                         11.905    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 0.569ns (8.205%)  route 6.366ns (91.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 12.003 - 10.000 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.666ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.600ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.850     2.058    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      0.569     2.627 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WDATA[12]
                         net (fo=35, routed)          6.366     8.993    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_wdata[12]
    SLICE_X25Y283        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.835    12.003    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X25Y283        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[12]/C
                         clock pessimism              0.106    12.109    
                         clock uncertainty           -0.130    11.979    
    SLICE_X25Y283        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    12.004    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[12]
  -------------------------------------------------------------------
                         required time                         12.004    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_7/inst/soc/bram/s_bramconfig_inst/slv_reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.549ns (8.147%)  route 6.190ns (91.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 11.978 - 10.000 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.666ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.600ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.850     2.058    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[10])
                                                      0.549     2.607 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WDATA[10]
                         net (fo=35, routed)          6.190     8.797    design_1_i/zcu104_7/inst/soc/bram/s_bramconfig_inst/s00_axi_wdata[10]
    SLICE_X69Y293        FDRE                                         r  design_1_i/zcu104_7/inst/soc/bram/s_bramconfig_inst/slv_reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.810    11.978    design_1_i/zcu104_7/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X69Y293        FDRE                                         r  design_1_i/zcu104_7/inst/soc/bram/s_bramconfig_inst/slv_reg1_reg[10]/C
                         clock pessimism              0.106    12.084    
                         clock uncertainty           -0.130    11.954    
    SLICE_X69Y293        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    11.979    design_1_i/zcu104_7/inst/soc/bram/s_bramconfig_inst/slv_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         11.979    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.258ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 0.571ns (8.522%)  route 6.129ns (91.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 12.015 - 10.000 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.666ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.600ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.850     2.058    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      0.571     2.629 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WDATA[17]
                         net (fo=35, routed)          6.129     8.758    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_wdata[17]
    SLICE_X24Y295        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.847    12.015    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X24Y295        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[17]/C
                         clock pessimism              0.106    12.121    
                         clock uncertainty           -0.130    11.991    
    SLICE_X24Y295        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    12.016    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[17]
  -------------------------------------------------------------------
                         required time                         12.016    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  3.258    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 0.571ns (8.540%)  route 6.115ns (91.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 12.015 - 10.000 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.666ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.600ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.850     2.058    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      0.571     2.629 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WDATA[17]
                         net (fo=35, routed)          6.115     8.744    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_wdata[17]
    SLICE_X24Y295        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.847    12.015    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X24Y295        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[17]/C
                         clock pessimism              0.106    12.121    
                         clock uncertainty           -0.130    11.991    
    SLICE_X24Y295        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    12.016    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[17]
  -------------------------------------------------------------------
                         required time                         12.016    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 0.571ns (8.535%)  route 6.119ns (91.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 12.023 - 10.000 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.666ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.600ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.850     2.058    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      0.571     2.629 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WDATA[17]
                         net (fo=35, routed)          6.119     8.748    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_wdata[17]
    SLICE_X23Y292        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.855    12.023    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X23Y292        FDRE                                         r  design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg1_reg[17]/C
                         clock pessimism              0.106    12.129    
                         clock uncertainty           -0.130    11.999    
    SLICE_X23Y292        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    12.024    design_1_i/zcu104_3/inst/soc/bram/s_bramconfig_inst/slv_reg1_reg[17]
  -------------------------------------------------------------------
                         required time                         12.024    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 0.569ns (8.690%)  route 5.979ns (91.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.900ns = ( 11.900 - 10.000 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.850ns (routing 0.666ns, distribution 1.184ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.600ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.850     2.058    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      0.569     2.627 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0WDATA[12]
                         net (fo=35, routed)          5.979     8.606    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_wdata[12]
    SLICE_X52Y283        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.732    11.900    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y283        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[12]/C
                         clock pessimism              0.106    12.006    
                         clock uncertainty           -0.130    11.876    
    SLICE_X52Y283        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.901    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg0_reg[12]
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  3.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_x_orig_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[16][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.060ns (21.201%)  route 0.223ns (78.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      1.851ns (routing 0.600ns, distribution 1.251ns)
  Clock Net Delay (Destination): 2.137ns (routing 0.666ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.851     2.019    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/clk
    SLICE_X96Y175        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_x_orig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y175        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.079 r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_x_orig_reg[5]/Q
                         net (fo=20, routed)          0.223     2.302    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[0][7]_0[5]
    SLICE_X94Y191        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[16][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       2.137     2.345    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X94Y191        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[16][5]/C
                         clock pessimism             -0.106     2.239    
    SLICE_X94Y191        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.301    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[16][5]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_x_orig_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[12][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.060ns (21.661%)  route 0.217ns (78.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      1.851ns (routing 0.600ns, distribution 1.251ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.666ns, distribution 1.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.851     2.019    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/clk
    SLICE_X96Y175        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_x_orig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y175        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.079 r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_x_orig_reg[5]/Q
                         net (fo=20, routed)          0.217     2.296    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[0][7]_0[5]
    SLICE_X97Y192        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       2.131     2.339    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X97Y192        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[12][5]/C
                         clock pessimism             -0.106     2.233    
    SLICE_X97Y192        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.293    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[12][5]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_2/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_in_S_ctrl/i_S_x_dest_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_2/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_width_reg[8][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.058ns (21.970%)  route 0.206ns (78.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.781ns (routing 0.600ns, distribution 1.181ns)
  Clock Net Delay (Destination): 2.043ns (routing 0.666ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.781     1.949    design_1_i/zcu104_2/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_in_S_ctrl/clk
    SLICE_X88Y121        FDCE                                         r  design_1_i/zcu104_2/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_in_S_ctrl/i_S_x_dest_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.007 r  design_1_i/zcu104_2/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_in_S_ctrl/i_S_x_dest_reg[7]/Q
                         net (fo=20, routed)          0.206     2.213    design_1_i/zcu104_2/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_width_reg[0][7]_0[7]
    SLICE_X86Y114        FDCE                                         r  design_1_i/zcu104_2/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_width_reg[8][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       2.043     2.251    design_1_i/zcu104_2/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X86Y114        FDCE                                         r  design_1_i/zcu104_2/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_width_reg[8][7]/C
                         clock pessimism             -0.110     2.141    
    SLICE_X86Y114        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     2.203    design_1_i/zcu104_2/inst/router_wrapper/wrp_router/S_WRAPPER/Inst_elastic_buffer/S_data_img_width_reg[8][7]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_4/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_x_orig_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_4/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[11][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.058ns (32.584%)  route 0.120ns (67.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.889ns (routing 0.600ns, distribution 1.289ns)
  Clock Net Delay (Destination): 2.145ns (routing 0.666ns, distribution 1.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.889     2.057    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/clk
    SLICE_X99Y226        FDCE                                         r  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_x_orig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y226        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.115 r  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_in_E_ctrl/i_E_x_orig_reg[7]/Q
                         net (fo=20, routed)          0.120     2.235    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[0][7]_0[7]
    SLICE_X98Y226        FDCE                                         r  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[11][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       2.145     2.353    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X98Y226        FDCE                                         r  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[11][7]/C
                         clock pessimism             -0.190     2.163    
    SLICE_X98Y226        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.225    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/E_WRAPPER/Inst_elastic_buffer/E_data_x_orig_reg[11][7]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_in_W_ctrl/i_W_y_orig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_y_orig_reg[4][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.058ns (34.524%)  route 0.110ns (65.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.704ns (routing 0.600ns, distribution 1.104ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.666ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.704     1.872    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_in_W_ctrl/clk
    SLICE_X56Y188        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_in_W_ctrl/i_W_y_orig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y188        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.930 r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_in_W_ctrl/i_W_y_orig_reg[2]/Q
                         net (fo=20, routed)          0.110     2.040    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_y_orig_reg[0][7]_0[2]
    SLICE_X55Y187        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_y_orig_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.932     2.140    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X55Y187        FDCE                                         r  design_1_i/zcu104_1/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_y_orig_reg[4][2]/C
                         clock pessimism             -0.172     1.968    
    SLICE_X55Y187        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.030    design_1_i/zcu104_1/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_y_orig_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_2/inst/router_wrapper/wrp_router/Control_flux/i_PM_x_dest_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_2/inst/router_wrapper/wrp_router/out_pm_controller_inst/i_PM_x_dest_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.058ns (36.025%)  route 0.103ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.831ns (routing 0.600ns, distribution 1.231ns)
  Clock Net Delay (Destination): 2.073ns (routing 0.666ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.831     1.999    design_1_i/zcu104_2/inst/router_wrapper/wrp_router/Control_flux/clk
    SLICE_X91Y95         FDCE                                         r  design_1_i/zcu104_2/inst/router_wrapper/wrp_router/Control_flux/i_PM_x_dest_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y95         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.057 r  design_1_i/zcu104_2/inst/router_wrapper/wrp_router/Control_flux/i_PM_x_dest_reg[7]/Q
                         net (fo=1, routed)           0.103     2.160    design_1_i/zcu104_2/inst/router_wrapper/wrp_router/out_pm_controller_inst/i_PM_x_dest_reg[7]_0[7]
    SLICE_X90Y95         FDCE                                         r  design_1_i/zcu104_2/inst/router_wrapper/wrp_router/out_pm_controller_inst/i_PM_x_dest_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       2.073     2.281    design_1_i/zcu104_2/inst/router_wrapper/wrp_router/out_pm_controller_inst/clk
    SLICE_X90Y95         FDCE                                         r  design_1_i/zcu104_2/inst/router_wrapper/wrp_router/out_pm_controller_inst/i_PM_x_dest_reg[7]/C
                         clock pessimism             -0.193     2.088    
    SLICE_X90Y95         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.150    design_1_i/zcu104_2/inst/router_wrapper/wrp_router/out_pm_controller_inst/i_PM_x_dest_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_8/inst/soc/cpu/pcpi_timeout_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_8/inst/soc/cpu/pcpi_timeout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.081ns (45.000%)  route 0.099ns (55.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Net Delay (Source):      1.956ns (routing 0.600ns, distribution 1.356ns)
  Clock Net Delay (Destination): 2.222ns (routing 0.666ns, distribution 1.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.956     2.124    design_1_i/zcu104_8/inst/soc/cpu/clk
    SLICE_X108Y276       FDSE                                         r  design_1_i/zcu104_8/inst/soc/cpu/pcpi_timeout_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y276       FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.182 f  design_1_i/zcu104_8/inst/soc/cpu/pcpi_timeout_counter_reg[0]/Q
                         net (fo=6, routed)           0.069     2.251    design_1_i/zcu104_8/inst/soc/cpu/pcpi_timeout_counter_reg[0]
    SLICE_X109Y276       LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     2.274 r  design_1_i/zcu104_8/inst/soc/cpu/pcpi_timeout_i_1/O
                         net (fo=1, routed)           0.030     2.304    design_1_i/zcu104_8/inst/soc/cpu/pcpi_timeout_i_1_n_0
    SLICE_X109Y276       FDRE                                         r  design_1_i/zcu104_8/inst/soc/cpu/pcpi_timeout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       2.222     2.430    design_1_i/zcu104_8/inst/soc/cpu/clk
    SLICE_X109Y276       FDRE                                         r  design_1_i/zcu104_8/inst/soc/cpu/pcpi_timeout_reg/C
                         clock pessimism             -0.197     2.233    
    SLICE_X109Y276       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.293    design_1_i/zcu104_8/inst/soc/cpu/pcpi_timeout_reg
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_7/inst/router_wrapper/wrp_router/Control_flux/i_PE_x_orig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_7/inst/router_wrapper/wrp_router/out_pe_controller_inst/i_PE_x_orig_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.060ns (35.928%)  route 0.107ns (64.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      1.855ns (routing 0.600ns, distribution 1.255ns)
  Clock Net Delay (Destination): 2.100ns (routing 0.666ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.855     2.023    design_1_i/zcu104_7/inst/router_wrapper/wrp_router/Control_flux/clk
    SLICE_X81Y316        FDCE                                         r  design_1_i/zcu104_7/inst/router_wrapper/wrp_router/Control_flux/i_PE_x_orig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y316        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     2.083 r  design_1_i/zcu104_7/inst/router_wrapper/wrp_router/Control_flux/i_PE_x_orig_reg[3]/Q
                         net (fo=1, routed)           0.107     2.190    design_1_i/zcu104_7/inst/router_wrapper/wrp_router/out_pe_controller_inst/i_PE_x_orig_reg[7]_0[3]
    SLICE_X80Y317        FDCE                                         r  design_1_i/zcu104_7/inst/router_wrapper/wrp_router/out_pe_controller_inst/i_PE_x_orig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       2.100     2.308    design_1_i/zcu104_7/inst/router_wrapper/wrp_router/out_pe_controller_inst/clk
    SLICE_X80Y317        FDCE                                         r  design_1_i/zcu104_7/inst/router_wrapper/wrp_router/out_pe_controller_inst/i_PE_x_orig_reg[3]/C
                         clock pessimism             -0.191     2.117    
    SLICE_X80Y317        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.179    design_1_i/zcu104_7/inst/router_wrapper/wrp_router/out_pe_controller_inst/i_PE_x_orig_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_4/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_in_W_ctrl/i_W_pixel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_4/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_pix_depth_reg[9][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.058ns (31.016%)  route 0.129ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.970ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.802ns (routing 0.600ns, distribution 1.202ns)
  Clock Net Delay (Destination): 2.055ns (routing 0.666ns, distribution 1.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.802     1.970    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_in_W_ctrl/clk
    SLICE_X72Y238        FDCE                                         r  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_in_W_ctrl/i_W_pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y238        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.028 r  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_in_W_ctrl/i_W_pixel_reg[1]/Q
                         net (fo=20, routed)          0.129     2.157    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_pix_depth_reg[0][15]_0[1]
    SLICE_X74Y238        FDCE                                         r  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_pix_depth_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       2.055     2.263    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X74Y238        FDCE                                         r  design_1_i/zcu104_4/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_pix_depth_reg[9][1]/C
                         clock pessimism             -0.179     2.084    
    SLICE_X74Y238        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.146    design_1_i/zcu104_4/inst/router_wrapper/wrp_router/W_WRAPPER/Inst_elastic_buffer/W_data_pix_depth_reg[9][1]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_5/inst/router_wrapper/wrp_router/Control_flux/i_W_y_dest_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_5/inst/router_wrapper/wrp_router/out_W_controller_inst/i_W_y_dest_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.060ns (39.216%)  route 0.093ns (60.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Net Delay (Source):      1.935ns (routing 0.600ns, distribution 1.335ns)
  Clock Net Delay (Destination): 2.165ns (routing 0.666ns, distribution 1.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.935     2.103    design_1_i/zcu104_5/inst/router_wrapper/wrp_router/Control_flux/clk
    SLICE_X104Y223       FDCE                                         r  design_1_i/zcu104_5/inst/router_wrapper/wrp_router/Control_flux/i_W_y_dest_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y223       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.163 r  design_1_i/zcu104_5/inst/router_wrapper/wrp_router/Control_flux/i_W_y_dest_reg[5]/Q
                         net (fo=1, routed)           0.093     2.256    design_1_i/zcu104_5/inst/router_wrapper/wrp_router/out_W_controller_inst/i_W_y_dest_reg[7]_0[5]
    SLICE_X105Y223       FDCE                                         r  design_1_i/zcu104_5/inst/router_wrapper/wrp_router/out_W_controller_inst/i_W_y_dest_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       2.165     2.373    design_1_i/zcu104_5/inst/router_wrapper/wrp_router/out_W_controller_inst/clk
    SLICE_X105Y223       FDCE                                         r  design_1_i/zcu104_5/inst/router_wrapper/wrp_router/out_W_controller_inst/i_W_y_dest_reg[5]/C
                         clock pessimism             -0.190     2.183    
    SLICE_X105Y223       FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.245    design_1_i/zcu104_5/inst/router_wrapper/wrp_router/out_W_controller_inst/i_W_y_dest_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y69  design_1_i/zcu104_7/inst/pm_wrapper/inst_pm/RAM_reg_bram_17/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X4Y69  design_1_i/zcu104_7/inst/pm_wrapper/inst_pm/RAM_reg_bram_17/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y54  design_1_i/zcu104_8/inst/pm_wrapper/inst_pm/RAM_reg_bram_12/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y54  design_1_i/zcu104_8/inst/pm_wrapper/inst_pm/RAM_reg_bram_12/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y52  design_1_i/zcu104_8/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y52  design_1_i/zcu104_8/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y53  design_1_i/zcu104_8/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y53  design_1_i/zcu104_8/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y62  design_1_i/zcu104_7/inst/pm_wrapper/inst_pm/RAM_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y52  design_1_i/zcu104_8/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y53  design_1_i/zcu104_8/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y62  design_1_i/zcu104_7/inst/pm_wrapper/inst_pm/RAM_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y62  design_1_i/zcu104_7/inst/pm_wrapper/inst_pm/RAM_reg_bram_2/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y63  design_1_i/zcu104_7/inst/pm_wrapper/inst_pm/RAM_reg_bram_3/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y56  design_1_i/zcu104_8/inst/pm_wrapper/inst_pm/RAM_reg_bram_14/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y55  design_1_i/zcu104_8/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y55  design_1_i/zcu104_8/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_1/CLKBWRCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y69  design_1_i/zcu104_7/inst/pm_wrapper/inst_pm/RAM_reg_bram_17/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y69  design_1_i/zcu104_7/inst/pm_wrapper/inst_pm/RAM_reg_bram_17/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X4Y69  design_1_i/zcu104_7/inst/pm_wrapper/inst_pm/RAM_reg_bram_17/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y54  design_1_i/zcu104_8/inst/pm_wrapper/inst_pm/RAM_reg_bram_12/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y54  design_1_i/zcu104_8/inst/pm_wrapper/inst_pm/RAM_reg_bram_12/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y52  design_1_i/zcu104_8/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y53  design_1_i/zcu104_8/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y53  design_1_i/zcu104_8/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_1/CLKBWRCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_pix_depth_reg[4][6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.081ns (2.170%)  route 3.651ns (97.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns = ( 11.866 - 10.000 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.666ns, distribution 1.281ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.600ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.947     2.155    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y285        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y285        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.236 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6606, routed)        3.651     5.887    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X63Y286        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_pix_depth_reg[4][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.698    11.866    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X63Y286        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_pix_depth_reg[4][6]/C
                         clock pessimism              0.179    12.045    
                         clock uncertainty           -0.130    11.915    
    SLICE_X63Y286        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.849    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_pix_depth_reg[4][6]
  -------------------------------------------------------------------
                         required time                         11.849    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_pix_depth_reg[0][6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.081ns (2.172%)  route 3.648ns (97.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 11.865 - 10.000 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.666ns, distribution 1.281ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.600ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.947     2.155    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y285        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y285        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.236 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6606, routed)        3.648     5.884    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X63Y286        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_pix_depth_reg[0][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.697    11.865    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X63Y286        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_pix_depth_reg[0][6]/C
                         clock pessimism              0.179    12.044    
                         clock uncertainty           -0.130    11.914    
    SLICE_X63Y286        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    11.848    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_pix_depth_reg[0][6]
  -------------------------------------------------------------------
                         required time                         11.848    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_pix_depth_reg[2][6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.081ns (2.172%)  route 3.648ns (97.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 11.865 - 10.000 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.666ns, distribution 1.281ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.600ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.947     2.155    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y285        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y285        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.236 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6606, routed)        3.648     5.884    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X63Y286        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_pix_depth_reg[2][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.697    11.865    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X63Y286        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_pix_depth_reg[2][6]/C
                         clock pessimism              0.179    12.044    
                         clock uncertainty           -0.130    11.914    
    SLICE_X63Y286        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.848    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_pix_depth_reg[2][6]
  -------------------------------------------------------------------
                         required time                         11.848    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[18][2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.081ns (2.234%)  route 3.545ns (97.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 11.899 - 10.000 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.666ns, distribution 1.281ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.600ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.947     2.155    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y285        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y285        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.236 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6606, routed)        3.545     5.781    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X57Y288        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[18][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.731    11.899    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X57Y288        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[18][2]/C
                         clock pessimism              0.179    12.078    
                         clock uncertainty           -0.130    11.948    
    SLICE_X57Y288        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.882    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[18][2]
  -------------------------------------------------------------------
                         required time                         11.882    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_n_frames_reg[18][3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.081ns (2.234%)  route 3.545ns (97.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 11.899 - 10.000 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.666ns, distribution 1.281ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.600ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.947     2.155    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y285        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y285        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.236 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6606, routed)        3.545     5.781    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X57Y288        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_n_frames_reg[18][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.731    11.899    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X57Y288        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_n_frames_reg[18][3]/C
                         clock pessimism              0.179    12.078    
                         clock uncertainty           -0.130    11.948    
    SLICE_X57Y288        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.882    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_n_frames_reg[18][3]
  -------------------------------------------------------------------
                         required time                         11.882    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_frame_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.081ns (2.234%)  route 3.545ns (97.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 11.899 - 10.000 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.666ns, distribution 1.281ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.600ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.947     2.155    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y285        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y285        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.236 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6606, routed)        3.545     5.781    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X57Y288        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_frame_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.731    11.899    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X57Y288        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_frame_reg[5]/C
                         clock pessimism              0.179    12.078    
                         clock uncertainty           -0.130    11.948    
    SLICE_X57Y288        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.882    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_frame_reg[5]
  -------------------------------------------------------------------
                         required time                         11.882    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_frame_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.081ns (2.234%)  route 3.545ns (97.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 11.899 - 10.000 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.666ns, distribution 1.281ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.600ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.947     2.155    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y285        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y285        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.236 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6606, routed)        3.545     5.781    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X57Y288        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_frame_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.731    11.899    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X57Y288        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_frame_reg[6]/C
                         clock pessimism              0.179    12.078    
                         clock uncertainty           -0.130    11.948    
    SLICE_X57Y288        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.882    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_frame_reg[6]
  -------------------------------------------------------------------
                         required time                         11.882    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_x_dest_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.081ns (2.234%)  route 3.545ns (97.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 11.899 - 10.000 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.666ns, distribution 1.281ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.600ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.947     2.155    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y285        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y285        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.236 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6606, routed)        3.545     5.781    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X57Y288        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_x_dest_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.731    11.899    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X57Y288        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_x_dest_reg[1]/C
                         clock pessimism              0.179    12.078    
                         clock uncertainty           -0.130    11.948    
    SLICE_X57Y288        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    11.882    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_x_dest_reg[1]
  -------------------------------------------------------------------
                         required time                         11.882    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_y_dest_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.081ns (2.234%)  route 3.545ns (97.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.899ns = ( 11.899 - 10.000 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.666ns, distribution 1.281ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.600ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.947     2.155    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y285        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y285        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.236 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6606, routed)        3.545     5.781    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X57Y288        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_y_dest_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.731    11.899    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X57Y288        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_y_dest_reg[2]/C
                         clock pessimism              0.179    12.078    
                         clock uncertainty           -0.130    11.948    
    SLICE_X57Y288        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.882    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_out_y_dest_reg[2]
  -------------------------------------------------------------------
                         required time                         11.882    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.103ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[16][2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.081ns (2.236%)  route 3.542ns (97.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 11.898 - 10.000 ) 
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.947ns (routing 0.666ns, distribution 1.281ns)
  Clock Net Delay (Destination): 1.730ns (routing 0.600ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.947     2.155    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y285        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y285        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.236 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6606, routed)        3.542     5.778    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X57Y288        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[16][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.730    11.898    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X57Y288        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[16][2]/C
                         clock pessimism              0.179    12.077    
                         clock uncertainty           -0.130    11.947    
    SLICE_X57Y288        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.881    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/PM_WRAPPER/Inst_elastic_buffer/PM_data_img_height_reg[16][2]
  -------------------------------------------------------------------
                         required time                         11.881    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  6.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_img_height_reg[7][3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.848%)  route 0.124ns (75.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.068ns (routing 0.363ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.410ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.068     1.207    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y285        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y285        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.248 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6606, routed)        0.124     1.372    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X55Y285        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_img_height_reg[7][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.214     1.386    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X55Y285        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_img_height_reg[7][3]/C
                         clock pessimism             -0.123     1.263    
    SLICE_X55Y285        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.243    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_img_height_reg[7][3]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[7][6]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.848%)  route 0.124ns (75.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.068ns (routing 0.363ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.410ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.068     1.207    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y285        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y285        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.248 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6606, routed)        0.124     1.372    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X55Y285        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[7][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.214     1.386    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X55Y285        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[7][6]/C
                         clock pessimism             -0.123     1.263    
    SLICE_X55Y285        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.243    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[7][6]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[8][6]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.848%)  route 0.124ns (75.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.068ns (routing 0.363ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.410ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.068     1.207    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y285        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y285        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.248 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6606, routed)        0.124     1.372    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X55Y285        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[8][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.214     1.386    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X55Y285        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[8][6]/C
                         clock pessimism             -0.123     1.263    
    SLICE_X55Y285        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.243    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[8][6]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig_reg[8][3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.848%)  route 0.124ns (75.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.068ns (routing 0.363ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.410ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.068     1.207    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y285        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y285        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.248 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6606, routed)        0.124     1.372    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X55Y285        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig_reg[8][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.214     1.386    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X55Y285        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig_reg[8][3]/C
                         clock pessimism             -0.123     1.263    
    SLICE_X55Y285        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.243    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_y_orig_reg[8][3]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[10][6]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.041ns (23.837%)  route 0.131ns (76.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.068ns (routing 0.363ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.410ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.068     1.207    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y285        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y285        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.248 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6606, routed)        0.131     1.379    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X54Y285        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[10][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.218     1.390    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X54Y285        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[10][6]/C
                         clock pessimism             -0.123     1.267    
    SLICE_X54Y285        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.247    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[10][6]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[14][6]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.041ns (23.837%)  route 0.131ns (76.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.390ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.068ns (routing 0.363ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.410ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.068     1.207    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y285        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y285        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.248 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6606, routed)        0.131     1.379    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X54Y285        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[14][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.218     1.390    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X54Y285        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[14][6]/C
                         clock pessimism             -0.123     1.267    
    SLICE_X54Y285        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.247    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[14][6]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[11][6]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.041ns (23.977%)  route 0.130ns (76.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.389ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.068ns (routing 0.363ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.410ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.068     1.207    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y285        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y285        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.248 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6606, routed)        0.130     1.378    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X54Y285        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[11][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.217     1.389    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X54Y285        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[11][6]/C
                         clock pessimism             -0.123     1.266    
    SLICE_X54Y285        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.246    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[11][6]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[12][6]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.041ns (23.977%)  route 0.130ns (76.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.389ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.068ns (routing 0.363ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.410ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.068     1.207    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y285        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y285        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.248 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6606, routed)        0.130     1.378    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X54Y285        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[12][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.217     1.389    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X54Y285        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[12][6]/C
                         clock pessimism             -0.123     1.266    
    SLICE_X54Y285        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.246    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[12][6]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[13][6]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.848%)  route 0.124ns (75.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.068ns (routing 0.363ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.410ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.068     1.207    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y285        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y285        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.248 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6606, routed)        0.124     1.372    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X55Y285        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[13][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.210     1.382    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X55Y285        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[13][6]/C
                         clock pessimism             -0.123     1.259    
    SLICE_X55Y285        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.239    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_n_frames_reg[13][6]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_out_frame_reg[6]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.848%)  route 0.124ns (75.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.068ns (routing 0.363ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.410ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.068     1.207    design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y285        FDRE                                         r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y285        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.248 r  design_1_i/zcu104_6/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[0]/Q
                         net (fo=6606, routed)        0.124     1.372    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/mem_state2
    SLICE_X55Y285        FDCE                                         f  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_out_frame_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=79746, routed)       1.210     1.382    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/clk
    SLICE_X55Y285        FDCE                                         r  design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_out_frame_reg[6]/C
                         clock pessimism             -0.123     1.259    
    SLICE_X55Y285        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     1.239    design_1_i/zcu104_6/inst/router_wrapper/wrp_router/N_WRAPPER/Inst_elastic_buffer/N_data_out_frame_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.133    





