/*
 * Cache operations for the cache instruction.
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * (C) Copyright 1996, 97, 99, 2002, 03 Ralf Baechle
 * (C) Copyright 1999 Silicon Graphics, Inc.
 */
#ifndef	__ASM_CACHEOPS_H
#define	__ASM_CACHEOPS_H

/*
 * Cache Operations available on all MIPS processors with R4000-style caches
 */
#define Index_Invalidate_I		0x00
#define Index_Writeback_Inv_D		0x01
#define Index_Load_Tag_I		0x04
#define Index_Load_Tag_D		0x05
#define Index_Store_Tag_I		0x08
#define Index_Store_Tag_D		0x09
#define Hit_Invalidate_I		0x10
#define Hit_Invalidate_D		0x11
#define Hit_Invalidate_SD		0x13
#define Hit_Writeback_Inv_D		0x15
#define Hit_Writeback_Inv_SD		0x17

/*
 * R4000SC and R4400SC-specific cacheops
 */
#define Index_Writeback_Inv_SD		0x03
#define Index_Store_Tag_SD		0x0B

#endif	/* __ASM_CACHEOPS_H */
