============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 01 2025  12:28:51 am
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (10 ps) Setup Check with Pin DATA_PATH_SF_9_s_reg[31]/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_SF_8_s_reg[20]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_SF_9_s_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     590            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     690          100     
                                              
             Setup:-      17                  
       Uncertainty:-      50                  
     Required Time:=     623                  
      Launch Clock:-     100                  
         Data Path:-     513                  
             Slack:=      10                  

#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  DATA_PATH_SF_8_s_reg[20]/CK -       -     R     (arrival)    393    -     0     0     100    (-,-) 
  DATA_PATH_SF_8_s_reg[20]/Q  -       CK->Q F     DFFRHQX1       3  7.0    39    58     158    (-,-) 
  g8928/Y                     -       A->Y  F     BUFX2          4  8.4    27    32     191    (-,-) 
  g8778__2346/Y               -       A->Y  R     XNOR2X1        1  3.4    22    42     232    (-,-) 
  g8671__5477/Y               -       A->Y  F     NAND4X1        1  3.9    85    61     293    (-,-) 
  g8249__5115/Y               -       A->Y  R     NOR4X2         1  4.0    65    52     346    (-,-) 
  g8115__8246/Y               -       A->Y  F     NAND2X2        4 10.3    64    46     392    (-,-) 
  g8113__1705/Y               -       B0->Y R     OAI2BB1X1      1  3.4    34    29     420    (-,-) 
  g8111__1617/Y               -       B0->Y R     AO21X4        33 69.8   106    76     497    (-,-) 
  g8109/Y                     -       A->Y  F     CLKINVX4      32 66.4   114    74     571    (-,-) 
  g8068__2346/Y               -       S0->Y R     MX2X1          1  3.3    22    42     613    (-,-) 
  DATA_PATH_SF_9_s_reg[31]/D  <<<     -     R     DFFRHQX4       1    -     -     0     613    (-,-) 
#----------------------------------------------------------------------------------------------------

