# -------------------------------------------------------------------------- #
#
# Copyright (C) 2025  Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Altera and sold by Altera or its authorized distributors.  Please
# refer to the Altera Software License Subscription Agreements 
# on the Quartus Prime software download page.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
# Date created = 20:52:15  October 25, 2025
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		FPGC_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone 10 LP"
set_global_assignment -name DEVICE 10CL120YF484I7G
set_global_assignment -name TOP_LEVEL_ENTITY FPGC
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 24.1STD.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:52:15  OCTOBER 25, 2025"
set_global_assignment -name LAST_QUARTUS_VERSION "25.1std.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan

set_location_assignment PIN_AA12 -to sys_clk_50
set_location_assignment PIN_B12 -to sys_clk_27
set_location_assignment PIN_F15 -to key1
set_location_assignment PIN_E16 -to key2
set_location_assignment PIN_V15 -to led1
set_location_assignment PIN_U14 -to led2

set_location_assignment PIN_V21 -to SDRAM0_ADDR[0]
set_location_assignment PIN_V22 -to SDRAM0_ADDR[1]
set_location_assignment PIN_U21 -to SDRAM0_ADDR[2]
set_location_assignment PIN_U22 -to SDRAM0_ADDR[3]
set_location_assignment PIN_M22 -to SDRAM0_ADDR[4]
set_location_assignment PIN_N21 -to SDRAM0_ADDR[5]
set_location_assignment PIN_N22 -to SDRAM0_ADDR[6]
set_location_assignment PIN_P21 -to SDRAM0_ADDR[7]
set_location_assignment PIN_P22 -to SDRAM0_ADDR[8]
set_location_assignment PIN_R21 -to SDRAM0_ADDR[9]
set_location_assignment PIN_W22 -to SDRAM0_ADDR[10]
set_location_assignment PIN_T20 -to SDRAM0_ADDR[11]
set_location_assignment PIN_R20 -to SDRAM0_ADDR[12]
set_location_assignment PIN_Y22 -to SDRAM0_BA[0]
set_location_assignment PIN_W21 -to SDRAM0_BA[1]
set_location_assignment PIN_AA20 -to SDRAM0_CAS_N
set_location_assignment PIN_R22 -to SDRAM0_CKE
set_location_assignment PIN_T16 -to SDRAM0_CLK
set_location_assignment PIN_AA22 -to SDRAM0_CS_N
set_location_assignment PIN_T19 -to SDRAM0_LDQM
set_location_assignment PIN_R19 -to SDRAM0_UDQM
set_location_assignment PIN_AA21 -to SDRAM0_RAS_N
set_location_assignment PIN_AB20 -to SDRAM0_WE_N
set_location_assignment PIN_W19 -to SDRAM0_DQ[0]
set_location_assignment PIN_W20 -to SDRAM0_DQ[1]
set_location_assignment PIN_T15 -to SDRAM0_DQ[2]
set_location_assignment PIN_T17 -to SDRAM0_DQ[3]
set_location_assignment PIN_U20 -to SDRAM0_DQ[4]
set_location_assignment PIN_T18 -to SDRAM0_DQ[5]
set_location_assignment PIN_R16 -to SDRAM0_DQ[6]
set_location_assignment PIN_R17 -to SDRAM0_DQ[7]
set_location_assignment PIN_K19 -to SDRAM0_DQ[8]
set_location_assignment PIN_K18 -to SDRAM0_DQ[9]
set_location_assignment PIN_M19 -to SDRAM0_DQ[10]
set_location_assignment PIN_M20 -to SDRAM0_DQ[11]
set_location_assignment PIN_N19 -to SDRAM0_DQ[12]
set_location_assignment PIN_P20 -to SDRAM0_DQ[13]
set_location_assignment PIN_N20 -to SDRAM0_DQ[14]
set_location_assignment PIN_N18 -to SDRAM0_DQ[15]

set_location_assignment PIN_H22 -to SDRAM1_ADDR[0]
set_location_assignment PIN_H21 -to SDRAM1_ADDR[1]
set_location_assignment PIN_F22 -to SDRAM1_ADDR[2]
set_location_assignment PIN_F21 -to SDRAM1_ADDR[3]
set_location_assignment PIN_E22 -to SDRAM1_ADDR[4]
set_location_assignment PIN_E21 -to SDRAM1_ADDR[5]
set_location_assignment PIN_D22 -to SDRAM1_ADDR[6]
set_location_assignment PIN_D21 -to SDRAM1_ADDR[7]
set_location_assignment PIN_C22 -to SDRAM1_ADDR[8]
set_location_assignment PIN_C21 -to SDRAM1_ADDR[9]
set_location_assignment PIN_J21 -to SDRAM1_ADDR[10]
set_location_assignment PIN_B22 -to SDRAM1_ADDR[11]
set_location_assignment PIN_B21 -to SDRAM1_ADDR[12]
set_location_assignment PIN_K21 -to SDRAM1_BA[0]
set_location_assignment PIN_J22 -to SDRAM1_BA[1]
set_location_assignment PIN_L22 -to SDRAM1_CAS_N
set_location_assignment PIN_A20 -to SDRAM1_CKE
set_location_assignment PIN_B20 -to SDRAM1_CLK
set_location_assignment PIN_K22 -to SDRAM1_CS_N
set_location_assignment PIN_J18 -to SDRAM1_LDQM
set_location_assignment PIN_D20 -to SDRAM1_UDQM
set_location_assignment PIN_L21 -to SDRAM1_RAS_N
set_location_assignment PIN_M21 -to SDRAM1_WE_N
set_location_assignment PIN_G18 -to SDRAM1_DQ[0]
set_location_assignment PIN_F17 -to SDRAM1_DQ[1]
set_location_assignment PIN_F19 -to SDRAM1_DQ[2]
set_location_assignment PIN_F20 -to SDRAM1_DQ[3]
set_location_assignment PIN_H18 -to SDRAM1_DQ[4]
set_location_assignment PIN_H20 -to SDRAM1_DQ[5]
set_location_assignment PIN_H19 -to SDRAM1_DQ[6]
set_location_assignment PIN_J20 -to SDRAM1_DQ[7]
set_location_assignment PIN_D19 -to SDRAM1_DQ[8]
set_location_assignment PIN_C20 -to SDRAM1_DQ[9]
set_location_assignment PIN_C19 -to SDRAM1_DQ[10]
set_location_assignment PIN_D18 -to SDRAM1_DQ[11]
set_location_assignment PIN_D17 -to SDRAM1_DQ[12]
set_location_assignment PIN_C18 -to SDRAM1_DQ[13]
set_location_assignment PIN_C17 -to SDRAM1_DQ[14]
set_location_assignment PIN_B19 -to SDRAM1_DQ[15]

set_location_assignment PIN_Y2 -to HDMI_CLK_P
set_location_assignment PIN_Y1 -to HDMI_CLK_N
set_location_assignment PIN_Y4 -to HDMI_D0_P
set_location_assignment PIN_Y3 -to HDMI_D0_N
set_location_assignment PIN_AB6 -to HDMI_D1_P
set_location_assignment PIN_AB5 -to HDMI_D1_N
set_location_assignment PIN_AA7 -to HDMI_D2_P
set_location_assignment PIN_AB7 -to HDMI_D2_N

set_location_assignment PIN_AA5 -to uart_rx
set_location_assignment PIN_AA6 -to uart_tx

set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to sys_clk_50
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to sys_clk_27

set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to key1
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to key2
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led1
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led2

set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_ADDR[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_ADDR[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_ADDR[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_ADDR[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_ADDR[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_ADDR[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_ADDR[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_ADDR[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_ADDR[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_ADDR[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_ADDR[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_ADDR[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_ADDR[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_ADDR
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_BA[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_BA[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_BA
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_CAS_N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_CKE
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_CS_N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_WE_N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_UDQM
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_RAS_N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_LDQM
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_DQ[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_DQ[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_DQ[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_DQ[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_DQ[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_DQ[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_DQ[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_DQ[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_DQ[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_DQ[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_DQ[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_DQ[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_DQ[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_DQ[13]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_DQ[14]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_DQ[15]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM0_DQ


set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_ADDR[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_ADDR[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_ADDR[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_ADDR[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_ADDR[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_ADDR[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_ADDR[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_ADDR[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_ADDR[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_ADDR[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_ADDR[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_ADDR[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_ADDR[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_ADDR
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_BA[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_BA[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_BA
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_CAS_N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_CKE
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_CS_N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_WE_N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_UDQM
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_RAS_N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_LDQM
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_DQ[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_DQ[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_DQ[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_DQ[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_DQ[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_DQ[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_DQ[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_DQ[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_DQ[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_DQ[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_DQ[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_DQ[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_DQ[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_DQ[13]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_DQ[14]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_DQ[15]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDRAM1_DQ

set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to uart_rx
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to uart_tx

set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_CLK_P
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_CLK_N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_D0_P
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_D0_N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_D1_P
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_D1_N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_D2_P
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HDMI_D2_N

set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"

set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top

set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"




set_global_assignment -name VERILOG_SHOW_LMF_MAPPING_MESSAGES OFF
set_global_assignment -name VERILOG_MACRO "CYCLONE=1"
set_global_assignment -name VERILOG_MACRO "CYCLONE10=<None>"
set_global_assignment -name VERILOG_FILE FPGC.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/Memory/VRAM.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/CPU/MultiCycleAluOps/IDivider.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/CPU/MultiCycleAluOps/FPDivider.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/Memory/SDRAMcontroller.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/Memory/ROM.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/Memory/MemoryUnit.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/Memory/DPRAM.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/IO/UARTtx.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/IO/UARTrx.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/IO/UARTresetDetector.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/IO/SimpleSPI.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/IO/OStimer.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/IO/MicrosCounter.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/GPU/HDMI/TMDSenc.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/GPU/HDMI/RGB8toRGB24.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/GPU/HDMI/RGB2HDMI.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/GPU/TimingGenerator.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/GPU/PixelEngine.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/GPU/FSX.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/GPU/BGWrenderer.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/CPU/MultiCycleAluOps/MultuPipelined.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/CPU/MultiCycleAluOps/MultsPipelined.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/CPU/Stack.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/CPU/Regr.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/CPU/Regbank.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/CPU/MultiCycleALU.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/CPU/InterruptController.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/CPU/InstructionDecoder.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/CPU/ControlUnit.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/CPU/CacheControllerSDRAM.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/CPU/BranchJumpUnit.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/CPU/B32P2.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/CPU/ALU.v
set_global_assignment -name VERILOG_FILE ../Verilog/Modules/CPU/AddressDecoder.v
set_global_assignment -name QIP_FILE pll1.qip
set_global_assignment -name QIP_FILE ddr.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top