// Seed: 1460704933
module module_0 (
    output wand  id_0,
    input  tri   id_1,
    output uwire id_2
);
  always disable id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd40,
    parameter id_9 = 32'd29
) (
    output wor id_0,
    output logic id_1,
    input tri0 id_2,
    input tri1 id_3,
    input supply0 _id_4,
    input wire id_5
    , id_7, id_8
);
  parameter id_9 = 1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0
  );
  assign id_8 = 1;
  parameter id_10 = -1'b0;
  wire [1  >>  id_4 : id_9] id_11;
  logic id_12;
  ;
  assign id_7 = id_5;
  wire [-1 : -1] id_13;
  initial begin : LABEL_0
    id_1 = -1;
    id_12 <= 1;
  end
endmodule
