$date
	Fri Apr 04 23:17:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module module_codificador_tb $end
$var wire 7 ! datos_cod [6:0] $end
$var reg 4 " datos_in [3:0] $end
$scope module dut $end
$var wire 4 # datos_in [3:0] $end
$var wire 7 $ datos_cod [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#10
b111 !
b111 $
b1 "
b1 #
#20
b11001 !
b11001 $
b10 "
b10 #
#30
b11110 !
b11110 $
b11 "
b11 #
#40
b101010 !
b101010 $
b100 "
b100 #
#50
b101101 !
b101101 $
b101 "
b101 #
#60
b110011 !
b110011 $
b110 "
b110 #
#70
b110100 !
b110100 $
b111 "
b111 #
#80
b1001011 !
b1001011 $
b1000 "
b1000 #
#90
b1001100 !
b1001100 $
b1001 "
b1001 #
#100
b1010010 !
b1010010 $
b1010 "
b1010 #
#110
b1010101 !
b1010101 $
b1011 "
b1011 #
#120
b1100001 !
b1100001 $
b1100 "
b1100 #
#130
b1100110 !
b1100110 $
b1101 "
b1101 #
#140
b1111000 !
b1111000 $
b1110 "
b1110 #
#150
b1111111 !
b1111111 $
b1111 "
b1111 #
#170
