
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//flex_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401730 <.init>:
  401730:	stp	x29, x30, [sp, #-16]!
  401734:	mov	x29, sp
  401738:	bl	401c50 <ferror@plt+0x60>
  40173c:	ldp	x29, x30, [sp], #16
  401740:	ret

Disassembly of section .plt:

0000000000401750 <memcpy@plt-0x20>:
  401750:	stp	x16, x30, [sp, #-16]!
  401754:	adrp	x16, 453000 <ferror@plt+0x51410>
  401758:	ldr	x17, [x16, #4088]
  40175c:	add	x16, x16, #0xff8
  401760:	br	x17
  401764:	nop
  401768:	nop
  40176c:	nop

0000000000401770 <memcpy@plt>:
  401770:	adrp	x16, 454000 <ferror@plt+0x52410>
  401774:	ldr	x17, [x16]
  401778:	add	x16, x16, #0x0
  40177c:	br	x17

0000000000401780 <strtoul@plt>:
  401780:	adrp	x16, 454000 <ferror@plt+0x52410>
  401784:	ldr	x17, [x16, #8]
  401788:	add	x16, x16, #0x8
  40178c:	br	x17

0000000000401790 <strlen@plt>:
  401790:	adrp	x16, 454000 <ferror@plt+0x52410>
  401794:	ldr	x17, [x16, #16]
  401798:	add	x16, x16, #0x10
  40179c:	br	x17

00000000004017a0 <fputs@plt>:
  4017a0:	adrp	x16, 454000 <ferror@plt+0x52410>
  4017a4:	ldr	x17, [x16, #24]
  4017a8:	add	x16, x16, #0x18
  4017ac:	br	x17

00000000004017b0 <exit@plt>:
  4017b0:	adrp	x16, 454000 <ferror@plt+0x52410>
  4017b4:	ldr	x17, [x16, #32]
  4017b8:	add	x16, x16, #0x20
  4017bc:	br	x17

00000000004017c0 <_setjmp@plt>:
  4017c0:	adrp	x16, 454000 <ferror@plt+0x52410>
  4017c4:	ldr	x17, [x16, #40]
  4017c8:	add	x16, x16, #0x28
  4017cc:	br	x17

00000000004017d0 <fgetpos@plt>:
  4017d0:	adrp	x16, 454000 <ferror@plt+0x52410>
  4017d4:	ldr	x17, [x16, #48]
  4017d8:	add	x16, x16, #0x30
  4017dc:	br	x17

00000000004017e0 <dup@plt>:
  4017e0:	adrp	x16, 454000 <ferror@plt+0x52410>
  4017e4:	ldr	x17, [x16, #56]
  4017e8:	add	x16, x16, #0x38
  4017ec:	br	x17

00000000004017f0 <reallocarray@plt>:
  4017f0:	adrp	x16, 454000 <ferror@plt+0x52410>
  4017f4:	ldr	x17, [x16, #64]
  4017f8:	add	x16, x16, #0x40
  4017fc:	br	x17

0000000000401800 <putc@plt>:
  401800:	adrp	x16, 454000 <ferror@plt+0x52410>
  401804:	ldr	x17, [x16, #72]
  401808:	add	x16, x16, #0x48
  40180c:	br	x17

0000000000401810 <pipe@plt>:
  401810:	adrp	x16, 454000 <ferror@plt+0x52410>
  401814:	ldr	x17, [x16, #80]
  401818:	add	x16, x16, #0x50
  40181c:	br	x17

0000000000401820 <fputc@plt>:
  401820:	adrp	x16, 454000 <ferror@plt+0x52410>
  401824:	ldr	x17, [x16, #88]
  401828:	add	x16, x16, #0x58
  40182c:	br	x17

0000000000401830 <qsort@plt>:
  401830:	adrp	x16, 454000 <ferror@plt+0x52410>
  401834:	ldr	x17, [x16, #96]
  401838:	add	x16, x16, #0x60
  40183c:	br	x17

0000000000401840 <fork@plt>:
  401840:	adrp	x16, 454000 <ferror@plt+0x52410>
  401844:	ldr	x17, [x16, #104]
  401848:	add	x16, x16, #0x68
  40184c:	br	x17

0000000000401850 <__ctype_tolower_loc@plt>:
  401850:	adrp	x16, 454000 <ferror@plt+0x52410>
  401854:	ldr	x17, [x16, #112]
  401858:	add	x16, x16, #0x70
  40185c:	br	x17

0000000000401860 <snprintf@plt>:
  401860:	adrp	x16, 454000 <ferror@plt+0x52410>
  401864:	ldr	x17, [x16, #120]
  401868:	add	x16, x16, #0x78
  40186c:	br	x17

0000000000401870 <log10@plt>:
  401870:	adrp	x16, 454000 <ferror@plt+0x52410>
  401874:	ldr	x17, [x16, #128]
  401878:	add	x16, x16, #0x80
  40187c:	br	x17

0000000000401880 <fileno@plt>:
  401880:	adrp	x16, 454000 <ferror@plt+0x52410>
  401884:	ldr	x17, [x16, #136]
  401888:	add	x16, x16, #0x88
  40188c:	br	x17

0000000000401890 <fclose@plt>:
  401890:	adrp	x16, 454000 <ferror@plt+0x52410>
  401894:	ldr	x17, [x16, #144]
  401898:	add	x16, x16, #0x90
  40189c:	br	x17

00000000004018a0 <fopen@plt>:
  4018a0:	adrp	x16, 454000 <ferror@plt+0x52410>
  4018a4:	ldr	x17, [x16, #152]
  4018a8:	add	x16, x16, #0x98
  4018ac:	br	x17

00000000004018b0 <malloc@plt>:
  4018b0:	adrp	x16, 454000 <ferror@plt+0x52410>
  4018b4:	ldr	x17, [x16, #160]
  4018b8:	add	x16, x16, #0xa0
  4018bc:	br	x17

00000000004018c0 <strncmp@plt>:
  4018c0:	adrp	x16, 454000 <ferror@plt+0x52410>
  4018c4:	ldr	x17, [x16, #168]
  4018c8:	add	x16, x16, #0xa8
  4018cc:	br	x17

00000000004018d0 <bindtextdomain@plt>:
  4018d0:	adrp	x16, 454000 <ferror@plt+0x52410>
  4018d4:	ldr	x17, [x16, #176]
  4018d8:	add	x16, x16, #0xb0
  4018dc:	br	x17

00000000004018e0 <__libc_start_main@plt>:
  4018e0:	adrp	x16, 454000 <ferror@plt+0x52410>
  4018e4:	ldr	x17, [x16, #184]
  4018e8:	add	x16, x16, #0xb8
  4018ec:	br	x17

00000000004018f0 <fgetc@plt>:
  4018f0:	adrp	x16, 454000 <ferror@plt+0x52410>
  4018f4:	ldr	x17, [x16, #192]
  4018f8:	add	x16, x16, #0xc0
  4018fc:	br	x17

0000000000401900 <memset@plt>:
  401900:	adrp	x16, 454000 <ferror@plt+0x52410>
  401904:	ldr	x17, [x16, #200]
  401908:	add	x16, x16, #0xc8
  40190c:	br	x17

0000000000401910 <fdopen@plt>:
  401910:	adrp	x16, 454000 <ferror@plt+0x52410>
  401914:	ldr	x17, [x16, #208]
  401918:	add	x16, x16, #0xd0
  40191c:	br	x17

0000000000401920 <calloc@plt>:
  401920:	adrp	x16, 454000 <ferror@plt+0x52410>
  401924:	ldr	x17, [x16, #216]
  401928:	add	x16, x16, #0xd8
  40192c:	br	x17

0000000000401930 <__xpg_basename@plt>:
  401930:	adrp	x16, 454000 <ferror@plt+0x52410>
  401934:	ldr	x17, [x16, #224]
  401938:	add	x16, x16, #0xe0
  40193c:	br	x17

0000000000401940 <strcasecmp@plt>:
  401940:	adrp	x16, 454000 <ferror@plt+0x52410>
  401944:	ldr	x17, [x16, #232]
  401948:	add	x16, x16, #0xe8
  40194c:	br	x17

0000000000401950 <realloc@plt>:
  401950:	adrp	x16, 454000 <ferror@plt+0x52410>
  401954:	ldr	x17, [x16, #240]
  401958:	add	x16, x16, #0xf0
  40195c:	br	x17

0000000000401960 <__ctype_toupper_loc@plt>:
  401960:	adrp	x16, 454000 <ferror@plt+0x52410>
  401964:	ldr	x17, [x16, #248]
  401968:	add	x16, x16, #0xf8
  40196c:	br	x17

0000000000401970 <getc@plt>:
  401970:	adrp	x16, 454000 <ferror@plt+0x52410>
  401974:	ldr	x17, [x16, #256]
  401978:	add	x16, x16, #0x100
  40197c:	br	x17

0000000000401980 <strdup@plt>:
  401980:	adrp	x16, 454000 <ferror@plt+0x52410>
  401984:	ldr	x17, [x16, #264]
  401988:	add	x16, x16, #0x108
  40198c:	br	x17

0000000000401990 <close@plt>:
  401990:	adrp	x16, 454000 <ferror@plt+0x52410>
  401994:	ldr	x17, [x16, #272]
  401998:	add	x16, x16, #0x110
  40199c:	br	x17

00000000004019a0 <__gmon_start__@plt>:
  4019a0:	adrp	x16, 454000 <ferror@plt+0x52410>
  4019a4:	ldr	x17, [x16, #280]
  4019a8:	add	x16, x16, #0x118
  4019ac:	br	x17

00000000004019b0 <fseek@plt>:
  4019b0:	adrp	x16, 454000 <ferror@plt+0x52410>
  4019b4:	ldr	x17, [x16, #288]
  4019b8:	add	x16, x16, #0x120
  4019bc:	br	x17

00000000004019c0 <abort@plt>:
  4019c0:	adrp	x16, 454000 <ferror@plt+0x52410>
  4019c4:	ldr	x17, [x16, #296]
  4019c8:	add	x16, x16, #0x128
  4019cc:	br	x17

00000000004019d0 <textdomain@plt>:
  4019d0:	adrp	x16, 454000 <ferror@plt+0x52410>
  4019d4:	ldr	x17, [x16, #304]
  4019d8:	add	x16, x16, #0x130
  4019dc:	br	x17

00000000004019e0 <execvp@plt>:
  4019e0:	adrp	x16, 454000 <ferror@plt+0x52410>
  4019e4:	ldr	x17, [x16, #312]
  4019e8:	add	x16, x16, #0x138
  4019ec:	br	x17

00000000004019f0 <strcmp@plt>:
  4019f0:	adrp	x16, 454000 <ferror@plt+0x52410>
  4019f4:	ldr	x17, [x16, #320]
  4019f8:	add	x16, x16, #0x140
  4019fc:	br	x17

0000000000401a00 <__ctype_b_loc@plt>:
  401a00:	adrp	x16, 454000 <ferror@plt+0x52410>
  401a04:	ldr	x17, [x16, #328]
  401a08:	add	x16, x16, #0x148
  401a0c:	br	x17

0000000000401a10 <strtol@plt>:
  401a10:	adrp	x16, 454000 <ferror@plt+0x52410>
  401a14:	ldr	x17, [x16, #336]
  401a18:	add	x16, x16, #0x150
  401a1c:	br	x17

0000000000401a20 <fread@plt>:
  401a20:	adrp	x16, 454000 <ferror@plt+0x52410>
  401a24:	ldr	x17, [x16, #344]
  401a28:	add	x16, x16, #0x158
  401a2c:	br	x17

0000000000401a30 <free@plt>:
  401a30:	adrp	x16, 454000 <ferror@plt+0x52410>
  401a34:	ldr	x17, [x16, #352]
  401a38:	add	x16, x16, #0x160
  401a3c:	br	x17

0000000000401a40 <fsetpos@plt>:
  401a40:	adrp	x16, 454000 <ferror@plt+0x52410>
  401a44:	ldr	x17, [x16, #360]
  401a48:	add	x16, x16, #0x168
  401a4c:	br	x17

0000000000401a50 <ungetc@plt>:
  401a50:	adrp	x16, 454000 <ferror@plt+0x52410>
  401a54:	ldr	x17, [x16, #368]
  401a58:	add	x16, x16, #0x170
  401a5c:	br	x17

0000000000401a60 <freopen@plt>:
  401a60:	adrp	x16, 454000 <ferror@plt+0x52410>
  401a64:	ldr	x17, [x16, #376]
  401a68:	add	x16, x16, #0x178
  401a6c:	br	x17

0000000000401a70 <strchr@plt>:
  401a70:	adrp	x16, 454000 <ferror@plt+0x52410>
  401a74:	ldr	x17, [x16, #384]
  401a78:	add	x16, x16, #0x180
  401a7c:	br	x17

0000000000401a80 <fwrite@plt>:
  401a80:	adrp	x16, 454000 <ferror@plt+0x52410>
  401a84:	ldr	x17, [x16, #392]
  401a88:	add	x16, x16, #0x188
  401a8c:	br	x17

0000000000401a90 <wait@plt>:
  401a90:	adrp	x16, 454000 <ferror@plt+0x52410>
  401a94:	ldr	x17, [x16, #400]
  401a98:	add	x16, x16, #0x190
  401a9c:	br	x17

0000000000401aa0 <clearerr@plt>:
  401aa0:	adrp	x16, 454000 <ferror@plt+0x52410>
  401aa4:	ldr	x17, [x16, #408]
  401aa8:	add	x16, x16, #0x198
  401aac:	br	x17

0000000000401ab0 <fflush@plt>:
  401ab0:	adrp	x16, 454000 <ferror@plt+0x52410>
  401ab4:	ldr	x17, [x16, #416]
  401ab8:	add	x16, x16, #0x1a0
  401abc:	br	x17

0000000000401ac0 <strcpy@plt>:
  401ac0:	adrp	x16, 454000 <ferror@plt+0x52410>
  401ac4:	ldr	x17, [x16, #424]
  401ac8:	add	x16, x16, #0x1a8
  401acc:	br	x17

0000000000401ad0 <isatty@plt>:
  401ad0:	adrp	x16, 454000 <ferror@plt+0x52410>
  401ad4:	ldr	x17, [x16, #432]
  401ad8:	add	x16, x16, #0x1b0
  401adc:	br	x17

0000000000401ae0 <dcgettext@plt>:
  401ae0:	adrp	x16, 454000 <ferror@plt+0x52410>
  401ae4:	ldr	x17, [x16, #440]
  401ae8:	add	x16, x16, #0x1b8
  401aec:	br	x17

0000000000401af0 <__isoc99_sscanf@plt>:
  401af0:	adrp	x16, 454000 <ferror@plt+0x52410>
  401af4:	ldr	x17, [x16, #448]
  401af8:	add	x16, x16, #0x1c0
  401afc:	br	x17

0000000000401b00 <vsnprintf@plt>:
  401b00:	adrp	x16, 454000 <ferror@plt+0x52410>
  401b04:	ldr	x17, [x16, #456]
  401b08:	add	x16, x16, #0x1c8
  401b0c:	br	x17

0000000000401b10 <regexec@plt>:
  401b10:	adrp	x16, 454000 <ferror@plt+0x52410>
  401b14:	ldr	x17, [x16, #464]
  401b18:	add	x16, x16, #0x1d0
  401b1c:	br	x17

0000000000401b20 <longjmp@plt>:
  401b20:	adrp	x16, 454000 <ferror@plt+0x52410>
  401b24:	ldr	x17, [x16, #472]
  401b28:	add	x16, x16, #0x1d8
  401b2c:	br	x17

0000000000401b30 <dup2@plt>:
  401b30:	adrp	x16, 454000 <ferror@plt+0x52410>
  401b34:	ldr	x17, [x16, #480]
  401b38:	add	x16, x16, #0x1e0
  401b3c:	br	x17

0000000000401b40 <regcomp@plt>:
  401b40:	adrp	x16, 454000 <ferror@plt+0x52410>
  401b44:	ldr	x17, [x16, #488]
  401b48:	add	x16, x16, #0x1e8
  401b4c:	br	x17

0000000000401b50 <strncpy@plt>:
  401b50:	adrp	x16, 454000 <ferror@plt+0x52410>
  401b54:	ldr	x17, [x16, #496]
  401b58:	add	x16, x16, #0x1f0
  401b5c:	br	x17

0000000000401b60 <printf@plt>:
  401b60:	adrp	x16, 454000 <ferror@plt+0x52410>
  401b64:	ldr	x17, [x16, #504]
  401b68:	add	x16, x16, #0x1f8
  401b6c:	br	x17

0000000000401b70 <__errno_location@plt>:
  401b70:	adrp	x16, 454000 <ferror@plt+0x52410>
  401b74:	ldr	x17, [x16, #512]
  401b78:	add	x16, x16, #0x200
  401b7c:	br	x17

0000000000401b80 <regerror@plt>:
  401b80:	adrp	x16, 454000 <ferror@plt+0x52410>
  401b84:	ldr	x17, [x16, #520]
  401b88:	add	x16, x16, #0x208
  401b8c:	br	x17

0000000000401b90 <getenv@plt>:
  401b90:	adrp	x16, 454000 <ferror@plt+0x52410>
  401b94:	ldr	x17, [x16, #528]
  401b98:	add	x16, x16, #0x210
  401b9c:	br	x17

0000000000401ba0 <__xstat@plt>:
  401ba0:	adrp	x16, 454000 <ferror@plt+0x52410>
  401ba4:	ldr	x17, [x16, #536]
  401ba8:	add	x16, x16, #0x218
  401bac:	br	x17

0000000000401bb0 <unlink@plt>:
  401bb0:	adrp	x16, 454000 <ferror@plt+0x52410>
  401bb4:	ldr	x17, [x16, #544]
  401bb8:	add	x16, x16, #0x220
  401bbc:	br	x17

0000000000401bc0 <fprintf@plt>:
  401bc0:	adrp	x16, 454000 <ferror@plt+0x52410>
  401bc4:	ldr	x17, [x16, #552]
  401bc8:	add	x16, x16, #0x228
  401bcc:	br	x17

0000000000401bd0 <fgets@plt>:
  401bd0:	adrp	x16, 454000 <ferror@plt+0x52410>
  401bd4:	ldr	x17, [x16, #560]
  401bd8:	add	x16, x16, #0x230
  401bdc:	br	x17

0000000000401be0 <setlocale@plt>:
  401be0:	adrp	x16, 454000 <ferror@plt+0x52410>
  401be4:	ldr	x17, [x16, #568]
  401be8:	add	x16, x16, #0x238
  401bec:	br	x17

0000000000401bf0 <ferror@plt>:
  401bf0:	adrp	x16, 454000 <ferror@plt+0x52410>
  401bf4:	ldr	x17, [x16, #576]
  401bf8:	add	x16, x16, #0x240
  401bfc:	br	x17

Disassembly of section .text:

0000000000401c00 <.text>:
  401c00:	mov	x29, #0x0                   	// #0
  401c04:	mov	x30, #0x0                   	// #0
  401c08:	mov	x5, x0
  401c0c:	ldr	x1, [sp]
  401c10:	add	x2, sp, #0x8
  401c14:	mov	x6, sp
  401c18:	movz	x0, #0x0, lsl #48
  401c1c:	movk	x0, #0x0, lsl #32
  401c20:	movk	x0, #0x40, lsl #16
  401c24:	movk	x0, #0xff88
  401c28:	movz	x3, #0x0, lsl #48
  401c2c:	movk	x3, #0x0, lsl #32
  401c30:	movk	x3, #0x42, lsl #16
  401c34:	movk	x3, #0x1848
  401c38:	movz	x4, #0x0, lsl #48
  401c3c:	movk	x4, #0x0, lsl #32
  401c40:	movk	x4, #0x42, lsl #16
  401c44:	movk	x4, #0x18c8
  401c48:	bl	4018e0 <__libc_start_main@plt>
  401c4c:	bl	4019c0 <abort@plt>
  401c50:	adrp	x0, 453000 <ferror@plt+0x51410>
  401c54:	ldr	x0, [x0, #4064]
  401c58:	cbz	x0, 401c60 <ferror@plt+0x70>
  401c5c:	b	4019a0 <__gmon_start__@plt>
  401c60:	ret
  401c64:	nop
  401c68:	adrp	x0, 45c000 <ferror@plt+0x5a410>
  401c6c:	add	x0, x0, #0xcc0
  401c70:	adrp	x1, 45c000 <ferror@plt+0x5a410>
  401c74:	add	x1, x1, #0xcc0
  401c78:	cmp	x1, x0
  401c7c:	b.eq	401c94 <ferror@plt+0xa4>  // b.none
  401c80:	adrp	x1, 421000 <ferror@plt+0x1f410>
  401c84:	ldr	x1, [x1, #2280]
  401c88:	cbz	x1, 401c94 <ferror@plt+0xa4>
  401c8c:	mov	x16, x1
  401c90:	br	x16
  401c94:	ret
  401c98:	adrp	x0, 45c000 <ferror@plt+0x5a410>
  401c9c:	add	x0, x0, #0xcc0
  401ca0:	adrp	x1, 45c000 <ferror@plt+0x5a410>
  401ca4:	add	x1, x1, #0xcc0
  401ca8:	sub	x1, x1, x0
  401cac:	lsr	x2, x1, #63
  401cb0:	add	x1, x2, x1, asr #3
  401cb4:	cmp	xzr, x1, asr #1
  401cb8:	asr	x1, x1, #1
  401cbc:	b.eq	401cd4 <ferror@plt+0xe4>  // b.none
  401cc0:	adrp	x2, 421000 <ferror@plt+0x1f410>
  401cc4:	ldr	x2, [x2, #2288]
  401cc8:	cbz	x2, 401cd4 <ferror@plt+0xe4>
  401ccc:	mov	x16, x2
  401cd0:	br	x16
  401cd4:	ret
  401cd8:	stp	x29, x30, [sp, #-32]!
  401cdc:	mov	x29, sp
  401ce0:	str	x19, [sp, #16]
  401ce4:	adrp	x19, 45c000 <ferror@plt+0x5a410>
  401ce8:	ldrb	w0, [x19, #3288]
  401cec:	cbnz	w0, 401cfc <ferror@plt+0x10c>
  401cf0:	bl	401c68 <ferror@plt+0x78>
  401cf4:	mov	w0, #0x1                   	// #1
  401cf8:	strb	w0, [x19, #3288]
  401cfc:	ldr	x19, [sp, #16]
  401d00:	ldp	x29, x30, [sp], #32
  401d04:	ret
  401d08:	b	401c98 <ferror@plt+0xa8>
  401d0c:	stp	x29, x30, [sp, #-48]!
  401d10:	stp	x20, x19, [sp, #32]
  401d14:	mov	x19, x0
  401d18:	str	x21, [sp, #16]
  401d1c:	mov	x29, sp
  401d20:	cbz	x0, 401d68 <ferror@plt+0x178>
  401d24:	mov	x20, x1
  401d28:	cbz	x1, 401d68 <ferror@plt+0x178>
  401d2c:	ldr	w8, [x19, #8]
  401d30:	cmp	w8, #0x1
  401d34:	b.lt	401d68 <ferror@plt+0x178>  // b.tstop
  401d38:	mov	x21, xzr
  401d3c:	b	401d4c <ferror@plt+0x15c>
  401d40:	add	x21, x21, #0x1
  401d44:	cmp	x21, w8, sxtw
  401d48:	b.ge	401d68 <ferror@plt+0x178>  // b.tcont
  401d4c:	ldr	x9, [x19]
  401d50:	ldr	x0, [x9, x21, lsl #3]
  401d54:	cbz	x0, 401d40 <ferror@plt+0x150>
  401d58:	mov	x1, x20
  401d5c:	bl	4017a0 <fputs@plt>
  401d60:	ldr	w8, [x19, #8]
  401d64:	b	401d40 <ferror@plt+0x150>
  401d68:	mov	x0, x19
  401d6c:	ldp	x20, x19, [sp, #32]
  401d70:	ldr	x21, [sp, #16]
  401d74:	ldp	x29, x30, [sp], #48
  401d78:	ret
  401d7c:	stp	x29, x30, [sp, #-64]!
  401d80:	stp	x20, x19, [sp, #48]
  401d84:	mov	x19, x0
  401d88:	mov	x0, x1
  401d8c:	str	x23, [sp, #16]
  401d90:	stp	x22, x21, [sp, #32]
  401d94:	mov	x29, sp
  401d98:	mov	x21, x2
  401d9c:	mov	x22, x1
  401da0:	bl	401790 <strlen@plt>
  401da4:	mov	x20, x0
  401da8:	mov	x0, x21
  401dac:	bl	401790 <strlen@plt>
  401db0:	add	x8, x20, x0
  401db4:	add	x23, x8, #0x1
  401db8:	mov	x0, x23
  401dbc:	bl	4018b0 <malloc@plt>
  401dc0:	mov	x20, x0
  401dc4:	cbnz	x0, 401ddc <ferror@plt+0x1ec>
  401dc8:	adrp	x1, 421000 <ferror@plt+0x1f410>
  401dcc:	add	x1, x1, #0x8f8
  401dd0:	mov	w2, #0x5                   	// #5
  401dd4:	bl	401ae0 <dcgettext@plt>
  401dd8:	bl	411180 <ferror@plt+0xf590>
  401ddc:	mov	x0, x20
  401de0:	mov	x1, x23
  401de4:	mov	x2, x22
  401de8:	mov	x3, x21
  401dec:	bl	401860 <snprintf@plt>
  401df0:	mov	x0, x20
  401df4:	bl	401790 <strlen@plt>
  401df8:	add	w2, w0, #0x1
  401dfc:	mov	x0, x19
  401e00:	mov	x1, x20
  401e04:	bl	401fa4 <ferror@plt+0x3b4>
  401e08:	ldr	w8, [x19, #8]
  401e0c:	mov	x0, x20
  401e10:	sub	w8, w8, #0x1
  401e14:	str	w8, [x19, #8]
  401e18:	bl	401a30 <free@plt>
  401e1c:	mov	x0, x19
  401e20:	ldp	x20, x19, [sp, #48]
  401e24:	ldp	x22, x21, [sp, #32]
  401e28:	ldr	x23, [sp, #16]
  401e2c:	ldp	x29, x30, [sp], #64
  401e30:	ret
  401e34:	stp	x29, x30, [sp, #-32]!
  401e38:	stp	x20, x19, [sp, #16]
  401e3c:	mov	x20, x0
  401e40:	mov	x0, x1
  401e44:	mov	x29, sp
  401e48:	mov	x19, x1
  401e4c:	bl	401790 <strlen@plt>
  401e50:	add	w2, w0, #0x1
  401e54:	mov	x0, x20
  401e58:	mov	x1, x19
  401e5c:	bl	401fa4 <ferror@plt+0x3b4>
  401e60:	ldr	w8, [x20, #8]
  401e64:	mov	x0, x20
  401e68:	sub	w8, w8, #0x1
  401e6c:	str	w8, [x20, #8]
  401e70:	ldp	x20, x19, [sp, #16]
  401e74:	ldp	x29, x30, [sp], #32
  401e78:	ret
  401e7c:	stp	x29, x30, [sp, #-64]!
  401e80:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  401e84:	ldr	w8, [x8, #3092]
  401e88:	stp	x20, x19, [sp, #48]
  401e8c:	mov	x19, x0
  401e90:	str	x23, [sp, #16]
  401e94:	stp	x22, x21, [sp, #32]
  401e98:	mov	x29, sp
  401e9c:	cbnz	w8, 401f7c <ferror@plt+0x38c>
  401ea0:	mov	x0, x1
  401ea4:	mov	w22, w2
  401ea8:	mov	x20, x1
  401eac:	bl	401790 <strlen@plt>
  401eb0:	cmp	w22, #0x0
  401eb4:	cneg	w8, w22, mi  // mi = first
  401eb8:	scvtf	d0, w8
  401ebc:	mov	x21, x0
  401ec0:	bl	401870 <log10@plt>
  401ec4:	frintp	d0, d0
  401ec8:	fmov	d1, #1.000000000000000000e+00
  401ecc:	fadd	d0, d0, d1
  401ed0:	fcvtzu	x8, d0
  401ed4:	add	x8, x8, x21, lsl #1
  401ed8:	add	x23, x8, #0xa
  401edc:	mov	x0, x23
  401ee0:	bl	4018b0 <malloc@plt>
  401ee4:	mov	x21, x0
  401ee8:	cbnz	x0, 401f00 <ferror@plt+0x310>
  401eec:	adrp	x1, 421000 <ferror@plt+0x1f410>
  401ef0:	add	x1, x1, #0x924
  401ef4:	mov	w2, #0x5                   	// #5
  401ef8:	bl	401ae0 <dcgettext@plt>
  401efc:	bl	411180 <ferror@plt+0xf590>
  401f00:	adrp	x2, 421000 <ferror@plt+0x1f410>
  401f04:	add	x2, x2, #0x953
  401f08:	mov	x0, x21
  401f0c:	mov	x1, x23
  401f10:	mov	w3, w22
  401f14:	bl	401860 <snprintf@plt>
  401f18:	add	x8, x21, w0, sxtw
  401f1c:	mov	w9, #0x5c                  	// #92
  401f20:	b	401f34 <ferror@plt+0x344>
  401f24:	strb	w9, [x8], #1
  401f28:	ldrb	w10, [x20]
  401f2c:	add	x20, x20, #0x1
  401f30:	strb	w10, [x8], #1
  401f34:	ldrb	w10, [x20]
  401f38:	cmp	w10, #0x5c
  401f3c:	b.eq	401f24 <ferror@plt+0x334>  // b.none
  401f40:	cbnz	w10, 401f2c <ferror@plt+0x33c>
  401f44:	mov	w9, #0xa22                 	// #2594
  401f48:	mov	x0, x21
  401f4c:	strh	w9, [x8]
  401f50:	strb	wzr, [x8, #2]
  401f54:	bl	401790 <strlen@plt>
  401f58:	add	w2, w0, #0x1
  401f5c:	mov	x0, x19
  401f60:	mov	x1, x21
  401f64:	bl	401fa4 <ferror@plt+0x3b4>
  401f68:	ldr	w8, [x19, #8]
  401f6c:	mov	x0, x21
  401f70:	sub	w8, w8, #0x1
  401f74:	str	w8, [x19, #8]
  401f78:	bl	401a30 <free@plt>
  401f7c:	mov	x0, x19
  401f80:	ldp	x20, x19, [sp, #48]
  401f84:	ldp	x22, x21, [sp, #32]
  401f88:	ldr	x23, [sp, #16]
  401f8c:	ldp	x29, x30, [sp], #64
  401f90:	ret
  401f94:	ldr	x8, [x1]
  401f98:	ldr	w2, [x1, #8]
  401f9c:	mov	x1, x8
  401fa0:	b	401fa4 <ferror@plt+0x3b4>
  401fa4:	stp	x29, x30, [sp, #-48]!
  401fa8:	stp	x20, x19, [sp, #32]
  401fac:	mov	x19, x0
  401fb0:	stp	x22, x21, [sp, #16]
  401fb4:	mov	x29, sp
  401fb8:	cbz	x1, 402064 <ferror@plt+0x474>
  401fbc:	mov	w20, w2
  401fc0:	cbz	w2, 402064 <ferror@plt+0x474>
  401fc4:	ldr	w8, [x19, #8]
  401fc8:	ldr	w9, [x19, #24]
  401fcc:	mov	x21, x1
  401fd0:	add	w22, w8, w20
  401fd4:	cmp	w22, w9
  401fd8:	b.le	40201c <ferror@plt+0x42c>
  401fdc:	ldr	x2, [x19, #16]
  401fe0:	cmp	x2, #0x1ff
  401fe4:	b.hi	402008 <ferror@plt+0x418>  // b.pmore
  401fe8:	mul	w8, w2, w22
  401fec:	and	x8, x8, #0x1ff
  401ff0:	cbz	x8, 402008 <ferror@plt+0x418>
  401ff4:	mov	w9, #0x200                 	// #512
  401ff8:	sub	w8, w9, w8
  401ffc:	and	w9, w2, #0xffff
  402000:	udiv	w8, w8, w9
  402004:	add	w22, w22, w8
  402008:	ldr	x0, [x19]
  40200c:	cbz	x0, 402024 <ferror@plt+0x434>
  402010:	mov	w1, w22
  402014:	bl	411118 <ferror@plt+0xf528>
  402018:	b	402030 <ferror@plt+0x440>
  40201c:	ldr	x0, [x19]
  402020:	b	40203c <ferror@plt+0x44c>
  402024:	mov	w0, w22
  402028:	mov	x1, x2
  40202c:	bl	411148 <ferror@plt+0xf558>
  402030:	ldr	w8, [x19, #8]
  402034:	str	x0, [x19]
  402038:	str	w22, [x19, #24]
  40203c:	ldr	x9, [x19, #16]
  402040:	sxtw	x8, w8
  402044:	sxtw	x10, w20
  402048:	mov	x1, x21
  40204c:	madd	x0, x9, x8, x0
  402050:	mul	x2, x9, x10
  402054:	bl	401770 <memcpy@plt>
  402058:	ldr	w8, [x19, #8]
  40205c:	add	w8, w8, w20
  402060:	str	w8, [x19, #8]
  402064:	mov	x0, x19
  402068:	ldp	x20, x19, [sp, #32]
  40206c:	ldp	x22, x21, [sp, #16]
  402070:	ldp	x29, x30, [sp], #48
  402074:	ret
  402078:	stp	x29, x30, [sp, #-16]!
  40207c:	add	w2, w2, #0x1
  402080:	mov	x29, sp
  402084:	bl	401fa4 <ferror@plt+0x3b4>
  402088:	ldr	w8, [x0, #8]
  40208c:	sub	w8, w8, #0x1
  402090:	str	w8, [x0, #8]
  402094:	ldp	x29, x30, [sp], #16
  402098:	ret
  40209c:	stp	x29, x30, [sp, #-48]!
  4020a0:	stp	x22, x21, [sp, #16]
  4020a4:	stp	x20, x19, [sp, #32]
  4020a8:	ldrsw	x8, [x0, #8]
  4020ac:	ldr	w9, [x0, #24]
  4020b0:	mov	x20, x2
  4020b4:	mov	x19, x0
  4020b8:	add	x22, x8, #0x9
  4020bc:	cmp	w22, w9
  4020c0:	mov	x21, x1
  4020c4:	mov	x29, sp
  4020c8:	b.le	40210c <ferror@plt+0x51c>
  4020cc:	ldr	x2, [x19, #16]
  4020d0:	cmp	x2, #0x1ff
  4020d4:	b.hi	4020f8 <ferror@plt+0x508>  // b.pmore
  4020d8:	mul	w8, w2, w22
  4020dc:	and	x8, x8, #0x1ff
  4020e0:	cbz	x8, 4020f8 <ferror@plt+0x508>
  4020e4:	mov	w9, #0x200                 	// #512
  4020e8:	sub	w8, w9, w8
  4020ec:	and	w9, w2, #0xffff
  4020f0:	udiv	w8, w8, w9
  4020f4:	add	w22, w22, w8
  4020f8:	ldr	x0, [x19]
  4020fc:	cbz	x0, 402114 <ferror@plt+0x524>
  402100:	mov	w1, w22
  402104:	bl	411118 <ferror@plt+0xf528>
  402108:	b	402120 <ferror@plt+0x530>
  40210c:	ldr	x0, [x19]
  402110:	b	40212c <ferror@plt+0x53c>
  402114:	mov	w0, w22
  402118:	mov	x1, x2
  40211c:	bl	411148 <ferror@plt+0xf558>
  402120:	ldr	w8, [x19, #8]
  402124:	str	x0, [x19]
  402128:	str	w22, [x19, #24]
  40212c:	ldr	x9, [x19, #16]
  402130:	sxtw	x8, w8
  402134:	adrp	x1, 421000 <ferror@plt+0x1f410>
  402138:	add	x1, x1, #0x95e
  40213c:	madd	x0, x9, x8, x0
  402140:	add	x2, x9, x9, lsl #3
  402144:	bl	401770 <memcpy@plt>
  402148:	ldrsw	x9, [x19, #8]
  40214c:	ldr	w10, [x19, #24]
  402150:	add	w11, w9, #0x9
  402154:	add	w8, w9, #0x8
  402158:	cmp	w11, w10
  40215c:	str	w8, [x19, #8]
  402160:	b.ge	40216c <ferror@plt+0x57c>  // b.tcont
  402164:	ldr	x0, [x19]
  402168:	b	4021c8 <ferror@plt+0x5d8>
  40216c:	ldr	x2, [x19, #16]
  402170:	add	x22, x9, #0xa
  402174:	cmp	x2, #0x1ff
  402178:	b.hi	40219c <ferror@plt+0x5ac>  // b.pmore
  40217c:	mul	w8, w2, w22
  402180:	and	x8, x8, #0x1ff
  402184:	cbz	x8, 40219c <ferror@plt+0x5ac>
  402188:	mov	w9, #0x200                 	// #512
  40218c:	sub	w8, w9, w8
  402190:	and	w9, w2, #0xffff
  402194:	udiv	w8, w8, w9
  402198:	add	w22, w22, w8
  40219c:	ldr	x0, [x19]
  4021a0:	cbz	x0, 4021b0 <ferror@plt+0x5c0>
  4021a4:	mov	w1, w22
  4021a8:	bl	411118 <ferror@plt+0xf528>
  4021ac:	b	4021bc <ferror@plt+0x5cc>
  4021b0:	mov	w0, w22
  4021b4:	mov	x1, x2
  4021b8:	bl	411148 <ferror@plt+0xf558>
  4021bc:	ldr	w8, [x19, #8]
  4021c0:	str	x0, [x19]
  4021c4:	str	w22, [x19, #24]
  4021c8:	ldr	x9, [x19, #16]
  4021cc:	sxtw	x8, w8
  4021d0:	adrp	x1, 424000 <ferror@plt+0x22410>
  4021d4:	add	x1, x1, #0x387
  4021d8:	madd	x0, x9, x8, x0
  4021dc:	lsl	x2, x9, #1
  4021e0:	bl	401770 <memcpy@plt>
  4021e4:	ldr	w8, [x19, #8]
  4021e8:	mov	x0, x21
  4021ec:	add	w8, w8, #0x1
  4021f0:	str	w8, [x19, #8]
  4021f4:	bl	401790 <strlen@plt>
  4021f8:	add	w2, w0, #0x1
  4021fc:	mov	x0, x19
  402200:	mov	x1, x21
  402204:	bl	401fa4 <ferror@plt+0x3b4>
  402208:	ldrsw	x9, [x19, #8]
  40220c:	ldr	w10, [x19, #24]
  402210:	sub	w8, w9, #0x1
  402214:	cmp	w9, w10
  402218:	str	w8, [x19, #8]
  40221c:	b.ge	402228 <ferror@plt+0x638>  // b.tcont
  402220:	ldr	x0, [x19]
  402224:	b	402284 <ferror@plt+0x694>
  402228:	ldr	x2, [x19, #16]
  40222c:	add	x21, x9, #0x1
  402230:	cmp	x2, #0x1ff
  402234:	b.hi	402258 <ferror@plt+0x668>  // b.pmore
  402238:	mul	w8, w2, w21
  40223c:	and	x8, x8, #0x1ff
  402240:	cbz	x8, 402258 <ferror@plt+0x668>
  402244:	mov	w9, #0x200                 	// #512
  402248:	sub	w8, w9, w8
  40224c:	and	w9, w2, #0xffff
  402250:	udiv	w8, w8, w9
  402254:	add	w21, w21, w8
  402258:	ldr	x0, [x19]
  40225c:	cbz	x0, 40226c <ferror@plt+0x67c>
  402260:	mov	w1, w21
  402264:	bl	411118 <ferror@plt+0xf528>
  402268:	b	402278 <ferror@plt+0x688>
  40226c:	mov	w0, w21
  402270:	mov	x1, x2
  402274:	bl	411148 <ferror@plt+0xf558>
  402278:	ldr	w8, [x19, #8]
  40227c:	str	x0, [x19]
  402280:	str	w21, [x19, #24]
  402284:	ldr	x9, [x19, #16]
  402288:	sxtw	x8, w8
  40228c:	adrp	x1, 424000 <ferror@plt+0x22410>
  402290:	add	x1, x1, #0x387
  402294:	madd	x0, x9, x8, x0
  402298:	lsl	x2, x9, #1
  40229c:	bl	401770 <memcpy@plt>
  4022a0:	ldr	w8, [x19, #8]
  4022a4:	mov	x0, x20
  4022a8:	add	w8, w8, #0x1
  4022ac:	str	w8, [x19, #8]
  4022b0:	bl	401790 <strlen@plt>
  4022b4:	add	w2, w0, #0x1
  4022b8:	mov	x0, x19
  4022bc:	mov	x1, x20
  4022c0:	bl	401fa4 <ferror@plt+0x3b4>
  4022c4:	ldrsw	x9, [x19, #8]
  4022c8:	ldr	w10, [x19, #24]
  4022cc:	sub	w8, w9, #0x1
  4022d0:	cmp	w9, w10
  4022d4:	str	w8, [x19, #8]
  4022d8:	b.ge	4022e4 <ferror@plt+0x6f4>  // b.tcont
  4022dc:	ldr	x0, [x19]
  4022e0:	b	402340 <ferror@plt+0x750>
  4022e4:	ldr	x2, [x19, #16]
  4022e8:	add	x20, x9, #0x1
  4022ec:	cmp	x2, #0x1ff
  4022f0:	b.hi	402314 <ferror@plt+0x724>  // b.pmore
  4022f4:	mul	w8, w2, w20
  4022f8:	and	x8, x8, #0x1ff
  4022fc:	cbz	x8, 402314 <ferror@plt+0x724>
  402300:	mov	w9, #0x200                 	// #512
  402304:	sub	w8, w9, w8
  402308:	and	w9, w2, #0xffff
  40230c:	udiv	w8, w8, w9
  402310:	add	w20, w20, w8
  402314:	ldr	x0, [x19]
  402318:	cbz	x0, 402328 <ferror@plt+0x738>
  40231c:	mov	w1, w20
  402320:	bl	411118 <ferror@plt+0xf528>
  402324:	b	402334 <ferror@plt+0x744>
  402328:	mov	w0, w20
  40232c:	mov	x1, x2
  402330:	bl	411148 <ferror@plt+0xf558>
  402334:	ldr	w8, [x19, #8]
  402338:	str	x0, [x19]
  40233c:	str	w20, [x19, #24]
  402340:	ldr	x9, [x19, #16]
  402344:	sxtw	x8, w8
  402348:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40234c:	add	x1, x1, #0xdf3
  402350:	madd	x0, x9, x8, x0
  402354:	lsl	x2, x9, #1
  402358:	bl	401770 <memcpy@plt>
  40235c:	ldr	w8, [x19, #8]
  402360:	mov	x0, x19
  402364:	add	w8, w8, #0x1
  402368:	str	w8, [x19, #8]
  40236c:	ldp	x20, x19, [sp, #32]
  402370:	ldp	x22, x21, [sp, #16]
  402374:	ldp	x29, x30, [sp], #48
  402378:	ret
  40237c:	stp	x29, x30, [sp, #-64]!
  402380:	adrp	x8, 43c000 <ferror@plt+0x3a410>
  402384:	stp	x20, x19, [sp, #48]
  402388:	mov	x19, x0
  40238c:	add	x8, x8, #0x42b
  402390:	cmp	x2, #0x0
  402394:	mov	x0, x1
  402398:	str	x23, [sp, #16]
  40239c:	stp	x22, x21, [sp, #32]
  4023a0:	mov	x29, sp
  4023a4:	mov	x20, x1
  4023a8:	csel	x21, x8, x2, eq  // eq = none
  4023ac:	bl	401790 <strlen@plt>
  4023b0:	mov	x22, x0
  4023b4:	mov	x0, x21
  4023b8:	bl	401790 <strlen@plt>
  4023bc:	add	x8, x22, x0
  4023c0:	add	x22, x8, #0x27
  4023c4:	mov	x0, x22
  4023c8:	bl	4018b0 <malloc@plt>
  4023cc:	mov	x23, x0
  4023d0:	str	x0, [x29, #24]
  4023d4:	cbnz	x0, 4023ec <ferror@plt+0x7fc>
  4023d8:	adrp	x1, 421000 <ferror@plt+0x1f410>
  4023dc:	add	x1, x1, #0x98d
  4023e0:	mov	w2, #0x5                   	// #5
  4023e4:	bl	401ae0 <dcgettext@plt>
  4023e8:	bl	411180 <ferror@plt+0xf590>
  4023ec:	adrp	x2, 421000 <ferror@plt+0x1f410>
  4023f0:	add	x2, x2, #0x967
  4023f4:	mov	x0, x23
  4023f8:	mov	x1, x22
  4023fc:	mov	x3, x20
  402400:	mov	x4, x21
  402404:	bl	401860 <snprintf@plt>
  402408:	ldrsw	x8, [x19, #8]
  40240c:	ldr	w9, [x19, #24]
  402410:	cmp	w8, w9
  402414:	b.ge	402420 <ferror@plt+0x830>  // b.tcont
  402418:	ldr	x0, [x19]
  40241c:	b	40247c <ferror@plt+0x88c>
  402420:	ldr	x2, [x19, #16]
  402424:	add	x20, x8, #0x1
  402428:	cmp	x2, #0x1ff
  40242c:	b.hi	402450 <ferror@plt+0x860>  // b.pmore
  402430:	mul	w8, w2, w20
  402434:	and	x8, x8, #0x1ff
  402438:	cbz	x8, 402450 <ferror@plt+0x860>
  40243c:	mov	w9, #0x200                 	// #512
  402440:	sub	w8, w9, w8
  402444:	and	w9, w2, #0xffff
  402448:	udiv	w8, w8, w9
  40244c:	add	w20, w20, w8
  402450:	ldr	x0, [x19]
  402454:	cbz	x0, 402464 <ferror@plt+0x874>
  402458:	mov	w1, w20
  40245c:	bl	411118 <ferror@plt+0xf528>
  402460:	b	402470 <ferror@plt+0x880>
  402464:	mov	w0, w20
  402468:	mov	x1, x2
  40246c:	bl	411148 <ferror@plt+0xf558>
  402470:	ldr	w8, [x19, #8]
  402474:	str	x0, [x19]
  402478:	str	w20, [x19, #24]
  40247c:	ldr	x2, [x19, #16]
  402480:	sxtw	x8, w8
  402484:	add	x1, x29, #0x18
  402488:	madd	x0, x2, x8, x0
  40248c:	bl	401770 <memcpy@plt>
  402490:	ldr	w8, [x19, #8]
  402494:	mov	x0, x19
  402498:	ldr	x23, [sp, #16]
  40249c:	add	w8, w8, #0x1
  4024a0:	str	w8, [x19, #8]
  4024a4:	ldp	x20, x19, [sp, #48]
  4024a8:	ldp	x22, x21, [sp, #32]
  4024ac:	ldp	x29, x30, [sp], #64
  4024b0:	ret
  4024b4:	sub	sp, sp, #0x40
  4024b8:	stp	x20, x19, [sp, #48]
  4024bc:	mov	x19, x0
  4024c0:	mov	x0, x1
  4024c4:	stp	x29, x30, [sp, #16]
  4024c8:	stp	x22, x21, [sp, #32]
  4024cc:	add	x29, sp, #0x10
  4024d0:	mov	x20, x1
  4024d4:	bl	401790 <strlen@plt>
  4024d8:	add	x21, x0, #0x1d
  4024dc:	mov	x0, x21
  4024e0:	bl	4018b0 <malloc@plt>
  4024e4:	mov	x22, x0
  4024e8:	str	x0, [sp, #8]
  4024ec:	cbnz	x0, 402504 <ferror@plt+0x914>
  4024f0:	adrp	x1, 421000 <ferror@plt+0x1f410>
  4024f4:	add	x1, x1, #0x9d0
  4024f8:	mov	w2, #0x5                   	// #5
  4024fc:	bl	401ae0 <dcgettext@plt>
  402500:	bl	411180 <ferror@plt+0xf590>
  402504:	adrp	x2, 421000 <ferror@plt+0x1f410>
  402508:	add	x2, x2, #0x9b4
  40250c:	mov	x0, x22
  402510:	mov	x1, x21
  402514:	mov	x3, x20
  402518:	bl	401860 <snprintf@plt>
  40251c:	ldrsw	x8, [x19, #8]
  402520:	ldr	w9, [x19, #24]
  402524:	cmp	w8, w9
  402528:	b.ge	402534 <ferror@plt+0x944>  // b.tcont
  40252c:	ldr	x0, [x19]
  402530:	b	402590 <ferror@plt+0x9a0>
  402534:	ldr	x2, [x19, #16]
  402538:	add	x20, x8, #0x1
  40253c:	cmp	x2, #0x1ff
  402540:	b.hi	402564 <ferror@plt+0x974>  // b.pmore
  402544:	mul	w8, w2, w20
  402548:	and	x8, x8, #0x1ff
  40254c:	cbz	x8, 402564 <ferror@plt+0x974>
  402550:	mov	w9, #0x200                 	// #512
  402554:	sub	w8, w9, w8
  402558:	and	w9, w2, #0xffff
  40255c:	udiv	w8, w8, w9
  402560:	add	w20, w20, w8
  402564:	ldr	x0, [x19]
  402568:	cbz	x0, 402578 <ferror@plt+0x988>
  40256c:	mov	w1, w20
  402570:	bl	411118 <ferror@plt+0xf528>
  402574:	b	402584 <ferror@plt+0x994>
  402578:	mov	w0, w20
  40257c:	mov	x1, x2
  402580:	bl	411148 <ferror@plt+0xf558>
  402584:	ldr	w8, [x19, #8]
  402588:	str	x0, [x19]
  40258c:	str	w20, [x19, #24]
  402590:	ldr	x2, [x19, #16]
  402594:	sxtw	x8, w8
  402598:	add	x1, sp, #0x8
  40259c:	madd	x0, x2, x8, x0
  4025a0:	bl	401770 <memcpy@plt>
  4025a4:	ldr	w8, [x19, #8]
  4025a8:	mov	x0, x19
  4025ac:	add	w8, w8, #0x1
  4025b0:	str	w8, [x19, #8]
  4025b4:	ldp	x20, x19, [sp, #48]
  4025b8:	ldp	x22, x21, [sp, #32]
  4025bc:	ldp	x29, x30, [sp, #16]
  4025c0:	add	sp, sp, #0x40
  4025c4:	ret
  4025c8:	str	xzr, [x0]
  4025cc:	str	wzr, [x0, #8]
  4025d0:	str	x1, [x0, #16]
  4025d4:	str	wzr, [x0, #24]
  4025d8:	ret
  4025dc:	cbz	x0, 402604 <ferror@plt+0xa14>
  4025e0:	stp	x29, x30, [sp, #-32]!
  4025e4:	str	x19, [sp, #16]
  4025e8:	mov	x19, x0
  4025ec:	ldr	x0, [x0]
  4025f0:	mov	x29, sp
  4025f4:	bl	401a30 <free@plt>
  4025f8:	str	xzr, [x19]
  4025fc:	ldr	x19, [sp, #16]
  402600:	ldp	x29, x30, [sp], #32
  402604:	ret
  402608:	stp	x29, x30, [sp, #-64]!
  40260c:	stp	x20, x19, [sp, #48]
  402610:	mov	w20, w0
  402614:	mov	w0, w1
  402618:	stp	x24, x23, [sp, #16]
  40261c:	stp	x22, x21, [sp, #32]
  402620:	mov	x29, sp
  402624:	mov	w19, w1
  402628:	bl	41128c <ferror@plt+0xf69c>
  40262c:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x5330>
  402630:	ldr	x8, [x22, #544]
  402634:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  402638:	ldr	x9, [x9, #2408]
  40263c:	sbfiz	x10, x20, #2, #32
  402640:	ldr	w21, [x8, x10]
  402644:	ldrsw	x9, [x9, x10]
  402648:	cmp	w21, #0x1
  40264c:	b.lt	402678 <ferror@plt+0xa88>  // b.tstop
  402650:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  402654:	ldr	x10, [x10, #3008]
  402658:	mov	x11, x21
  40265c:	add	x10, x10, x9
  402660:	ldrb	w12, [x10]
  402664:	cmp	w12, w19
  402668:	b.eq	4026f8 <ferror@plt+0xb08>  // b.none
  40266c:	subs	x11, x11, #0x1
  402670:	add	x10, x10, #0x1
  402674:	b.ne	402660 <ferror@plt+0xa70>  // b.any
  402678:	adrp	x10, 454000 <ferror@plt+0x52410>
  40267c:	ldr	w10, [x10, #600]
  402680:	sxtw	x20, w20
  402684:	cmp	w10, w19
  402688:	b.ne	40269c <ferror@plt+0xaac>  // b.any
  40268c:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  402690:	ldr	x10, [x10, #568]
  402694:	mov	w11, #0x1                   	// #1
  402698:	strb	w11, [x10, x20]
  40269c:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4026a0:	ldr	w11, [x10, #340]
  4026a4:	add	w23, w9, w21
  4026a8:	cmp	w23, w11
  4026ac:	b.ge	4026bc <ferror@plt+0xacc>  // b.tcont
  4026b0:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  4026b4:	ldr	x0, [x9, #3008]
  4026b8:	b	4026ec <ferror@plt+0xafc>
  4026bc:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4026c0:	ldr	w9, [x8, #3912]
  4026c4:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x3330>
  4026c8:	ldr	x0, [x24, #3008]
  4026cc:	add	w1, w11, #0xfa
  4026d0:	add	w9, w9, #0x1
  4026d4:	mov	w2, #0x1                   	// #1
  4026d8:	str	w1, [x10, #340]
  4026dc:	str	w9, [x8, #3912]
  4026e0:	bl	411118 <ferror@plt+0xf528>
  4026e4:	ldr	x8, [x22, #544]
  4026e8:	str	x0, [x24, #3008]
  4026ec:	add	w9, w21, #0x1
  4026f0:	str	w9, [x8, x20, lsl #2]
  4026f4:	strb	w19, [x0, w23, sxtw]
  4026f8:	ldp	x20, x19, [sp, #48]
  4026fc:	ldp	x22, x21, [sp, #32]
  402700:	ldp	x24, x23, [sp, #16]
  402704:	ldp	x29, x30, [sp], #64
  402708:	ret
  40270c:	stp	x29, x30, [sp, #-96]!
  402710:	str	x27, [sp, #16]
  402714:	stp	x26, x25, [sp, #32]
  402718:	stp	x24, x23, [sp, #48]
  40271c:	stp	x22, x21, [sp, #64]
  402720:	stp	x20, x19, [sp, #80]
  402724:	mov	x29, sp
  402728:	mov	w21, w1
  40272c:	mov	w22, w0
  402730:	bl	402840 <ferror@plt+0xc50>
  402734:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x3330>
  402738:	ldr	w8, [x23, #3000]
  40273c:	mov	w19, w0
  402740:	cmp	w8, #0x1
  402744:	b.lt	402820 <ferror@plt+0xc30>  // b.tstop
  402748:	mov	w20, wzr
  40274c:	sxtw	x22, w22
  402750:	sxtw	x21, w21
  402754:	adrp	x24, 462000 <stdin@@GLIBC_2.17+0x5330>
  402758:	adrp	x25, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40275c:	adrp	x26, 460000 <stdin@@GLIBC_2.17+0x3330>
  402760:	adrp	x27, 460000 <stdin@@GLIBC_2.17+0x3330>
  402764:	b	40278c <ferror@plt+0xb9c>
  402768:	ldr	w9, [x10, x21, lsl #2]
  40276c:	cbz	w9, 402780 <ferror@plt+0xb90>
  402770:	mov	w0, w19
  402774:	mov	w1, w20
  402778:	bl	402608 <ferror@plt+0xa18>
  40277c:	ldr	w8, [x23, #3000]
  402780:	add	w20, w20, #0x1
  402784:	cmp	w20, w8
  402788:	b.ge	402820 <ferror@plt+0xc30>  // b.tcont
  40278c:	ldr	x9, [x24, #544]
  402790:	ldr	w10, [x9, x22, lsl #2]
  402794:	cmp	w10, #0x1
  402798:	b.lt	4027c4 <ferror@plt+0xbd4>  // b.tstop
  40279c:	ldr	x11, [x25, #2408]
  4027a0:	ldr	x12, [x26, #3008]
  4027a4:	ldrsw	x11, [x11, x22, lsl #2]
  4027a8:	add	x11, x12, x11
  4027ac:	ldrb	w12, [x11]
  4027b0:	cmp	w20, w12
  4027b4:	b.eq	4027d4 <ferror@plt+0xbe4>  // b.none
  4027b8:	subs	x10, x10, #0x1
  4027bc:	add	x11, x11, #0x1
  4027c0:	b.ne	4027ac <ferror@plt+0xbbc>  // b.any
  4027c4:	ldr	x10, [x27, #2632]
  4027c8:	ldr	w11, [x10, x22, lsl #2]
  4027cc:	cbnz	w11, 4027e0 <ferror@plt+0xbf0>
  4027d0:	b	402780 <ferror@plt+0xb90>
  4027d4:	ldr	x10, [x27, #2632]
  4027d8:	ldr	w11, [x10, x22, lsl #2]
  4027dc:	cbnz	w11, 402780 <ferror@plt+0xb90>
  4027e0:	ldr	w9, [x9, x21, lsl #2]
  4027e4:	cmp	w9, #0x1
  4027e8:	b.lt	402814 <ferror@plt+0xc24>  // b.tstop
  4027ec:	ldr	x11, [x25, #2408]
  4027f0:	ldr	x12, [x26, #3008]
  4027f4:	ldrsw	x11, [x11, x21, lsl #2]
  4027f8:	add	x11, x12, x11
  4027fc:	ldrb	w12, [x11]
  402800:	cmp	w20, w12
  402804:	b.eq	402768 <ferror@plt+0xb78>  // b.none
  402808:	subs	x9, x9, #0x1
  40280c:	add	x11, x11, #0x1
  402810:	b.ne	4027fc <ferror@plt+0xc0c>  // b.any
  402814:	ldr	w9, [x10, x21, lsl #2]
  402818:	cbnz	w9, 402780 <ferror@plt+0xb90>
  40281c:	b	402770 <ferror@plt+0xb80>
  402820:	mov	w0, w19
  402824:	ldp	x20, x19, [sp, #80]
  402828:	ldp	x22, x21, [sp, #64]
  40282c:	ldp	x24, x23, [sp, #48]
  402830:	ldp	x26, x25, [sp, #32]
  402834:	ldr	x27, [sp, #16]
  402838:	ldp	x29, x30, [sp], #96
  40283c:	ret
  402840:	stp	x29, x30, [sp, #-64]!
  402844:	stp	x20, x19, [sp, #48]
  402848:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x3330>
  40284c:	stp	x24, x23, [sp, #16]
  402850:	adrp	x24, 45e000 <stdin@@GLIBC_2.17+0x1330>
  402854:	ldr	w8, [x19, #3020]
  402858:	ldr	w9, [x24, #2480]
  40285c:	stp	x22, x21, [sp, #32]
  402860:	adrp	x23, 45e000 <stdin@@GLIBC_2.17+0x1330>
  402864:	add	w8, w8, #0x1
  402868:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x5330>
  40286c:	cmp	w8, w9
  402870:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  402874:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x6330>
  402878:	mov	x29, sp
  40287c:	str	w8, [x19, #3020]
  402880:	b.lt	4028f8 <ferror@plt+0xd08>  // b.tstop
  402884:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  402888:	ldr	w10, [x8, #3912]
  40288c:	ldr	x0, [x23, #2408]
  402890:	add	w1, w9, #0x64
  402894:	mov	w2, #0x4                   	// #4
  402898:	add	w9, w10, #0x1
  40289c:	str	w1, [x24, #2480]
  4028a0:	str	w9, [x8, #3912]
  4028a4:	bl	411118 <ferror@plt+0xf528>
  4028a8:	ldr	x8, [x22, #544]
  4028ac:	ldr	w1, [x24, #2480]
  4028b0:	str	x0, [x23, #2408]
  4028b4:	mov	w2, #0x4                   	// #4
  4028b8:	mov	x0, x8
  4028bc:	bl	411118 <ferror@plt+0xf528>
  4028c0:	ldr	x8, [x21, #2632]
  4028c4:	ldr	w1, [x24, #2480]
  4028c8:	str	x0, [x22, #544]
  4028cc:	mov	w2, #0x4                   	// #4
  4028d0:	mov	x0, x8
  4028d4:	bl	411118 <ferror@plt+0xf528>
  4028d8:	ldr	x8, [x20, #568]
  4028dc:	ldr	w1, [x24, #2480]
  4028e0:	str	x0, [x21, #2632]
  4028e4:	mov	w2, #0x1                   	// #1
  4028e8:	mov	x0, x8
  4028ec:	bl	411118 <ferror@plt+0xf528>
  4028f0:	ldr	w8, [x19, #3020]
  4028f4:	str	x0, [x20, #568]
  4028f8:	ldr	x10, [x23, #2408]
  4028fc:	cmp	w8, #0x1
  402900:	b.ne	402914 <ferror@plt+0xd24>  // b.any
  402904:	str	wzr, [x10, #4]
  402908:	ldr	x9, [x22, #544]
  40290c:	mov	w8, #0x1                   	// #1
  402910:	b	402934 <ferror@plt+0xd44>
  402914:	ldr	x9, [x22, #544]
  402918:	sbfiz	x8, x8, #2, #32
  40291c:	sub	x11, x8, #0x4
  402920:	ldr	w12, [x10, x11]
  402924:	ldr	w11, [x9, x11]
  402928:	add	w11, w11, w12
  40292c:	str	w11, [x10, x8]
  402930:	ldrsw	x8, [x19, #3020]
  402934:	str	wzr, [x9, x8, lsl #2]
  402938:	ldr	x8, [x21, #2632]
  40293c:	ldrsw	x9, [x19, #3020]
  402940:	str	wzr, [x8, x9, lsl #2]
  402944:	ldr	x8, [x20, #568]
  402948:	ldrsw	x0, [x19, #3020]
  40294c:	strb	wzr, [x8, x0]
  402950:	ldp	x20, x19, [sp, #48]
  402954:	ldp	x22, x21, [sp, #32]
  402958:	ldp	x24, x23, [sp, #16]
  40295c:	ldp	x29, x30, [sp], #64
  402960:	ret
  402964:	stp	x29, x30, [sp, #-80]!
  402968:	str	x25, [sp, #16]
  40296c:	stp	x24, x23, [sp, #32]
  402970:	stp	x22, x21, [sp, #48]
  402974:	stp	x20, x19, [sp, #64]
  402978:	mov	x29, sp
  40297c:	mov	w20, w1
  402980:	mov	w21, w0
  402984:	bl	402840 <ferror@plt+0xc50>
  402988:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x5330>
  40298c:	ldr	x8, [x22, #544]
  402990:	mov	w19, w0
  402994:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x3330>
  402998:	adrp	x24, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40299c:	ldr	w9, [x8, w21, sxtw #2]
  4029a0:	cmp	w9, #0x1
  4029a4:	b.lt	4029e4 <ferror@plt+0xdf4>  // b.tstop
  4029a8:	sxtw	x8, w21
  4029ac:	mov	w25, wzr
  4029b0:	lsl	x21, x8, #2
  4029b4:	ldr	x8, [x24, #2408]
  4029b8:	ldr	x9, [x23, #3008]
  4029bc:	mov	w0, w19
  4029c0:	ldr	w8, [x8, x21]
  4029c4:	add	w8, w25, w8
  4029c8:	ldrb	w1, [x9, w8, sxtw]
  4029cc:	bl	402608 <ferror@plt+0xa18>
  4029d0:	ldr	x8, [x22, #544]
  4029d4:	add	w25, w25, #0x1
  4029d8:	ldr	w9, [x8, x21]
  4029dc:	cmp	w25, w9
  4029e0:	b.lt	4029b4 <ferror@plt+0xdc4>  // b.tstop
  4029e4:	ldr	w8, [x8, w20, sxtw #2]
  4029e8:	cmp	w8, #0x1
  4029ec:	b.lt	402a2c <ferror@plt+0xe3c>  // b.tstop
  4029f0:	sxtw	x8, w20
  4029f4:	mov	w21, wzr
  4029f8:	lsl	x20, x8, #2
  4029fc:	ldr	x8, [x24, #2408]
  402a00:	ldr	x9, [x23, #3008]
  402a04:	mov	w0, w19
  402a08:	ldr	w8, [x8, x20]
  402a0c:	add	w8, w21, w8
  402a10:	ldrb	w1, [x9, w8, sxtw]
  402a14:	bl	402608 <ferror@plt+0xa18>
  402a18:	ldr	x8, [x22, #544]
  402a1c:	add	w21, w21, #0x1
  402a20:	ldr	w8, [x8, x20]
  402a24:	cmp	w21, w8
  402a28:	b.lt	4029fc <ferror@plt+0xe0c>  // b.tstop
  402a2c:	mov	w0, w19
  402a30:	ldp	x20, x19, [sp, #64]
  402a34:	ldp	x22, x21, [sp, #48]
  402a38:	ldp	x24, x23, [sp, #32]
  402a3c:	ldr	x25, [sp, #16]
  402a40:	ldp	x29, x30, [sp], #80
  402a44:	ret
  402a48:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  402a4c:	ldr	x8, [x8, #2632]
  402a50:	mov	w9, #0x1                   	// #1
  402a54:	str	w9, [x8, w0, sxtw #2]
  402a58:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  402a5c:	ldr	x8, [x8, #568]
  402a60:	sxtw	x9, w0
  402a64:	ldrb	w10, [x8, x9]
  402a68:	eor	w10, w10, #0x1
  402a6c:	strb	w10, [x8, x9]
  402a70:	ret
  402a74:	stp	x29, x30, [sp, #-64]!
  402a78:	stp	x20, x19, [sp, #48]
  402a7c:	mov	x19, x0
  402a80:	mov	x20, x1
  402a84:	mov	w0, #0x5b                  	// #91
  402a88:	mov	x1, x19
  402a8c:	stp	x24, x23, [sp, #16]
  402a90:	stp	x22, x21, [sp, #32]
  402a94:	mov	x29, sp
  402a98:	bl	401800 <putc@plt>
  402a9c:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x3330>
  402aa0:	ldr	w8, [x23, #3000]
  402aa4:	cmp	w8, #0x1
  402aa8:	b.lt	402b4c <ferror@plt+0xf5c>  // b.tstop
  402aac:	adrp	x21, 421000 <ferror@plt+0x1f410>
  402ab0:	mov	w22, wzr
  402ab4:	add	x21, x21, #0x9f9
  402ab8:	b	402ad8 <ferror@plt+0xee8>
  402abc:	mov	w0, #0x20                  	// #32
  402ac0:	mov	x1, x19
  402ac4:	bl	401800 <putc@plt>
  402ac8:	ldr	w8, [x23, #3000]
  402acc:	add	w22, w22, #0x1
  402ad0:	cmp	w22, w8
  402ad4:	b.ge	402b4c <ferror@plt+0xf5c>  // b.tcont
  402ad8:	ldr	w9, [x20, w22, sxtw #2]
  402adc:	cbz	w9, 402acc <ferror@plt+0xedc>
  402ae0:	mov	w0, #0x20                  	// #32
  402ae4:	mov	x1, x19
  402ae8:	sxtw	x24, w22
  402aec:	bl	401800 <putc@plt>
  402af0:	mov	w0, w22
  402af4:	bl	411494 <ferror@plt+0xf8a4>
  402af8:	mov	x1, x19
  402afc:	bl	4017a0 <fputs@plt>
  402b00:	ldrsw	x8, [x23, #3000]
  402b04:	add	x9, x24, #0x1
  402b08:	mov	w10, w22
  402b0c:	cmp	x9, x8
  402b10:	mov	w0, w10
  402b14:	b.ge	402b28 <ferror@plt+0xf38>  // b.tcont
  402b18:	ldr	w11, [x20, x9, lsl #2]
  402b1c:	add	w10, w0, #0x1
  402b20:	add	x9, x9, #0x1
  402b24:	cbnz	w11, 402b0c <ferror@plt+0xf1c>
  402b28:	cmp	w22, w0
  402b2c:	add	w22, w0, #0x1
  402b30:	b.ge	402abc <ferror@plt+0xecc>  // b.tcont
  402b34:	bl	411494 <ferror@plt+0xf8a4>
  402b38:	mov	x2, x0
  402b3c:	mov	x0, x19
  402b40:	mov	x1, x21
  402b44:	bl	401bc0 <fprintf@plt>
  402b48:	b	402abc <ferror@plt+0xecc>
  402b4c:	mov	x1, x19
  402b50:	ldp	x20, x19, [sp, #48]
  402b54:	ldp	x22, x21, [sp, #32]
  402b58:	ldp	x24, x23, [sp, #16]
  402b5c:	mov	w0, #0x5d                  	// #93
  402b60:	ldp	x29, x30, [sp], #64
  402b64:	b	401800 <putc@plt>
  402b68:	stp	x29, x30, [sp, #-64]!
  402b6c:	cmp	w0, w1
  402b70:	stp	x24, x23, [sp, #16]
  402b74:	stp	x22, x21, [sp, #32]
  402b78:	stp	x20, x19, [sp, #48]
  402b7c:	mov	x29, sp
  402b80:	b.le	402b9c <ferror@plt+0xfac>
  402b84:	mov	w0, #0x1                   	// #1
  402b88:	ldp	x20, x19, [sp, #48]
  402b8c:	ldp	x22, x21, [sp, #32]
  402b90:	ldp	x24, x23, [sp, #16]
  402b94:	ldp	x29, x30, [sp], #64
  402b98:	ret
  402b9c:	mov	w19, w1
  402ba0:	mov	w20, w0
  402ba4:	mov	w21, w0
  402ba8:	bl	401a00 <__ctype_b_loc@plt>
  402bac:	ldr	x8, [x0]
  402bb0:	sxtw	x9, w20
  402bb4:	mov	x22, xzr
  402bb8:	sxtw	x23, w19
  402bbc:	sub	x24, x9, #0x1
  402bc0:	add	x20, x8, w20, sxtw #1
  402bc4:	b	402bd8 <ferror@plt+0xfe8>
  402bc8:	add	x22, x22, #0x1
  402bcc:	add	x8, x24, x22
  402bd0:	cmp	x8, x23
  402bd4:	b.ge	402b84 <ferror@plt+0xf94>  // b.tcont
  402bd8:	ldrh	w8, [x20, x22, lsl #1]
  402bdc:	tst	w8, #0x300
  402be0:	b.eq	402bc8 <ferror@plt+0xfd8>  // b.none
  402be4:	add	w0, w21, w22
  402be8:	bl	402c38 <ferror@plt+0x1048>
  402bec:	mov	w8, w0
  402bf0:	cmp	w0, w21
  402bf4:	mov	w0, wzr
  402bf8:	b.lt	402b88 <ferror@plt+0xf98>  // b.tstop
  402bfc:	cmp	w8, w19
  402c00:	b.le	402bc8 <ferror@plt+0xfd8>
  402c04:	b	402b88 <ferror@plt+0xf98>
  402c08:	stp	x29, x30, [sp, #-32]!
  402c0c:	str	x19, [sp, #16]
  402c10:	mov	x29, sp
  402c14:	mov	w19, w0
  402c18:	bl	401a00 <__ctype_b_loc@plt>
  402c1c:	ldr	x8, [x0]
  402c20:	ldrh	w8, [x8, w19, sxtw #1]
  402c24:	ldr	x19, [sp, #16]
  402c28:	tst	w8, #0x300
  402c2c:	cset	w0, ne  // ne = any
  402c30:	ldp	x29, x30, [sp], #32
  402c34:	ret
  402c38:	stp	x29, x30, [sp, #-32]!
  402c3c:	stp	x20, x19, [sp, #16]
  402c40:	mov	x29, sp
  402c44:	mov	w19, w0
  402c48:	bl	401a00 <__ctype_b_loc@plt>
  402c4c:	ldr	x8, [x0]
  402c50:	sxtw	x20, w19
  402c54:	ldrh	w8, [x8, w19, sxtw #1]
  402c58:	tbnz	w8, #8, 402c74 <ferror@plt+0x1084>
  402c5c:	tbz	w8, #9, 402c8c <ferror@plt+0x109c>
  402c60:	add	w8, w19, #0x80
  402c64:	cmp	w8, #0x17f
  402c68:	b.hi	402c8c <ferror@plt+0x109c>  // b.pmore
  402c6c:	bl	401960 <__ctype_toupper_loc@plt>
  402c70:	b	402c84 <ferror@plt+0x1094>
  402c74:	add	w8, w19, #0x80
  402c78:	cmp	w8, #0x17f
  402c7c:	b.hi	402c8c <ferror@plt+0x109c>  // b.pmore
  402c80:	bl	401850 <__ctype_tolower_loc@plt>
  402c84:	ldr	x8, [x0]
  402c88:	ldr	w19, [x8, x20, lsl #2]
  402c8c:	mov	w0, w19
  402c90:	ldp	x20, x19, [sp, #16]
  402c94:	ldp	x29, x30, [sp], #32
  402c98:	ret
  402c9c:	stp	x29, x30, [sp, #-48]!
  402ca0:	stp	x22, x21, [sp, #16]
  402ca4:	stp	x20, x19, [sp, #32]
  402ca8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  402cac:	ldr	w10, [x8, #2744]
  402cb0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  402cb4:	ldr	x8, [x8, #3312]
  402cb8:	mov	w20, w0
  402cbc:	mov	x19, x1
  402cc0:	sxtw	x9, w20
  402cc4:	mov	x29, sp
  402cc8:	cbz	w10, 402cd8 <ferror@plt+0x10e8>
  402ccc:	ldr	x8, [x8, x9, lsl #3]
  402cd0:	cbnz	x8, 402d5c <ferror@plt+0x116c>
  402cd4:	b	402ce4 <ferror@plt+0x10f4>
  402cd8:	lsl	x9, x9, #3
  402cdc:	ldr	w8, [x8, x9]
  402ce0:	cbnz	w8, 402d5c <ferror@plt+0x116c>
  402ce4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  402ce8:	ldr	w9, [x8, #3084]
  402cec:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  402cf0:	ldr	w10, [x10, #576]
  402cf4:	add	w9, w9, #0x1
  402cf8:	str	w9, [x8, #3084]
  402cfc:	cbz	w10, 402d5c <ferror@plt+0x116c>
  402d00:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  402d04:	ldr	x21, [x22, #600]
  402d08:	adrp	x1, 421000 <ferror@plt+0x1f410>
  402d0c:	add	x1, x1, #0x9fd
  402d10:	mov	w2, #0x5                   	// #5
  402d14:	mov	x0, xzr
  402d18:	bl	401ae0 <dcgettext@plt>
  402d1c:	mov	x1, x0
  402d20:	mov	x0, x21
  402d24:	mov	w2, w20
  402d28:	bl	401bc0 <fprintf@plt>
  402d2c:	ldr	x0, [x22, #600]
  402d30:	mov	w1, w20
  402d34:	bl	402d6c <ferror@plt+0x117c>
  402d38:	ldr	x0, [x22, #600]
  402d3c:	mov	x1, x19
  402d40:	bl	402f00 <ferror@plt+0x1310>
  402d44:	ldr	x1, [x22, #600]
  402d48:	ldp	x20, x19, [sp, #32]
  402d4c:	ldp	x22, x21, [sp, #16]
  402d50:	mov	w0, #0xa                   	// #10
  402d54:	ldp	x29, x30, [sp], #48
  402d58:	b	401800 <putc@plt>
  402d5c:	ldp	x20, x19, [sp, #32]
  402d60:	ldp	x22, x21, [sp, #16]
  402d64:	ldp	x29, x30, [sp], #48
  402d68:	ret
  402d6c:	sub	sp, sp, #0x1e0
  402d70:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  402d74:	ldr	x8, [x8, #2392]
  402d78:	stp	x29, x30, [sp, #416]
  402d7c:	stp	x28, x23, [sp, #432]
  402d80:	stp	x22, x21, [sp, #448]
  402d84:	stp	x20, x19, [sp, #464]
  402d88:	ldr	w11, [x8, w1, sxtw #2]
  402d8c:	mov	x19, x0
  402d90:	mov	w20, wzr
  402d94:	add	x29, sp, #0x1a0
  402d98:	cmp	w11, #0x1
  402d9c:	b.lt	402e4c <ferror@plt+0x125c>  // b.tstop
  402da0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  402da4:	ldr	x10, [x8, #3896]
  402da8:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  402dac:	adrp	x12, 461000 <stdin@@GLIBC_2.17+0x4330>
  402db0:	ldr	x8, [x9, #600]
  402db4:	ldr	x9, [x12, #1304]
  402db8:	ldr	x10, [x10, w1, sxtw #3]
  402dbc:	add	x12, sp, #0xc
  402dc0:	add	x11, x11, #0x1
  402dc4:	add	x13, x12, #0x4
  402dc8:	mov	w14, #0x1                   	// #1
  402dcc:	b	402ddc <ferror@plt+0x11ec>
  402dd0:	add	x14, x14, #0x1
  402dd4:	cmp	x14, x11
  402dd8:	b.eq	402e4c <ferror@plt+0x125c>  // b.none
  402ddc:	ldrsw	x15, [x10, x14, lsl #2]
  402de0:	cmp	w20, #0x1
  402de4:	ldrsw	x15, [x9, x15, lsl #2]
  402de8:	ldr	w15, [x8, x15, lsl #2]
  402dec:	b.lt	402e2c <ferror@plt+0x123c>  // b.tstop
  402df0:	add	w18, w20, #0x1
  402df4:	mov	x16, xzr
  402df8:	mov	w17, w20
  402dfc:	sub	x18, x18, #0x1
  402e00:	ldr	w0, [x13, x16, lsl #2]
  402e04:	cmp	w15, w0
  402e08:	b.eq	402dd0 <ferror@plt+0x11e0>  // b.none
  402e0c:	add	x16, x16, #0x1
  402e10:	cmp	x18, x16
  402e14:	b.ne	402e00 <ferror@plt+0x1210>  // b.any
  402e18:	cmp	x16, x17
  402e1c:	cset	w16, cs  // cs = hs, nlast
  402e20:	cmp	w20, #0x63
  402e24:	b.le	402e38 <ferror@plt+0x1248>
  402e28:	b	402dd0 <ferror@plt+0x11e0>
  402e2c:	mov	w16, #0x1                   	// #1
  402e30:	cmp	w20, #0x63
  402e34:	b.gt	402dd0 <ferror@plt+0x11e0>
  402e38:	cbz	w16, 402dd0 <ferror@plt+0x11e0>
  402e3c:	sxtw	x16, w20
  402e40:	add	x20, x16, #0x1
  402e44:	str	w15, [x12, x20, lsl #2]
  402e48:	b	402dd0 <ferror@plt+0x11e0>
  402e4c:	add	x21, sp, #0xc
  402e50:	adrp	x3, 411000 <ferror@plt+0xf410>
  402e54:	add	x0, x21, #0x4
  402e58:	sxtw	x1, w20
  402e5c:	add	x3, x3, #0x27c
  402e60:	mov	w2, #0x4                   	// #4
  402e64:	bl	401830 <qsort@plt>
  402e68:	adrp	x1, 421000 <ferror@plt+0x1f410>
  402e6c:	add	x1, x1, #0xa36
  402e70:	mov	w2, #0x5                   	// #5
  402e74:	mov	x0, xzr
  402e78:	bl	401ae0 <dcgettext@plt>
  402e7c:	mov	x1, x0
  402e80:	mov	x0, x19
  402e84:	bl	401bc0 <fprintf@plt>
  402e88:	cmp	w20, #0x1
  402e8c:	b.lt	402edc <ferror@plt+0x12ec>  // b.tstop
  402e90:	add	w22, w20, #0x1
  402e94:	adrp	x20, 421000 <ferror@plt+0x1f410>
  402e98:	mov	w23, #0x1                   	// #1
  402e9c:	add	x20, x20, #0xa55
  402ea0:	b	402ec0 <ferror@plt+0x12d0>
  402ea4:	ldr	w2, [x21, x23, lsl #2]
  402ea8:	mov	x0, x19
  402eac:	mov	x1, x20
  402eb0:	bl	401bc0 <fprintf@plt>
  402eb4:	add	x23, x23, #0x1
  402eb8:	cmp	x22, x23
  402ebc:	b.eq	402edc <ferror@plt+0x12ec>  // b.none
  402ec0:	and	x8, x23, #0x7
  402ec4:	cmp	x8, #0x1
  402ec8:	b.ne	402ea4 <ferror@plt+0x12b4>  // b.any
  402ecc:	mov	w0, #0xa                   	// #10
  402ed0:	mov	x1, x19
  402ed4:	bl	401800 <putc@plt>
  402ed8:	b	402ea4 <ferror@plt+0x12b4>
  402edc:	mov	w0, #0xa                   	// #10
  402ee0:	mov	x1, x19
  402ee4:	bl	401800 <putc@plt>
  402ee8:	ldp	x20, x19, [sp, #464]
  402eec:	ldp	x22, x21, [sp, #448]
  402ef0:	ldp	x28, x23, [sp, #432]
  402ef4:	ldp	x29, x30, [sp, #416]
  402ef8:	add	sp, sp, #0x1e0
  402efc:	ret
  402f00:	stp	x29, x30, [sp, #-48]!
  402f04:	str	x28, [sp, #16]
  402f08:	stp	x20, x19, [sp, #32]
  402f0c:	mov	x29, sp
  402f10:	sub	sp, sp, #0x400
  402f14:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x3330>
  402f18:	ldr	w8, [x20, #3000]
  402f1c:	mov	x19, x0
  402f20:	cmp	w8, #0x1
  402f24:	b.lt	402fb8 <ferror@plt+0x13c8>  // b.tstop
  402f28:	cmp	w8, #0x1
  402f2c:	b.ne	402f38 <ferror@plt+0x1348>  // b.any
  402f30:	mov	x9, xzr
  402f34:	b	402f88 <ferror@plt+0x1398>
  402f38:	and	x9, x8, #0xfffffffe
  402f3c:	mov	x10, sp
  402f40:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x6330>
  402f44:	add	x10, x10, #0x4
  402f48:	add	x11, x11, #0xa6c
  402f4c:	mov	x12, x9
  402f50:	ldp	w13, w14, [x11, #-4]
  402f54:	add	x11, x11, #0x8
  402f58:	cmp	w13, #0x0
  402f5c:	cneg	w13, w13, mi  // mi = first
  402f60:	cmp	w14, #0x0
  402f64:	cneg	w14, w14, mi  // mi = first
  402f68:	ldr	w13, [x1, w13, uxtw #2]
  402f6c:	ldr	w14, [x1, w14, uxtw #2]
  402f70:	subs	x12, x12, #0x2
  402f74:	stp	w13, w14, [x10, #-4]
  402f78:	add	x10, x10, #0x8
  402f7c:	b.ne	402f50 <ferror@plt+0x1360>  // b.any
  402f80:	cmp	x9, x8
  402f84:	b.eq	402fb8 <ferror@plt+0x13c8>  // b.none
  402f88:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  402f8c:	add	x10, x10, #0xa68
  402f90:	mov	x11, sp
  402f94:	lsl	x12, x9, #2
  402f98:	ldr	w13, [x10, x12]
  402f9c:	add	x9, x9, #0x1
  402fa0:	cmp	w13, #0x0
  402fa4:	cneg	w13, w13, mi  // mi = first
  402fa8:	ldr	w13, [x1, w13, uxtw #2]
  402fac:	cmp	x9, x8
  402fb0:	str	w13, [x11, x12]
  402fb4:	b.cc	402f94 <ferror@plt+0x13a4>  // b.lo, b.ul, b.last
  402fb8:	adrp	x1, 421000 <ferror@plt+0x1f410>
  402fbc:	add	x1, x1, #0xa59
  402fc0:	mov	w2, #0x5                   	// #5
  402fc4:	mov	x0, xzr
  402fc8:	bl	401ae0 <dcgettext@plt>
  402fcc:	mov	x1, x0
  402fd0:	mov	x0, x19
  402fd4:	bl	401bc0 <fprintf@plt>
  402fd8:	mov	x1, sp
  402fdc:	mov	x0, x19
  402fe0:	bl	402a74 <ferror@plt+0xe84>
  402fe4:	ldr	w8, [x20, #3000]
  402fe8:	cmp	w8, #0x1
  402fec:	b.lt	403064 <ferror@plt+0x1474>  // b.tstop
  402ff0:	cmp	w8, #0x8
  402ff4:	b.cs	403000 <ferror@plt+0x1410>  // b.hs, b.nlast
  402ff8:	mov	x9, xzr
  402ffc:	b	403040 <ferror@plt+0x1450>
  403000:	and	x9, x8, #0xfffffff8
  403004:	mov	x10, sp
  403008:	add	x10, x10, #0x10
  40300c:	movi	v0.4s, #0x1
  403010:	mov	x11, x9
  403014:	ldp	q1, q2, [x10, #-16]
  403018:	subs	x11, x11, #0x8
  40301c:	cmeq	v1.4s, v1.4s, #0
  403020:	cmeq	v2.4s, v2.4s, #0
  403024:	and	v1.16b, v1.16b, v0.16b
  403028:	and	v2.16b, v2.16b, v0.16b
  40302c:	stp	q1, q2, [x10, #-16]
  403030:	add	x10, x10, #0x20
  403034:	b.ne	403014 <ferror@plt+0x1424>  // b.any
  403038:	cmp	x9, x8
  40303c:	b.eq	403064 <ferror@plt+0x1474>  // b.none
  403040:	mov	x10, sp
  403044:	lsl	x11, x9, #2
  403048:	ldr	w12, [x10, x11]
  40304c:	add	x9, x9, #0x1
  403050:	cmp	w12, #0x0
  403054:	cset	w12, eq  // eq = none
  403058:	cmp	x9, x8
  40305c:	str	w12, [x10, x11]
  403060:	b.cc	403044 <ferror@plt+0x1454>  // b.lo, b.ul, b.last
  403064:	adrp	x1, 421000 <ferror@plt+0x1f410>
  403068:	add	x1, x1, #0xa6c
  40306c:	mov	w2, #0x5                   	// #5
  403070:	mov	x0, xzr
  403074:	bl	401ae0 <dcgettext@plt>
  403078:	mov	x1, x0
  40307c:	mov	x0, x19
  403080:	bl	401bc0 <fprintf@plt>
  403084:	mov	x1, sp
  403088:	mov	x0, x19
  40308c:	bl	402a74 <ferror@plt+0xe84>
  403090:	mov	w0, #0xa                   	// #10
  403094:	mov	x1, x19
  403098:	bl	401800 <putc@plt>
  40309c:	add	sp, sp, #0x400
  4030a0:	ldp	x20, x19, [sp, #32]
  4030a4:	ldr	x28, [sp, #16]
  4030a8:	ldp	x29, x30, [sp], #48
  4030ac:	ret
  4030b0:	stp	x29, x30, [sp, #-32]!
  4030b4:	cmp	w1, #0x1
  4030b8:	str	x19, [sp, #16]
  4030bc:	mov	x29, sp
  4030c0:	b.lt	403148 <ferror@plt+0x1558>  // b.tstop
  4030c4:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4030c8:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  4030cc:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4030d0:	ldr	x8, [x8, #2456]
  4030d4:	ldr	x9, [x9, #1304]
  4030d8:	ldr	x10, [x10, #2752]
  4030dc:	add	w13, w3, #0x1
  4030e0:	add	w11, w1, #0x1
  4030e4:	add	x12, x2, #0x4
  4030e8:	sub	x13, x13, #0x1
  4030ec:	mov	w14, #0x1                   	// #1
  4030f0:	b	403100 <ferror@plt+0x1510>
  4030f4:	add	x14, x14, #0x1
  4030f8:	cmp	x14, x11
  4030fc:	b.eq	403148 <ferror@plt+0x1558>  // b.none
  403100:	ldrsw	x16, [x0, x14, lsl #2]
  403104:	ldr	w15, [x8, x16, lsl #2]
  403108:	cmp	w15, #0x1
  40310c:	b.eq	4030f4 <ferror@plt+0x1504>  // b.none
  403110:	ldrsw	x19, [x9, x16, lsl #2]
  403114:	ldr	w16, [x10, x19, lsl #2]
  403118:	cmp	w16, #0x1
  40311c:	ccmp	w15, #0x2, #0x0, eq  // eq = none
  403120:	ccmp	w3, #0x1, #0x8, eq  // eq = none
  403124:	mov	x15, x13
  403128:	mov	x16, x12
  40312c:	b.lt	4030f4 <ferror@plt+0x1504>  // b.tstop
  403130:	ldrb	w17, [x16, #1]
  403134:	tbnz	w17, #6, 403154 <ferror@plt+0x1564>
  403138:	subs	x15, x15, #0x1
  40313c:	add	x16, x16, #0x4
  403140:	b.ne	403130 <ferror@plt+0x1540>  // b.any
  403144:	b	4030f4 <ferror@plt+0x1504>
  403148:	ldr	x19, [sp, #16]
  40314c:	ldp	x29, x30, [sp], #32
  403150:	ret
  403154:	adrp	x1, 421000 <ferror@plt+0x1f410>
  403158:	add	x1, x1, #0xa1b
  40315c:	mov	w2, #0x5                   	// #5
  403160:	mov	x0, xzr
  403164:	bl	401ae0 <dcgettext@plt>
  403168:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  40316c:	ldr	x8, [x8, #600]
  403170:	ldr	w1, [x8, x19, lsl #2]
  403174:	ldr	x19, [sp, #16]
  403178:	ldp	x29, x30, [sp], #32
  40317c:	b	416020 <ferror@plt+0x14430>
  403180:	sub	sp, sp, #0x90
  403184:	stp	x29, x30, [sp, #48]
  403188:	stp	x28, x27, [sp, #64]
  40318c:	stp	x26, x25, [sp, #80]
  403190:	stp	x24, x23, [sp, #96]
  403194:	stp	x22, x21, [sp, #112]
  403198:	stp	x20, x19, [sp, #128]
  40319c:	adrp	x19, 45c000 <ferror@plt+0x5a410>
  4031a0:	ldrb	w8, [x19, #3296]
  4031a4:	ldr	w24, [x1]
  4031a8:	add	x29, sp, #0x30
  4031ac:	mov	x23, x4
  4031b0:	mov	x21, x3
  4031b4:	mov	x22, x0
  4031b8:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x3330>
  4031bc:	adrp	x27, 45c000 <ferror@plt+0x5a410>
  4031c0:	stur	x2, [x29, #-8]
  4031c4:	str	x1, [sp, #24]
  4031c8:	tbnz	w8, #0, 4031e4 <ferror@plt+0x15f4>
  4031cc:	ldr	w0, [x20, #3088]
  4031d0:	mov	w1, #0x4                   	// #4
  4031d4:	bl	411148 <ferror@plt+0xf558>
  4031d8:	mov	w8, #0x1                   	// #1
  4031dc:	str	x0, [x27, #3304]
  4031e0:	strb	w8, [x19, #3296]
  4031e4:	cmp	w24, #0x1
  4031e8:	b.lt	4035fc <ferror@plt+0x1a0c>  // b.tstop
  4031ec:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  4031f0:	ldr	x8, [x8, #3048]
  4031f4:	stp	x23, x21, [sp, #8]
  4031f8:	mov	w21, wzr
  4031fc:	mov	w25, wzr
  403200:	mov	w26, wzr
  403204:	add	x23, x24, #0x1
  403208:	mov	w28, #0x1                   	// #1
  40320c:	stur	x24, [x29, #-16]
  403210:	b	403224 <ferror@plt+0x1634>
  403214:	add	w25, w19, w25
  403218:	add	x28, x28, #0x1
  40321c:	cmp	x23, x28
  403220:	b.eq	4032d4 <ferror@plt+0x16e4>  // b.none
  403224:	ldr	w19, [x22, x28, lsl #2]
  403228:	ldr	w9, [x8, w19, sxtw #2]
  40322c:	tbnz	w9, #31, 403218 <ferror@plt+0x1628>
  403230:	ldr	w9, [x20, #3088]
  403234:	add	w21, w21, #0x1
  403238:	sxtw	x24, w19
  40323c:	cmp	w21, w9
  403240:	b.ge	40324c <ferror@plt+0x165c>  // b.tcont
  403244:	ldr	x0, [x27, #3304]
  403248:	b	403294 <ferror@plt+0x16a4>
  40324c:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  403250:	ldr	w8, [x10, #3912]
  403254:	add	w1, w9, #0x2ee
  403258:	mov	w2, #0x4                   	// #4
  40325c:	mov	x0, x22
  403260:	add	w8, w8, #0x1
  403264:	str	w1, [x20, #3088]
  403268:	str	w8, [x10, #3912]
  40326c:	bl	411118 <ferror@plt+0xf528>
  403270:	ldr	x8, [x27, #3304]
  403274:	ldr	w1, [x20, #3088]
  403278:	mov	x22, x0
  40327c:	mov	w2, #0x4                   	// #4
  403280:	mov	x0, x8
  403284:	bl	411118 <ferror@plt+0xf528>
  403288:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40328c:	ldr	x8, [x8, #3048]
  403290:	str	x0, [x27, #3304]
  403294:	str	w19, [x0, w21, sxtw #2]
  403298:	lsl	x9, x24, #2
  40329c:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x3330>
  4032a0:	ldr	w10, [x8, x9]
  4032a4:	ldr	w11, [x11, #3320]
  4032a8:	sub	w10, w10, w11
  4032ac:	sub	w10, w10, #0x2
  4032b0:	str	w10, [x8, x9]
  4032b4:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  4032b8:	ldr	x10, [x10, #552]
  4032bc:	ldr	w9, [x10, x9]
  4032c0:	cbz	w9, 403214 <ferror@plt+0x1624>
  4032c4:	ldur	x10, [x29, #-8]
  4032c8:	add	w26, w26, #0x1
  4032cc:	str	w9, [x10, w26, sxtw #2]
  4032d0:	b	403214 <ferror@plt+0x1624>
  4032d4:	cmp	w21, #0x1
  4032d8:	b.lt	403608 <ferror@plt+0x1a18>  // b.tstop
  4032dc:	ldr	x0, [x27, #3304]
  4032e0:	mov	x23, xzr
  4032e4:	adrp	x12, 463000 <stdin@@GLIBC_2.17+0x6330>
  4032e8:	b	403304 <ferror@plt+0x1714>
  4032ec:	add	w25, w19, w25
  4032f0:	stur	x24, [x29, #-16]
  4032f4:	str	w19, [x22, w24, sxtw #2]
  4032f8:	add	x23, x23, #0x1
  4032fc:	cmp	x23, w21, sxtw
  403300:	b.ge	403588 <ferror@plt+0x1998>  // b.tcont
  403304:	add	x8, x0, x23, lsl #2
  403308:	ldrsw	x28, [x8, #4]
  40330c:	ldr	x8, [x12, #592]
  403310:	ldr	w8, [x8, x28, lsl #2]
  403314:	cmp	w8, #0x101
  403318:	b.ne	4032f8 <ferror@plt+0x1708>  // b.any
  40331c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  403320:	ldr	x8, [x8, #3048]
  403324:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  403328:	ldr	w10, [x10, #3320]
  40332c:	ldr	w9, [x8, x28, lsl #2]
  403330:	add	w9, w9, w10
  403334:	adds	w19, w9, #0x2
  403338:	b.eq	4032f8 <ferror@plt+0x1708>  // b.none
  40333c:	ldr	w9, [x8, w19, sxtw #2]
  403340:	tbnz	w9, #31, 40345c <ferror@plt+0x186c>
  403344:	ldr	w9, [x20, #3088]
  403348:	add	w21, w21, #0x1
  40334c:	sxtw	x24, w19
  403350:	cmp	w21, w9
  403354:	b.lt	4033a4 <ferror@plt+0x17b4>  // b.tstop
  403358:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  40335c:	ldr	w8, [x10, #3912]
  403360:	add	w1, w9, #0x2ee
  403364:	mov	w2, #0x4                   	// #4
  403368:	mov	x0, x22
  40336c:	add	w8, w8, #0x1
  403370:	str	w1, [x20, #3088]
  403374:	str	w8, [x10, #3912]
  403378:	bl	411118 <ferror@plt+0xf528>
  40337c:	ldr	x8, [x27, #3304]
  403380:	ldr	w1, [x20, #3088]
  403384:	mov	x22, x0
  403388:	mov	w2, #0x4                   	// #4
  40338c:	mov	x0, x8
  403390:	bl	411118 <ferror@plt+0xf528>
  403394:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  403398:	ldr	x8, [x8, #3048]
  40339c:	adrp	x12, 463000 <stdin@@GLIBC_2.17+0x6330>
  4033a0:	str	x0, [x27, #3304]
  4033a4:	str	w19, [x0, w21, sxtw #2]
  4033a8:	lsl	x9, x24, #2
  4033ac:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x3330>
  4033b0:	ldr	w10, [x8, x9]
  4033b4:	ldr	w11, [x11, #3320]
  4033b8:	sub	w10, w10, w11
  4033bc:	sub	w10, w10, #0x2
  4033c0:	str	w10, [x8, x9]
  4033c4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4033c8:	ldr	x8, [x8, #552]
  4033cc:	ldr	w8, [x8, x9]
  4033d0:	cbz	w8, 4033e4 <ferror@plt+0x17f4>
  4033d4:	ldur	x9, [x29, #-8]
  4033d8:	add	w26, w26, #0x1
  4033dc:	str	w8, [x9, w26, sxtw #2]
  4033e0:	b	4033f4 <ferror@plt+0x1804>
  4033e4:	ldr	x8, [x12, #592]
  4033e8:	ldr	w8, [x8, x24, lsl #2]
  4033ec:	cmp	w8, #0x101
  4033f0:	b.eq	40345c <ferror@plt+0x186c>  // b.none
  4033f4:	ldur	x9, [x29, #-16]
  4033f8:	ldr	w8, [x20, #3088]
  4033fc:	add	w9, w9, #0x1
  403400:	cmp	w9, w8
  403404:	stur	x9, [x29, #-16]
  403408:	b.lt	403450 <ferror@plt+0x1860>  // b.tstop
  40340c:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  403410:	ldr	w9, [x10, #3912]
  403414:	add	w1, w8, #0x2ee
  403418:	mov	w2, #0x4                   	// #4
  40341c:	mov	x0, x22
  403420:	add	w8, w9, #0x1
  403424:	str	w1, [x20, #3088]
  403428:	str	w8, [x10, #3912]
  40342c:	bl	411118 <ferror@plt+0xf528>
  403430:	ldr	x8, [x27, #3304]
  403434:	ldr	w1, [x20, #3088]
  403438:	mov	x22, x0
  40343c:	mov	w2, #0x4                   	// #4
  403440:	mov	x0, x8
  403444:	bl	411118 <ferror@plt+0xf528>
  403448:	adrp	x12, 463000 <stdin@@GLIBC_2.17+0x6330>
  40344c:	str	x0, [x27, #3304]
  403450:	ldur	x8, [x29, #-16]
  403454:	add	w25, w19, w25
  403458:	str	w19, [x22, w8, sxtw #2]
  40345c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  403460:	ldr	x8, [x8, #328]
  403464:	ldr	w19, [x8, x28, lsl #2]
  403468:	cbz	w19, 4032f8 <ferror@plt+0x1708>
  40346c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  403470:	ldr	x8, [x8, #3048]
  403474:	sxtw	x28, w19
  403478:	ldr	w9, [x8, x28, lsl #2]
  40347c:	tbnz	w9, #31, 4032f8 <ferror@plt+0x1708>
  403480:	ldr	w9, [x20, #3088]
  403484:	add	w21, w21, #0x1
  403488:	cmp	w21, w9
  40348c:	b.lt	4034dc <ferror@plt+0x18ec>  // b.tstop
  403490:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  403494:	ldr	w8, [x10, #3912]
  403498:	add	w1, w9, #0x2ee
  40349c:	mov	w2, #0x4                   	// #4
  4034a0:	mov	x0, x22
  4034a4:	add	w8, w8, #0x1
  4034a8:	str	w1, [x20, #3088]
  4034ac:	str	w8, [x10, #3912]
  4034b0:	bl	411118 <ferror@plt+0xf528>
  4034b4:	ldr	x8, [x27, #3304]
  4034b8:	ldr	w1, [x20, #3088]
  4034bc:	mov	x22, x0
  4034c0:	mov	w2, #0x4                   	// #4
  4034c4:	mov	x0, x8
  4034c8:	bl	411118 <ferror@plt+0xf528>
  4034cc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  4034d0:	ldr	x8, [x8, #3048]
  4034d4:	adrp	x12, 463000 <stdin@@GLIBC_2.17+0x6330>
  4034d8:	str	x0, [x27, #3304]
  4034dc:	str	w19, [x0, w21, sxtw #2]
  4034e0:	lsl	x9, x28, #2
  4034e4:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x3330>
  4034e8:	ldr	w10, [x8, x9]
  4034ec:	ldr	w11, [x11, #3320]
  4034f0:	sub	w10, w10, w11
  4034f4:	sub	w10, w10, #0x2
  4034f8:	str	w10, [x8, x9]
  4034fc:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  403500:	ldr	x8, [x8, #552]
  403504:	ldr	w8, [x8, x9]
  403508:	cbz	w8, 40351c <ferror@plt+0x192c>
  40350c:	ldur	x9, [x29, #-8]
  403510:	add	w26, w26, #0x1
  403514:	str	w8, [x9, w26, sxtw #2]
  403518:	b	40352c <ferror@plt+0x193c>
  40351c:	ldr	x8, [x12, #592]
  403520:	ldr	w8, [x8, x28, lsl #2]
  403524:	cmp	w8, #0x101
  403528:	b.eq	4032f8 <ferror@plt+0x1708>  // b.none
  40352c:	ldur	x24, [x29, #-16]
  403530:	ldr	w8, [x20, #3088]
  403534:	add	w24, w24, #0x1
  403538:	cmp	w24, w8
  40353c:	b.lt	4032ec <ferror@plt+0x16fc>  // b.tstop
  403540:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  403544:	ldr	w9, [x10, #3912]
  403548:	add	w1, w8, #0x2ee
  40354c:	mov	w2, #0x4                   	// #4
  403550:	mov	x0, x22
  403554:	add	w8, w9, #0x1
  403558:	str	w1, [x20, #3088]
  40355c:	str	w8, [x10, #3912]
  403560:	bl	411118 <ferror@plt+0xf528>
  403564:	ldr	x8, [x27, #3304]
  403568:	ldr	w1, [x20, #3088]
  40356c:	mov	x22, x0
  403570:	mov	w2, #0x4                   	// #4
  403574:	mov	x0, x8
  403578:	bl	411118 <ferror@plt+0xf528>
  40357c:	adrp	x12, 463000 <stdin@@GLIBC_2.17+0x6330>
  403580:	str	x0, [x27, #3304]
  403584:	b	4032ec <ferror@plt+0x16fc>
  403588:	ldur	x24, [x29, #-16]
  40358c:	cmp	w21, #0x1
  403590:	b.lt	403618 <ferror@plt+0x1a28>  // b.tstop
  403594:	add	w19, w21, #0x1
  403598:	ldr	x21, [sp, #16]
  40359c:	adrp	x23, 421000 <ferror@plt+0x1f410>
  4035a0:	mov	w20, #0x1                   	// #1
  4035a4:	add	x23, x23, #0xa84
  4035a8:	b	4035cc <ferror@plt+0x19dc>
  4035ac:	mov	w2, #0x5                   	// #5
  4035b0:	mov	x0, xzr
  4035b4:	mov	x1, x23
  4035b8:	bl	401ae0 <dcgettext@plt>
  4035bc:	bl	411180 <ferror@plt+0xf590>
  4035c0:	add	x20, x20, #0x1
  4035c4:	cmp	x19, x20
  4035c8:	b.eq	40361c <ferror@plt+0x1a2c>  // b.none
  4035cc:	ldr	x9, [x27, #3304]
  4035d0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  4035d4:	ldr	x8, [x8, #3048]
  4035d8:	ldrsw	x9, [x9, x20, lsl #2]
  4035dc:	ldr	w10, [x8, x9, lsl #2]
  4035e0:	tbz	w10, #31, 4035ac <ferror@plt+0x19bc>
  4035e4:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x3330>
  4035e8:	ldr	w11, [x11, #3320]
  4035ec:	add	w10, w10, w11
  4035f0:	add	w10, w10, #0x2
  4035f4:	str	w10, [x8, x9, lsl #2]
  4035f8:	b	4035c0 <ferror@plt+0x19d0>
  4035fc:	mov	w25, wzr
  403600:	mov	w26, wzr
  403604:	b	403620 <ferror@plt+0x1a30>
  403608:	ldp	x23, x21, [sp, #8]
  40360c:	ldr	x8, [sp, #24]
  403610:	ldur	x24, [x29, #-16]
  403614:	b	403624 <ferror@plt+0x1a34>
  403618:	ldr	x21, [sp, #16]
  40361c:	ldr	x23, [sp, #8]
  403620:	ldr	x8, [sp, #24]
  403624:	str	w24, [x8]
  403628:	str	w25, [x23]
  40362c:	str	w26, [x21]
  403630:	mov	x0, x22
  403634:	ldp	x20, x19, [sp, #128]
  403638:	ldp	x22, x21, [sp, #112]
  40363c:	ldp	x24, x23, [sp, #96]
  403640:	ldp	x26, x25, [sp, #80]
  403644:	ldp	x28, x27, [sp, #64]
  403648:	ldp	x29, x30, [sp, #48]
  40364c:	add	sp, sp, #0x90
  403650:	ret
  403654:	stp	x29, x30, [sp, #-48]!
  403658:	stp	x20, x19, [sp, #32]
  40365c:	adrp	x19, 462000 <stdin@@GLIBC_2.17+0x5330>
  403660:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  403664:	ldr	w9, [x19, #2632]
  403668:	ldr	w10, [x8, #3912]
  40366c:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x1330>
  403670:	ldr	x0, [x20, #344]
  403674:	add	w1, w9, #0x3e8
  403678:	add	w9, w10, #0x1
  40367c:	mov	w2, #0x4                   	// #4
  403680:	stp	x22, x21, [sp, #16]
  403684:	mov	x29, sp
  403688:	str	w1, [x19, #2632]
  40368c:	str	w9, [x8, #3912]
  403690:	bl	411118 <ferror@plt+0xf528>
  403694:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x5330>
  403698:	ldr	x8, [x21, #584]
  40369c:	ldr	w1, [x19, #2632]
  4036a0:	str	x0, [x20, #344]
  4036a4:	mov	w2, #0x4                   	// #4
  4036a8:	mov	x0, x8
  4036ac:	bl	411118 <ferror@plt+0xf528>
  4036b0:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4036b4:	ldr	x8, [x20, #2392]
  4036b8:	ldr	w1, [x19, #2632]
  4036bc:	str	x0, [x21, #584]
  4036c0:	mov	w2, #0x4                   	// #4
  4036c4:	mov	x0, x8
  4036c8:	bl	411118 <ferror@plt+0xf528>
  4036cc:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  4036d0:	ldr	x8, [x21, #2656]
  4036d4:	ldr	w1, [x19, #2632]
  4036d8:	str	x0, [x20, #2392]
  4036dc:	mov	w2, #0x4                   	// #4
  4036e0:	mov	x0, x8
  4036e4:	bl	411118 <ferror@plt+0xf528>
  4036e8:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x3330>
  4036ec:	ldr	x8, [x20, #2584]
  4036f0:	ldr	w1, [x19, #2632]
  4036f4:	str	x0, [x21, #2656]
  4036f8:	mov	w2, #0x4                   	// #4
  4036fc:	mov	x0, x8
  403700:	bl	411118 <ferror@plt+0xf528>
  403704:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x6330>
  403708:	ldr	x8, [x21, #3896]
  40370c:	ldr	w1, [x19, #2632]
  403710:	str	x0, [x20, #2584]
  403714:	mov	w2, #0x8                   	// #8
  403718:	mov	x0, x8
  40371c:	bl	411118 <ferror@plt+0xf528>
  403720:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x3330>
  403724:	ldr	x8, [x22, #3312]
  403728:	ldr	w1, [x19, #2632]
  40372c:	str	x0, [x21, #3896]
  403730:	mov	w2, #0x8                   	// #8
  403734:	mov	x0, x8
  403738:	bl	411118 <ferror@plt+0xf528>
  40373c:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x1330>
  403740:	ldr	x8, [x20, #2496]
  403744:	str	x0, [x22, #3312]
  403748:	cbz	x8, 403760 <ferror@plt+0x1b70>
  40374c:	ldr	w1, [x19, #2632]
  403750:	mov	w2, #0x4                   	// #4
  403754:	mov	x0, x8
  403758:	bl	411118 <ferror@plt+0xf528>
  40375c:	str	x0, [x20, #2496]
  403760:	ldp	x20, x19, [sp, #32]
  403764:	ldp	x22, x21, [sp, #16]
  403768:	ldp	x29, x30, [sp], #48
  40376c:	ret
  403770:	stp	x29, x30, [sp, #-96]!
  403774:	stp	x28, x27, [sp, #16]
  403778:	stp	x26, x25, [sp, #32]
  40377c:	stp	x24, x23, [sp, #48]
  403780:	stp	x22, x21, [sp, #64]
  403784:	stp	x20, x19, [sp, #80]
  403788:	mov	x29, sp
  40378c:	sub	sp, sp, #0x1, lsl #12
  403790:	sub	sp, sp, #0x4a0
  403794:	add	x0, sp, #0x474
  403798:	mov	w2, #0x404                 	// #1028
  40379c:	mov	w1, wzr
  4037a0:	bl	401900 <memset@plt>
  4037a4:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  4037a8:	ldr	w8, [x22, #560]
  4037ac:	mov	w1, #0x4                   	// #4
  4037b0:	lsl	w8, w8, #1
  4037b4:	add	w0, w8, #0x2
  4037b8:	bl	411148 <ferror@plt+0xf558>
  4037bc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  4037c0:	ldr	w8, [x8, #3088]
  4037c4:	mov	x23, x0
  4037c8:	mov	w1, #0x4                   	// #4
  4037cc:	mov	w0, w8
  4037d0:	bl	411148 <ferror@plt+0xf558>
  4037d4:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x3330>
  4037d8:	ldr	w8, [x19, #3000]
  4037dc:	mov	x20, x0
  4037e0:	tbnz	w8, #31, 403810 <ferror@plt+0x1c20>
  4037e4:	lsl	x8, x8, #2
  4037e8:	add	x21, x8, #0x4
  4037ec:	add	x0, sp, #0xc7c
  4037f0:	mov	w1, wzr
  4037f4:	mov	x2, x21
  4037f8:	bl	401900 <memset@plt>
  4037fc:	add	x0, sp, #0x1, lsl #12
  403800:	add	x0, x0, #0x80
  403804:	mov	w1, wzr
  403808:	mov	x2, x21
  40380c:	bl	401900 <memset@plt>
  403810:	ldr	w8, [x22, #560]
  403814:	tbnz	w8, #31, 403830 <ferror@plt+0x1c40>
  403818:	mov	x8, xzr
  40381c:	str	wzr, [x23, x8, lsl #2]
  403820:	ldrsw	x9, [x22, #560]
  403824:	cmp	x8, x9
  403828:	add	x8, x8, #0x1
  40382c:	b.lt	40381c <ferror@plt+0x1c2c>  // b.tstop
  403830:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x5330>
  403834:	ldr	w8, [x25, #608]
  403838:	cbnz	w8, 40433c <ferror@plt+0x274c>
  40383c:	bl	41a2bc <ferror@plt+0x186cc>
  403840:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  403844:	ldr	w8, [x8, #2620]
  403848:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40384c:	str	x23, [sp, #96]
  403850:	cbz	w8, 403a4c <ferror@plt+0x1e5c>
  403854:	ldr	w8, [x22, #2424]
  403858:	tbnz	w8, #31, 403870 <ferror@plt+0x1c80>
  40385c:	lsl	x8, x8, #2
  403860:	add	x2, x8, #0x4
  403864:	add	x0, sp, #0x878
  403868:	mov	w1, wzr
  40386c:	bl	401900 <memset@plt>
  403870:	add	x0, sp, #0x878
  403874:	mov	w1, wzr
  403878:	mov	w2, wzr
  40387c:	bl	41a7a4 <ferror@plt+0x18bb4>
  403880:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  403884:	ldr	x8, [x8, #3312]
  403888:	stp	xzr, xzr, [sp, #24]
  40388c:	mov	x26, xzr
  403890:	mov	w23, wzr
  403894:	str	wzr, [x8]
  403898:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40389c:	ldr	w8, [x8, #1332]
  4038a0:	str	x26, [sp, #48]
  4038a4:	lsl	w9, w8, #1
  4038a8:	cmp	w8, #0x1
  4038ac:	str	w9, [sp, #68]
  4038b0:	b.lt	403a98 <ferror@plt+0x1ea8>  // b.tstop
  4038b4:	ldr	x8, [sp, #96]
  4038b8:	mov	w26, wzr
  4038bc:	mov	w21, #0x1                   	// #1
  4038c0:	adrp	x27, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4038c4:	add	x19, x8, #0x4
  4038c8:	mov	w28, #0x1                   	// #1
  4038cc:	b	4038e8 <ferror@plt+0x1cf8>
  4038d0:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x5330>
  4038d4:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4038d8:	ldr	w8, [sp, #68]
  4038dc:	cmp	w28, w8
  4038e0:	add	w28, w28, #0x1
  4038e4:	b.ge	403a9c <ferror@plt+0x1eac>  // b.tcont
  4038e8:	lsr	w8, w28, #1
  4038ec:	stur	w21, [x29, #-28]
  4038f0:	tbnz	w28, #0, 403914 <ferror@plt+0x1d24>
  4038f4:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4038f8:	ldr	x9, [x9, #2736]
  4038fc:	ldr	x10, [x27, #2512]
  403900:	lsl	x8, x8, #2
  403904:	ldr	w0, [x9, x8]
  403908:	ldr	w1, [x10, x8]
  40390c:	bl	41312c <ferror@plt+0x1153c>
  403910:	b	403920 <ferror@plt+0x1d30>
  403914:	ldr	x9, [x27, #2512]
  403918:	add	w8, w8, #0x1
  40391c:	ldr	w0, [x9, w8, uxtw #2]
  403920:	ldr	x22, [sp, #96]
  403924:	str	w0, [x20, #4]
  403928:	sub	x1, x29, #0x1c
  40392c:	sub	x3, x29, #0x10
  403930:	sub	x4, x29, #0x18
  403934:	mov	x0, x20
  403938:	mov	x2, x22
  40393c:	bl	403180 <ferror@plt+0x1590>
  403940:	ldp	w25, w4, [x29, #-28]
  403944:	ldur	w24, [x29, #-16]
  403948:	sub	x5, x29, #0xc
  40394c:	mov	x2, x22
  403950:	mov	w1, w25
  403954:	mov	w3, w24
  403958:	mov	x20, x0
  40395c:	bl	404370 <ferror@plt+0x2780>
  403960:	cbz	w0, 4038d0 <ferror@plt+0x1ce0>
  403964:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x3330>
  403968:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  40396c:	ldr	w8, [x11, #3060]
  403970:	ldr	w9, [x10, #2568]
  403974:	cmp	w25, #0x1
  403978:	add	w26, w26, #0x1
  40397c:	add	w8, w8, w24
  403980:	add	w9, w9, w25
  403984:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  403988:	str	w8, [x11, #3060]
  40398c:	str	w9, [x10, #2568]
  403990:	b.lt	403a44 <ferror@plt+0x1e54>  // b.tstop
  403994:	cmp	w24, #0x1
  403998:	b.lt	403a44 <ferror@plt+0x1e54>  // b.tstop
  40399c:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  4039a0:	ldr	w8, [x8, #2364]
  4039a4:	cbz	w8, 403a44 <ferror@plt+0x1e54>
  4039a8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4039ac:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  4039b0:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4039b4:	ldr	x8, [x8, #2456]
  4039b8:	ldr	x9, [x9, #1304]
  4039bc:	ldr	x10, [x10, #2752]
  4039c0:	add	x11, x25, #0x1
  4039c4:	mov	w12, #0x1                   	// #1
  4039c8:	b	4039d8 <ferror@plt+0x1de8>
  4039cc:	add	x12, x12, #0x1
  4039d0:	cmp	x12, x11
  4039d4:	b.eq	403a44 <ferror@plt+0x1e54>  // b.none
  4039d8:	ldrsw	x13, [x20, x12, lsl #2]
  4039dc:	ldr	w14, [x8, x13, lsl #2]
  4039e0:	cmp	w14, #0x1
  4039e4:	b.eq	4039cc <ferror@plt+0x1ddc>  // b.none
  4039e8:	cmp	w14, #0x2
  4039ec:	b.ne	4039cc <ferror@plt+0x1ddc>  // b.any
  4039f0:	ldrsw	x25, [x9, x13, lsl #2]
  4039f4:	mov	x14, x24
  4039f8:	ldr	w13, [x10, x25, lsl #2]
  4039fc:	cmp	w13, #0x1
  403a00:	mov	x13, x19
  403a04:	b.ne	4039cc <ferror@plt+0x1ddc>  // b.any
  403a08:	ldrb	w15, [x13, #1]
  403a0c:	tbnz	w15, #6, 403a20 <ferror@plt+0x1e30>
  403a10:	subs	x14, x14, #0x1
  403a14:	add	x13, x13, #0x4
  403a18:	b.ne	403a08 <ferror@plt+0x1e18>  // b.any
  403a1c:	b	4039cc <ferror@plt+0x1ddc>
  403a20:	adrp	x1, 421000 <ferror@plt+0x1f410>
  403a24:	mov	w2, #0x5                   	// #5
  403a28:	mov	x0, xzr
  403a2c:	add	x1, x1, #0xa1b
  403a30:	bl	401ae0 <dcgettext@plt>
  403a34:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  403a38:	ldr	x8, [x8, #600]
  403a3c:	ldr	w1, [x8, x25, lsl #2]
  403a40:	bl	416020 <ferror@plt+0x14430>
  403a44:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x5330>
  403a48:	b	4038d8 <ferror@plt+0x1ce8>
  403a4c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  403a50:	ldr	w8, [x8, #2664]
  403a54:	ldr	w9, [x22, #2424]
  403a58:	cmp	w8, w9
  403a5c:	b.ne	4041e0 <ferror@plt+0x25f0>  // b.any
  403a60:	ldr	w9, [x19, #3000]
  403a64:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  403a68:	ldr	w10, [x10, #2420]
  403a6c:	cmp	w8, w9
  403a70:	b.eq	4041b4 <ferror@plt+0x25c4>  // b.none
  403a74:	cbz	w10, 4041b4 <ferror@plt+0x25c4>
  403a78:	sub	w10, w8, #0x1
  403a7c:	tst	w8, w10
  403a80:	b.ne	4041e0 <ferror@plt+0x25f0>  // b.any
  403a84:	cmp	w8, #0x1
  403a88:	b.lt	4041e0 <ferror@plt+0x25f0>  // b.tstop
  403a8c:	cmp	w8, w9
  403a90:	b.le	4041bc <ferror@plt+0x25cc>
  403a94:	b	4041e0 <ferror@plt+0x25f0>
  403a98:	mov	w26, wzr
  403a9c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  403aa0:	ldr	w8, [x8, #2620]
  403aa4:	cbz	w8, 403ab4 <ferror@plt+0x1ec4>
  403aa8:	cmp	w26, #0x1
  403aac:	b.ge	403b18 <ferror@plt+0x1f28>  // b.tcont
  403ab0:	b	4040a0 <ferror@plt+0x24b0>
  403ab4:	ldr	x2, [sp, #96]
  403ab8:	adrp	x5, 460000 <stdin@@GLIBC_2.17+0x3330>
  403abc:	add	x5, x5, #0xa40
  403ac0:	mov	x0, x20
  403ac4:	mov	w1, wzr
  403ac8:	mov	w3, wzr
  403acc:	mov	w4, wzr
  403ad0:	bl	404370 <ferror@plt+0x2780>
  403ad4:	cbnz	w0, 403af0 <ferror@plt+0x1f00>
  403ad8:	adrp	x1, 421000 <ferror@plt+0x1f410>
  403adc:	add	x1, x1, #0xb7d
  403ae0:	mov	w2, #0x5                   	// #5
  403ae4:	mov	x0, xzr
  403ae8:	bl	401ae0 <dcgettext@plt>
  403aec:	bl	411180 <ferror@plt+0xf590>
  403af0:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  403af4:	ldr	w8, [x9, #3060]
  403af8:	ldr	w10, [sp, #68]
  403afc:	add	w26, w26, #0x1
  403b00:	add	w8, w8, #0x1
  403b04:	orr	w10, w10, #0x1
  403b08:	str	w10, [sp, #68]
  403b0c:	str	w8, [x9, #3060]
  403b10:	cmp	w26, #0x1
  403b14:	b.lt	4040a0 <ferror@plt+0x24b0>  // b.tstop
  403b18:	ldr	x8, [sp, #24]
  403b1c:	ldr	x9, [sp, #96]
  403b20:	add	x10, sp, #0x878
  403b24:	add	x11, sp, #0x70
  403b28:	mov	w8, w8
  403b2c:	add	x9, x9, #0x4
  403b30:	str	x9, [sp, #72]
  403b34:	add	x9, sp, #0x474
  403b38:	add	x24, sp, #0x1, lsl #12
  403b3c:	sub	x8, x8, #0x1
  403b40:	mov	x28, xzr
  403b44:	add	x24, x24, #0x80
  403b48:	add	x10, x10, #0x4
  403b4c:	add	x19, x11, #0x4
  403b50:	str	x8, [sp, #16]
  403b54:	add	x8, x9, #0x4
  403b58:	str	x10, [sp, #40]
  403b5c:	str	x8, [sp, #8]
  403b60:	b	403b78 <ferror@plt+0x1f88>
  403b64:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x5330>
  403b68:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  403b6c:	ldr	w26, [sp, #108]
  403b70:	cmp	x28, w26, sxtw
  403b74:	b.ge	4040a0 <ferror@plt+0x24b0>  // b.tcont
  403b78:	ldr	w8, [x22, #2424]
  403b7c:	cmp	w8, #0x1
  403b80:	b.lt	403b94 <ferror@plt+0x1fa4>  // b.tstop
  403b84:	ldr	x0, [sp, #40]
  403b88:	lsl	x2, x8, #2
  403b8c:	mov	w1, wzr
  403b90:	bl	401900 <memset@plt>
  403b94:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  403b98:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  403b9c:	ldr	x8, [x8, #3896]
  403ba0:	ldr	x9, [x9, #2392]
  403ba4:	add	x28, x28, #0x1
  403ba8:	stur	w28, [x29, #-12]
  403bac:	ldr	w10, [x25, #608]
  403bb0:	ldr	x27, [x8, x28, lsl #3]
  403bb4:	ldr	w1, [x9, x28, lsl #2]
  403bb8:	str	w1, [sp, #92]
  403bbc:	cbnz	w10, 404050 <ferror@plt+0x2460>
  403bc0:	add	x2, sp, #0x1, lsl #12
  403bc4:	add	x2, x2, #0x80
  403bc8:	add	x3, sp, #0xc7c
  403bcc:	mov	x0, x27
  403bd0:	str	x28, [sp, #56]
  403bd4:	str	w26, [sp, #108]
  403bd8:	bl	404800 <ferror@plt+0x2c10>
  403bdc:	ldr	w8, [x22, #2424]
  403be0:	cmp	w8, #0x1
  403be4:	b.lt	403e70 <ferror@plt+0x2280>  // b.tstop
  403be8:	str	x27, [sp, #80]
  403bec:	mov	w26, wzr
  403bf0:	mov	w27, wzr
  403bf4:	mov	w28, #0x1                   	// #1
  403bf8:	add	x11, sp, #0xc7c
  403bfc:	b	403c6c <ferror@plt+0x207c>
  403c00:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x5330>
  403c04:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  403c08:	add	x11, sp, #0xc7c
  403c0c:	ldur	w21, [x29, #-20]
  403c10:	ldr	w8, [x25, #608]
  403c14:	add	x9, sp, #0x878
  403c18:	str	w21, [x9, x28, lsl #2]
  403c1c:	cbnz	w8, 403e4c <ferror@plt+0x225c>
  403c20:	sxtw	x8, w27
  403c24:	add	x27, x8, #0x1
  403c28:	lsl	x8, x27, #2
  403c2c:	add	x9, sp, #0x474
  403c30:	mov	w10, #0x1                   	// #1
  403c34:	str	w10, [x9, x8]
  403c38:	add	x9, sp, #0x70
  403c3c:	str	w21, [x9, x8]
  403c40:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  403c44:	add	x9, x9, #0x984
  403c48:	ldr	w10, [x9]
  403c4c:	ldr	w8, [x22, #2424]
  403c50:	add	w26, w26, #0x1
  403c54:	str	wzr, [x11, x28, lsl #2]
  403c58:	add	w10, w10, #0x1
  403c5c:	str	w10, [x9]
  403c60:	cmp	x28, w8, sxtw
  403c64:	add	x28, x28, #0x1
  403c68:	b.ge	403e78 <ferror@plt+0x2288>  // b.tcont
  403c6c:	ldr	w9, [x24, x28, lsl #2]
  403c70:	cbz	w9, 403c60 <ferror@plt+0x2070>
  403c74:	lsl	x9, x28, #2
  403c78:	ldrsw	x8, [x11, x9]
  403c7c:	str	wzr, [x24, x9]
  403c80:	cbz	w8, 403cd4 <ferror@plt+0x20e4>
  403c84:	add	x9, sp, #0x878
  403c88:	ldr	w21, [x9, x8, lsl #2]
  403c8c:	ldr	w8, [x25, #608]
  403c90:	str	w21, [x9, x28, lsl #2]
  403c94:	cbnz	w8, 403e28 <ferror@plt+0x2238>
  403c98:	mov	x8, xzr
  403c9c:	ldr	w10, [x19, x8, lsl #2]
  403ca0:	add	x9, x8, #0x1
  403ca4:	mov	x8, x9
  403ca8:	cmp	w10, w21
  403cac:	b.ne	403c9c <ferror@plt+0x20ac>  // b.any
  403cb0:	and	x8, x9, #0xffffffff
  403cb4:	lsl	x8, x8, #2
  403cb8:	add	x10, sp, #0x474
  403cbc:	ldr	w9, [x10, x8]
  403cc0:	add	w9, w9, #0x1
  403cc4:	str	w9, [x10, x8]
  403cc8:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  403ccc:	add	x9, x9, #0x970
  403cd0:	b	403c48 <ferror@plt+0x2058>
  403cd4:	ldr	x0, [sp, #80]
  403cd8:	ldr	w1, [sp, #92]
  403cdc:	mov	w2, w28
  403ce0:	mov	x3, x20
  403ce4:	bl	404ad0 <ferror@plt+0x2ee0>
  403ce8:	ldr	x22, [sp, #96]
  403cec:	stur	w0, [x29, #-28]
  403cf0:	sub	x1, x29, #0x1c
  403cf4:	sub	x3, x29, #0x10
  403cf8:	sub	x4, x29, #0x18
  403cfc:	mov	x0, x20
  403d00:	mov	x2, x22
  403d04:	bl	403180 <ferror@plt+0x1590>
  403d08:	ldp	w21, w4, [x29, #-28]
  403d0c:	ldur	w25, [x29, #-16]
  403d10:	sub	x5, x29, #0x14
  403d14:	mov	x2, x22
  403d18:	mov	w1, w21
  403d1c:	mov	w3, w25
  403d20:	mov	x20, x0
  403d24:	bl	404370 <ferror@plt+0x2780>
  403d28:	cbz	w0, 403c00 <ferror@plt+0x2010>
  403d2c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  403d30:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x3330>
  403d34:	ldr	w8, [x10, #2568]
  403d38:	ldr	w9, [x11, #3060]
  403d3c:	ldr	w12, [sp, #108]
  403d40:	cmp	w21, #0x1
  403d44:	add	w8, w8, w21
  403d48:	add	w9, w9, w25
  403d4c:	add	w12, w12, #0x1
  403d50:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  403d54:	str	w12, [sp, #108]
  403d58:	str	w8, [x10, #2568]
  403d5c:	str	w9, [x11, #3060]
  403d60:	b.lt	403e18 <ferror@plt+0x2228>  // b.tstop
  403d64:	cmp	w25, #0x1
  403d68:	add	x11, sp, #0xc7c
  403d6c:	b.lt	403e20 <ferror@plt+0x2230>  // b.tstop
  403d70:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  403d74:	ldr	w8, [x8, #2364]
  403d78:	cbz	w8, 403e20 <ferror@plt+0x2230>
  403d7c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  403d80:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  403d84:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  403d88:	ldr	x8, [x8, #2456]
  403d8c:	ldr	x9, [x9, #1304]
  403d90:	ldr	x10, [x10, #2752]
  403d94:	add	x11, x21, #0x1
  403d98:	mov	w12, #0x1                   	// #1
  403d9c:	b	403dac <ferror@plt+0x21bc>
  403da0:	add	x12, x12, #0x1
  403da4:	cmp	x12, x11
  403da8:	b.eq	403e18 <ferror@plt+0x2228>  // b.none
  403dac:	ldrsw	x13, [x20, x12, lsl #2]
  403db0:	ldr	w14, [x8, x13, lsl #2]
  403db4:	cmp	w14, #0x1
  403db8:	b.eq	403da0 <ferror@plt+0x21b0>  // b.none
  403dbc:	cmp	w14, #0x2
  403dc0:	b.ne	403da0 <ferror@plt+0x21b0>  // b.any
  403dc4:	ldrsw	x21, [x9, x13, lsl #2]
  403dc8:	mov	x14, x25
  403dcc:	ldr	w13, [x10, x21, lsl #2]
  403dd0:	cmp	w13, #0x1
  403dd4:	ldr	x13, [sp, #72]
  403dd8:	b.ne	403da0 <ferror@plt+0x21b0>  // b.any
  403ddc:	ldrb	w15, [x13, #1]
  403de0:	tbnz	w15, #6, 403df4 <ferror@plt+0x2204>
  403de4:	subs	x14, x14, #0x1
  403de8:	add	x13, x13, #0x4
  403dec:	b.ne	403ddc <ferror@plt+0x21ec>  // b.any
  403df0:	b	403da0 <ferror@plt+0x21b0>
  403df4:	adrp	x1, 421000 <ferror@plt+0x1f410>
  403df8:	mov	w2, #0x5                   	// #5
  403dfc:	mov	x0, xzr
  403e00:	add	x1, x1, #0xa1b
  403e04:	bl	401ae0 <dcgettext@plt>
  403e08:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  403e0c:	ldr	x8, [x8, #600]
  403e10:	ldr	w1, [x8, x21, lsl #2]
  403e14:	bl	416020 <ferror@plt+0x14430>
  403e18:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x5330>
  403e1c:	b	403c08 <ferror@plt+0x2018>
  403e20:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x5330>
  403e24:	b	403c0c <ferror@plt+0x201c>
  403e28:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  403e2c:	ldr	x0, [x8, #3264]
  403e30:	adrp	x1, 421000 <ferror@plt+0x1f410>
  403e34:	add	x1, x1, #0xbb6
  403e38:	mov	w2, w28
  403e3c:	mov	w3, w21
  403e40:	bl	401bc0 <fprintf@plt>
  403e44:	add	x11, sp, #0xc7c
  403e48:	b	403c98 <ferror@plt+0x20a8>
  403e4c:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  403e50:	ldr	x0, [x8, #3264]
  403e54:	adrp	x1, 421000 <ferror@plt+0x1f410>
  403e58:	add	x1, x1, #0xbb6
  403e5c:	mov	w2, w28
  403e60:	mov	w3, w21
  403e64:	bl	401bc0 <fprintf@plt>
  403e68:	add	x11, sp, #0xc7c
  403e6c:	b	403c20 <ferror@plt+0x2030>
  403e70:	mov	w27, wzr
  403e74:	mov	w26, wzr
  403e78:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x5330>
  403e7c:	ldr	w8, [x10, #616]
  403e80:	ldr	w9, [sp, #68]
  403e84:	ldr	x28, [sp, #56]
  403e88:	add	w8, w8, w26
  403e8c:	str	w8, [x10, #616]
  403e90:	cmp	w9, w28
  403e94:	b.ge	403ea4 <ferror@plt+0x22b4>  // b.tcont
  403e98:	add	x1, sp, #0x878
  403e9c:	mov	w0, w28
  403ea0:	bl	402c9c <ferror@plt+0x10ac>
  403ea4:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  403ea8:	ldr	x8, [x8, #2496]
  403eac:	cbz	x8, 403ed0 <ferror@plt+0x22e0>
  403eb0:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x3330>
  403eb4:	ldrsw	x9, [x12, #3016]
  403eb8:	add	x11, sp, #0x878
  403ebc:	sbfiz	x10, x28, #2, #32
  403ec0:	ldr	w9, [x11, x9, lsl #2]
  403ec4:	str	w9, [x8, x10]
  403ec8:	ldrsw	x8, [x12, #3016]
  403ecc:	str	wzr, [x11, x8, lsl #2]
  403ed0:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  403ed4:	ldr	w8, [x8, #2420]
  403ed8:	cbz	w8, 403f40 <ferror@plt+0x2350>
  403edc:	ldr	x21, [sp, #32]
  403ee0:	ldr	x0, [sp, #48]
  403ee4:	ldp	w8, w9, [x21, #4]
  403ee8:	add	w8, w8, #0x1
  403eec:	str	w8, [x21, #4]
  403ef0:	mul	w8, w9, w8
  403ef4:	lsl	x1, x8, #2
  403ef8:	bl	401950 <realloc@plt>
  403efc:	str	x0, [x21, #16]
  403f00:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  403f04:	ldrb	w8, [x8, #2432]
  403f08:	mov	x22, x0
  403f0c:	cbz	w8, 403f1c <ferror@plt+0x232c>
  403f10:	adrp	x0, 439000 <ferror@plt+0x37410>
  403f14:	add	x0, x0, #0xb05
  403f18:	bl	4116bc <ferror@plt+0xfacc>
  403f1c:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  403f20:	ldr	w0, [x21, #2624]
  403f24:	cmp	w0, w28
  403f28:	b.ne	403f60 <ferror@plt+0x2370>  // b.any
  403f2c:	neg	w0, w28
  403f30:	bl	411900 <ferror@plt+0xfd10>
  403f34:	ldr	w8, [x21, #2624]
  403f38:	neg	w8, w8
  403f3c:	b	403f68 <ferror@plt+0x2378>
  403f40:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  403f44:	ldr	w8, [x8, #2620]
  403f48:	cbz	w8, 403fdc <ferror@plt+0x23ec>
  403f4c:	add	x0, sp, #0x878
  403f50:	mov	w1, w28
  403f54:	mov	w2, w26
  403f58:	bl	41a7a4 <ferror@plt+0x18bb4>
  403f5c:	b	403b6c <ferror@plt+0x1f7c>
  403f60:	bl	411900 <ferror@plt+0xfd10>
  403f64:	ldr	w8, [x21, #2624]
  403f68:	str	w8, [x22, w23, sxtw #2]
  403f6c:	ldr	x8, [sp, #24]
  403f70:	add	w23, w23, #0x1
  403f74:	str	x22, [sp, #48]
  403f78:	cmp	w8, #0x2
  403f7c:	b.lt	403fbc <ferror@plt+0x23cc>  // b.tstop
  403f80:	ldr	x25, [sp, #16]
  403f84:	ldr	x26, [sp, #40]
  403f88:	neg	w21, w28
  403f8c:	add	x22, x22, w23, sxtw #2
  403f90:	ldr	w8, [x26]
  403f94:	cmp	w8, #0x0
  403f98:	csel	w0, w21, w8, eq  // eq = none
  403f9c:	bl	411900 <ferror@plt+0xfd10>
  403fa0:	ldr	w8, [x26], #4
  403fa4:	add	w23, w23, #0x1
  403fa8:	cmp	w8, #0x0
  403fac:	csel	w8, w21, w8, eq  // eq = none
  403fb0:	subs	x25, x25, #0x1
  403fb4:	str	w8, [x22], #4
  403fb8:	b.ne	403f90 <ferror@plt+0x23a0>  // b.any
  403fbc:	bl	411658 <ferror@plt+0xfa68>
  403fc0:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  403fc4:	ldrb	w8, [x8, #2432]
  403fc8:	cbz	w8, 403b64 <ferror@plt+0x1f74>
  403fcc:	adrp	x0, 421000 <ferror@plt+0x1f410>
  403fd0:	add	x0, x0, #0xb75
  403fd4:	bl	4116bc <ferror@plt+0xfacc>
  403fd8:	b	403b64 <ferror@plt+0x1f74>
  403fdc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  403fe0:	ldr	w8, [x8, #2624]
  403fe4:	cmp	w8, w28
  403fe8:	b.ne	404004 <ferror@plt+0x2414>  // b.any
  403fec:	mov	w3, #0xffff8002            	// #-32766
  403ff0:	mov	w0, w28
  403ff4:	mov	w1, wzr
  403ff8:	mov	w2, wzr
  403ffc:	bl	41a594 <ferror@plt+0x189a4>
  404000:	b	403b6c <ferror@plt+0x1f7c>
  404004:	cmp	w27, #0x1
  404008:	b.lt	404084 <ferror@plt+0x2494>  // b.tstop
  40400c:	ldr	x9, [sp, #8]
  404010:	add	w8, w27, #0x1
  404014:	mov	w4, wzr
  404018:	mov	w3, wzr
  40401c:	sub	x8, x8, #0x1
  404020:	mov	x10, x19
  404024:	b	404038 <ferror@plt+0x2448>
  404028:	add	x10, x10, #0x4
  40402c:	subs	x8, x8, #0x1
  404030:	add	x9, x9, #0x4
  404034:	b.eq	40408c <ferror@plt+0x249c>  // b.none
  404038:	ldr	w11, [x9]
  40403c:	cmp	w11, w4
  404040:	b.le	404028 <ferror@plt+0x2438>
  404044:	ldr	w3, [x10]
  404048:	mov	w4, w11
  40404c:	b	404028 <ferror@plt+0x2438>
  404050:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  404054:	ldr	x21, [x8, #3264]
  404058:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40405c:	mov	w2, #0x5                   	// #5
  404060:	mov	x0, xzr
  404064:	add	x1, x1, #0xba9
  404068:	bl	401ae0 <dcgettext@plt>
  40406c:	mov	x1, x0
  404070:	mov	x0, x21
  404074:	mov	w2, w28
  404078:	bl	401bc0 <fprintf@plt>
  40407c:	ldr	w1, [sp, #92]
  404080:	b	403bc0 <ferror@plt+0x1fd0>
  404084:	mov	w3, wzr
  404088:	mov	w4, wzr
  40408c:	add	x0, sp, #0x878
  404090:	mov	w1, w28
  404094:	mov	w2, w26
  404098:	bl	418a38 <ferror@plt+0x16e48>
  40409c:	b	403b6c <ferror@plt+0x1f7c>
  4040a0:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4040a4:	ldr	w8, [x8, #2420]
  4040a8:	cbz	w8, 404108 <ferror@plt+0x2518>
  4040ac:	bl	4115b4 <ferror@plt+0xf9c4>
  4040b0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  4040b4:	ldrb	w8, [x8, #3044]
  4040b8:	ldr	x19, [sp, #96]
  4040bc:	ldr	x21, [sp, #32]
  4040c0:	cbz	w8, 4040f8 <ferror@plt+0x2508>
  4040c4:	mov	x0, x21
  4040c8:	bl	4187cc <ferror@plt+0x16bdc>
  4040cc:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4040d0:	add	x0, x0, #0x168
  4040d4:	mov	x1, x21
  4040d8:	bl	418144 <ferror@plt+0x16554>
  4040dc:	tbz	w0, #31, 4040f8 <ferror@plt+0x2508>
  4040e0:	adrp	x1, 421000 <ferror@plt+0x1f410>
  4040e4:	add	x1, x1, #0xbbe
  4040e8:	mov	w2, #0x5                   	// #5
  4040ec:	mov	x0, xzr
  4040f0:	bl	401ae0 <dcgettext@plt>
  4040f4:	bl	4116f4 <ferror@plt+0xfb04>
  4040f8:	cbz	x21, 404180 <ferror@plt+0x2590>
  4040fc:	mov	x0, x21
  404100:	bl	417b68 <ferror@plt+0x15f78>
  404104:	b	404180 <ferror@plt+0x2590>
  404108:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  40410c:	ldr	w8, [x8, #2620]
  404110:	ldr	x19, [sp, #96]
  404114:	cbnz	w8, 404180 <ferror@plt+0x2590>
  404118:	bl	419ecc <ferror@plt+0x182dc>
  40411c:	adrp	x19, 461000 <stdin@@GLIBC_2.17+0x4330>
  404120:	ldr	w8, [x19, #2368]
  404124:	cmp	w8, #0x1
  404128:	b.lt	404178 <ferror@plt+0x2588>  // b.tstop
  40412c:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x5330>
  404130:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  404134:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x6330>
  404138:	adrp	x24, 462000 <stdin@@GLIBC_2.17+0x5330>
  40413c:	add	x21, x21, #0xa58
  404140:	add	x22, x22, #0x188
  404144:	add	x23, x23, #0x260
  404148:	add	x24, x24, #0x270
  40414c:	mov	w8, w8
  404150:	lsl	x8, x8, #2
  404154:	ldr	w0, [x21, x8]
  404158:	ldr	w1, [x22, x8]
  40415c:	ldr	w2, [x23, x8]
  404160:	ldr	w3, [x24, x8]
  404164:	bl	41a5e8 <ferror@plt+0x189f8>
  404168:	ldr	w8, [x19, #2368]
  40416c:	subs	w8, w8, #0x1
  404170:	str	w8, [x19, #2368]
  404174:	b.gt	40414c <ferror@plt+0x255c>
  404178:	bl	41a40c <ferror@plt+0x1881c>
  40417c:	ldr	x19, [sp, #96]
  404180:	mov	x0, x19
  404184:	bl	401a30 <free@plt>
  404188:	mov	x0, x20
  40418c:	bl	401a30 <free@plt>
  404190:	add	sp, sp, #0x1, lsl #12
  404194:	add	sp, sp, #0x4a0
  404198:	ldp	x20, x19, [sp, #80]
  40419c:	ldp	x22, x21, [sp, #64]
  4041a0:	ldp	x24, x23, [sp, #48]
  4041a4:	ldp	x26, x25, [sp, #32]
  4041a8:	ldp	x28, x27, [sp, #16]
  4041ac:	ldp	x29, x30, [sp], #96
  4041b0:	ret
  4041b4:	cmp	w8, w9
  4041b8:	b.ne	4041e8 <ferror@plt+0x25f8>  // b.any
  4041bc:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  4041c0:	ldr	w0, [x8, #2632]
  4041c4:	mov	w1, #0x4                   	// #4
  4041c8:	bl	411148 <ferror@plt+0xf558>
  4041cc:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4041d0:	ldr	w8, [x8, #2620]
  4041d4:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4041d8:	str	x0, [x9, #2496]
  4041dc:	cbnz	w8, 403854 <ferror@plt+0x1c64>
  4041e0:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4041e4:	ldr	w10, [x8, #2420]
  4041e8:	cbz	w10, 404298 <ferror@plt+0x26a8>
  4041ec:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4041f0:	ldr	x8, [x8, #2496]
  4041f4:	ldr	w9, [x22, #2424]
  4041f8:	mov	w0, #0x1                   	// #1
  4041fc:	mov	w1, #0x18                  	// #24
  404200:	cmp	x8, #0x0
  404204:	cinc	w24, w9, eq  // eq = none
  404208:	mov	w19, #0x1                   	// #1
  40420c:	bl	401920 <calloc@plt>
  404210:	mov	w1, #0x8                   	// #8
  404214:	mov	x21, x0
  404218:	bl	417b4c <ferror@plt+0x15f5c>
  40421c:	mov	w1, #0x4                   	// #4
  404220:	mov	x0, x24
  404224:	stp	w19, w24, [x21, #4]
  404228:	bl	401920 <calloc@plt>
  40422c:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x3330>
  404230:	ldr	w8, [x23, #2620]
  404234:	str	x21, [sp, #32]
  404238:	str	x0, [x21, #16]
  40423c:	adrp	x21, 421000 <ferror@plt+0x1f410>
  404240:	adrp	x22, 421000 <ferror@plt+0x1f410>
  404244:	mov	x26, x0
  404248:	add	x21, x21, #0xae9
  40424c:	add	x22, x22, #0xaf6
  404250:	cmp	w8, #0x0
  404254:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  404258:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40425c:	csel	x2, x22, x21, eq  // eq = none
  404260:	add	x0, x0, #0x100
  404264:	add	x1, x1, #0xabb
  404268:	bl	401d7c <ferror@plt+0x18c>
  40426c:	adrp	x19, 45e000 <stdin@@GLIBC_2.17+0x1330>
  404270:	ldrb	w8, [x19, #2432]
  404274:	cbz	w8, 4042a8 <ferror@plt+0x26b8>
  404278:	ldr	w8, [x23, #2620]
  40427c:	adrp	x0, 421000 <ferror@plt+0x1f410>
  404280:	add	x0, x0, #0xb03
  404284:	mov	w2, w24
  404288:	cmp	w8, #0x0
  40428c:	csel	x1, x22, x21, eq  // eq = none
  404290:	bl	411ce8 <ferror@plt+0x100f8>
  404294:	b	4042d0 <ferror@plt+0x26e0>
  404298:	stp	xzr, xzr, [sp, #24]
  40429c:	mov	x26, xzr
  4042a0:	mov	w23, wzr
  4042a4:	b	403898 <ferror@plt+0x1ca8>
  4042a8:	adrp	x0, 421000 <ferror@plt+0x1f410>
  4042ac:	add	x0, x0, #0xb29
  4042b0:	mov	w1, w24
  4042b4:	bl	4119fc <ferror@plt+0xfe0c>
  4042b8:	ldr	w8, [x23, #2620]
  4042bc:	adrp	x0, 421000 <ferror@plt+0x1f410>
  4042c0:	add	x0, x0, #0xb58
  4042c4:	cmp	w8, #0x0
  4042c8:	csel	x1, x22, x21, eq  // eq = none
  4042cc:	bl	411cb0 <ferror@plt+0x100c0>
  4042d0:	ldrb	w8, [x19, #2432]
  4042d4:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4042d8:	cbz	w8, 4042e8 <ferror@plt+0x26f8>
  4042dc:	adrp	x0, 439000 <ferror@plt+0x37410>
  4042e0:	add	x0, x0, #0xb05
  4042e4:	bl	4116bc <ferror@plt+0xfacc>
  4042e8:	cmp	w24, #0x1
  4042ec:	str	x24, [sp, #24]
  4042f0:	b.lt	40431c <ferror@plt+0x272c>  // b.tstop
  4042f4:	mov	x21, x24
  4042f8:	mov	x22, x26
  4042fc:	mov	w0, wzr
  404300:	bl	411900 <ferror@plt+0xfd10>
  404304:	subs	x21, x21, #0x1
  404308:	str	wzr, [x22], #4
  40430c:	b.ne	4042fc <ferror@plt+0x270c>  // b.any
  404310:	mov	w23, w24
  404314:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  404318:	b	404320 <ferror@plt+0x2730>
  40431c:	mov	w23, wzr
  404320:	bl	411658 <ferror@plt+0xfa68>
  404324:	ldrb	w8, [x19, #2432]
  404328:	cbz	w8, 403898 <ferror@plt+0x1ca8>
  40432c:	adrp	x0, 421000 <ferror@plt+0x1f410>
  404330:	add	x0, x0, #0xb75
  404334:	bl	4116bc <ferror@plt+0xfacc>
  404338:	b	403898 <ferror@plt+0x1ca8>
  40433c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  404340:	ldr	x8, [x8, #2512]
  404344:	ldr	w0, [x8, #4]
  404348:	bl	412bc8 <ferror@plt+0x10fd8>
  40434c:	adrp	x1, 421000 <ferror@plt+0x1f410>
  404350:	add	x1, x1, #0xaad
  404354:	mov	w2, #0x5                   	// #5
  404358:	mov	x0, xzr
  40435c:	bl	401ae0 <dcgettext@plt>
  404360:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  404364:	ldr	x1, [x8, #3264]
  404368:	bl	4017a0 <fputs@plt>
  40436c:	b	40383c <ferror@plt+0x1c4c>
  404370:	sub	sp, sp, #0xa0
  404374:	stp	x26, x25, [sp, #96]
  404378:	adrp	x25, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40437c:	ldr	w8, [x25, #2484]
  404380:	stp	x29, x30, [sp, #64]
  404384:	stp	x28, x27, [sp, #80]
  404388:	stp	x24, x23, [sp, #112]
  40438c:	stp	x22, x21, [sp, #128]
  404390:	stp	x20, x19, [sp, #144]
  404394:	add	x29, sp, #0x40
  404398:	mov	w22, w4
  40439c:	mov	x20, x2
  4043a0:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x6330>
  4043a4:	cmp	w8, #0x1
  4043a8:	adrp	x24, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4043ac:	adrp	x13, 460000 <stdin@@GLIBC_2.17+0x3330>
  4043b0:	mov	w27, wzr
  4043b4:	stp	x3, x0, [x29, #-16]
  4043b8:	b.lt	4044ec <ferror@plt+0x28fc>  // b.tstop
  4043bc:	add	w9, w1, #0x1
  4043c0:	adrp	x23, 411000 <ferror@plt+0xf410>
  4043c4:	add	x14, x0, #0x4
  4043c8:	sxtw	x15, w1
  4043cc:	mov	w28, #0x1                   	// #1
  4043d0:	add	x23, x23, #0x27c
  4043d4:	adrp	x16, 461000 <stdin@@GLIBC_2.17+0x4330>
  4043d8:	sub	x17, x9, #0x1
  4043dc:	adrp	x26, 462000 <stdin@@GLIBC_2.17+0x5330>
  4043e0:	b	4043fc <ferror@plt+0x280c>
  4043e4:	ldr	w9, [x26, #2628]
  4043e8:	add	w9, w9, #0x1
  4043ec:	str	w9, [x26, #2628]
  4043f0:	cmp	x28, w8, sxtw
  4043f4:	add	x28, x28, #0x1
  4043f8:	b.ge	4044ec <ferror@plt+0x28fc>  // b.tcont
  4043fc:	ldr	x9, [x13, #2584]
  404400:	ldr	w9, [x9, x28, lsl #2]
  404404:	cmp	w9, w22
  404408:	b.ne	4043f0 <ferror@plt+0x2800>  // b.any
  40440c:	ldr	x9, [x24, #2392]
  404410:	ldr	w9, [x9, x28, lsl #2]
  404414:	cmp	w9, w1
  404418:	b.ne	4043e4 <ferror@plt+0x27f4>  // b.any
  40441c:	ldr	x8, [x21, #3896]
  404420:	ldr	x19, [x8, x28, lsl #3]
  404424:	cbnz	w27, 404488 <ferror@plt+0x2898>
  404428:	mov	w2, #0x4                   	// #4
  40442c:	stp	x17, x1, [sp, #8]
  404430:	mov	x0, x14
  404434:	mov	x1, x15
  404438:	mov	x3, x23
  40443c:	str	x20, [sp, #32]
  404440:	str	w22, [sp, #28]
  404444:	mov	x22, x14
  404448:	mov	x20, x15
  40444c:	mov	x27, x5
  404450:	mov	x21, x13
  404454:	mov	x25, x16
  404458:	bl	401830 <qsort@plt>
  40445c:	ldp	x17, x1, [sp, #8]
  404460:	mov	x15, x20
  404464:	mov	x14, x22
  404468:	ldr	w22, [sp, #28]
  40446c:	ldr	x20, [sp, #32]
  404470:	mov	x16, x25
  404474:	mov	x13, x21
  404478:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x6330>
  40447c:	adrp	x25, 45e000 <stdin@@GLIBC_2.17+0x1330>
  404480:	mov	x5, x27
  404484:	mov	w27, #0x1                   	// #1
  404488:	cmp	w1, #0x1
  40448c:	b.lt	4044d4 <ferror@plt+0x28e4>  // b.tstop
  404490:	add	x8, x19, #0x4
  404494:	mov	x9, x17
  404498:	mov	x10, x14
  40449c:	ldr	w11, [x10]
  4044a0:	ldr	w12, [x8]
  4044a4:	cmp	w11, w12
  4044a8:	b.ne	4044c0 <ferror@plt+0x28d0>  // b.any
  4044ac:	add	x8, x8, #0x4
  4044b0:	subs	x9, x9, #0x1
  4044b4:	add	x10, x10, #0x4
  4044b8:	b.ne	40449c <ferror@plt+0x28ac>  // b.any
  4044bc:	b	4044d4 <ferror@plt+0x28e4>
  4044c0:	ldr	w9, [x16, #256]
  4044c4:	ldr	w8, [x25, #2484]
  4044c8:	add	w9, w9, #0x1
  4044cc:	str	w9, [x16, #256]
  4044d0:	b	4043f0 <ferror@plt+0x2800>
  4044d4:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4044d8:	ldr	w9, [x8, #2448]
  4044dc:	mov	w0, wzr
  4044e0:	add	w9, w9, #0x1
  4044e4:	str	w9, [x8, #2448]
  4044e8:	b	4047dc <ferror@plt+0x2bec>
  4044ec:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  4044f0:	ldr	w9, [x9, #2632]
  4044f4:	add	w28, w8, #0x1
  4044f8:	mov	x24, x13
  4044fc:	stur	x5, [x29, #-24]
  404500:	cmp	w28, w9
  404504:	str	w28, [x25, #2484]
  404508:	b.lt	40451c <ferror@plt+0x292c>  // b.tstop
  40450c:	mov	x19, x1
  404510:	bl	403654 <ferror@plt+0x1a64>
  404514:	ldr	w28, [x25, #2484]
  404518:	mov	x1, x19
  40451c:	add	w25, w1, #0x1
  404520:	mov	x23, x1
  404524:	mov	w1, #0x4                   	// #4
  404528:	mov	w0, w25
  40452c:	bl	411148 <ferror@plt+0xf558>
  404530:	ldr	x8, [x21, #3896]
  404534:	mov	x19, x21
  404538:	sxtw	x26, w28
  40453c:	str	x0, [x8, w28, sxtw #3]
  404540:	cbnz	w27, 404560 <ferror@plt+0x2970>
  404544:	ldur	x8, [x29, #-8]
  404548:	adrp	x3, 411000 <ferror@plt+0xf410>
  40454c:	sxtw	x1, w23
  404550:	add	x3, x3, #0x27c
  404554:	add	x0, x8, #0x4
  404558:	mov	w2, #0x4                   	// #4
  40455c:	bl	401830 <qsort@plt>
  404560:	ldur	x21, [x29, #-16]
  404564:	cmp	w23, #0x1
  404568:	mov	x16, x24
  40456c:	mov	x17, x23
  404570:	b.lt	4045dc <ferror@plt+0x29ec>  // b.tstop
  404574:	ldr	x8, [x19, #3896]
  404578:	ldr	x9, [x8, x26, lsl #3]
  40457c:	mov	w8, w25
  404580:	sub	x10, x8, #0x1
  404584:	cmp	x10, #0x8
  404588:	b.cc	4045b4 <ferror@plt+0x29c4>  // b.lo, b.ul, b.last
  40458c:	ldur	x14, [x29, #-8]
  404590:	lsl	x11, x8, #2
  404594:	add	x12, x9, #0x4
  404598:	add	x13, x14, x11
  40459c:	cmp	x12, x13
  4045a0:	b.cs	4046f4 <ferror@plt+0x2b04>  // b.hs, b.nlast
  4045a4:	add	x11, x9, x11
  4045a8:	add	x12, x14, #0x4
  4045ac:	cmp	x12, x11
  4045b0:	b.cs	4046f4 <ferror@plt+0x2b04>  // b.hs, b.nlast
  4045b4:	mov	w11, #0x1                   	// #1
  4045b8:	ldur	x12, [x29, #-8]
  4045bc:	lsl	x10, x11, #2
  4045c0:	add	x9, x9, x10
  4045c4:	sub	x8, x8, x11
  4045c8:	add	x10, x12, x10
  4045cc:	ldr	w11, [x10], #4
  4045d0:	subs	x8, x8, #0x1
  4045d4:	str	w11, [x9], #4
  4045d8:	b.ne	4045cc <ferror@plt+0x29dc>  // b.any
  4045dc:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4045e0:	ldr	x8, [x8, #2392]
  4045e4:	lsl	x9, x26, #2
  4045e8:	str	w17, [x8, x9]
  4045ec:	ldr	x8, [x16, #2584]
  4045f0:	str	w22, [x8, x9]
  4045f4:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4045f8:	ldr	w8, [x8, #2744]
  4045fc:	cbz	w21, 4046ac <ferror@plt+0x2abc>
  404600:	cbz	w8, 4046c4 <ferror@plt+0x2ad4>
  404604:	adrp	x3, 411000 <ferror@plt+0xf410>
  404608:	add	x0, x20, #0x4
  40460c:	sxtw	x1, w21
  404610:	add	x3, x3, #0x27c
  404614:	mov	w2, #0x4                   	// #4
  404618:	bl	401830 <qsort@plt>
  40461c:	add	w22, w21, #0x1
  404620:	mov	w1, #0x4                   	// #4
  404624:	mov	w0, w22
  404628:	bl	411148 <ferror@plt+0xf558>
  40462c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  404630:	ldr	x9, [x8, #3312]
  404634:	ldur	x5, [x29, #-24]
  404638:	cmp	w21, #0x1
  40463c:	str	x0, [x9, x26, lsl #3]
  404640:	b.lt	404698 <ferror@plt+0x2aa8>  // b.tstop
  404644:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  404648:	ldr	x8, [x8, #3312]
  40464c:	ldr	x9, [x9, #3064]
  404650:	mov	w10, w22
  404654:	mov	w11, #0x1                   	// #1
  404658:	adrp	x12, 463000 <stdin@@GLIBC_2.17+0x6330>
  40465c:	mov	w13, #0x1                   	// #1
  404660:	b	404670 <ferror@plt+0x2a80>
  404664:	add	x13, x13, #0x1
  404668:	cmp	x10, x13
  40466c:	b.eq	404698 <ferror@plt+0x2aa8>  // b.none
  404670:	lsl	x14, x13, #2
  404674:	ldr	x15, [x8, x26, lsl #3]
  404678:	ldr	w16, [x20, x14]
  40467c:	str	w16, [x15, x14]
  404680:	ldrsw	x14, [x20, x14]
  404684:	ldr	w15, [x12, #560]
  404688:	cmp	w14, w15
  40468c:	b.gt	404664 <ferror@plt+0x2a74>
  404690:	str	w11, [x9, x14, lsl #2]
  404694:	b	404664 <ferror@plt+0x2a74>
  404698:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40469c:	ldr	x8, [x8, #2656]
  4046a0:	mov	w0, #0x1                   	// #1
  4046a4:	str	w21, [x8, x26, lsl #2]
  4046a8:	b	4047dc <ferror@plt+0x2bec>
  4046ac:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  4046b0:	ldr	x9, [x9, #3312]
  4046b4:	add	x9, x9, x26, lsl #3
  4046b8:	cbz	w8, 40472c <ferror@plt+0x2b3c>
  4046bc:	str	xzr, [x9]
  4046c0:	b	404730 <ferror@plt+0x2b40>
  4046c4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4046c8:	ldr	w9, [x8, #560]
  4046cc:	cmp	w21, #0x1
  4046d0:	add	w9, w9, #0x1
  4046d4:	b.lt	404748 <ferror@plt+0x2b58>  // b.tstop
  4046d8:	ldur	x5, [x29, #-24]
  4046dc:	add	w10, w21, #0x1
  4046e0:	sub	x12, x10, #0x1
  4046e4:	cmp	x12, #0x8
  4046e8:	b.cs	404750 <ferror@plt+0x2b60>  // b.hs, b.nlast
  4046ec:	mov	w11, #0x1                   	// #1
  4046f0:	b	404794 <ferror@plt+0x2ba4>
  4046f4:	and	x12, x10, #0xfffffffffffffff8
  4046f8:	add	x13, x14, #0x14
  4046fc:	orr	x11, x12, #0x1
  404700:	add	x14, x9, #0x14
  404704:	mov	x15, x12
  404708:	ldp	q0, q1, [x13, #-16]
  40470c:	add	x13, x13, #0x20
  404710:	subs	x15, x15, #0x8
  404714:	stp	q0, q1, [x14, #-16]
  404718:	add	x14, x14, #0x20
  40471c:	b.ne	404708 <ferror@plt+0x2b18>  // b.any
  404720:	cmp	x10, x12
  404724:	b.eq	4045dc <ferror@plt+0x29ec>  // b.none
  404728:	b	4045b8 <ferror@plt+0x29c8>
  40472c:	str	wzr, [x9]
  404730:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  404734:	ldr	x8, [x8, #2656]
  404738:	ldur	x5, [x29, #-24]
  40473c:	mov	w0, #0x1                   	// #1
  404740:	str	wzr, [x8, x26, lsl #2]
  404744:	b	4047dc <ferror@plt+0x2bec>
  404748:	ldur	x5, [x29, #-24]
  40474c:	b	4047b0 <ferror@plt+0x2bc0>
  404750:	and	x13, x12, #0xfffffffffffffff8
  404754:	dup	v0.4s, w9
  404758:	orr	x11, x13, #0x1
  40475c:	add	x9, x20, #0x14
  404760:	mov	x14, x13
  404764:	mov	v1.16b, v0.16b
  404768:	ldp	q2, q3, [x9, #-16]
  40476c:	subs	x14, x14, #0x8
  404770:	add	x9, x9, #0x20
  404774:	smin	v0.4s, v2.4s, v0.4s
  404778:	smin	v1.4s, v3.4s, v1.4s
  40477c:	b.ne	404768 <ferror@plt+0x2b78>  // b.any
  404780:	smin	v0.4s, v0.4s, v1.4s
  404784:	sminv	s0, v0.4s
  404788:	cmp	x12, x13
  40478c:	fmov	w9, s0
  404790:	b.eq	4047b0 <ferror@plt+0x2bc0>  // b.none
  404794:	add	x12, x20, x11, lsl #2
  404798:	sub	x10, x10, x11
  40479c:	ldr	w11, [x12], #4
  4047a0:	cmp	w11, w9
  4047a4:	csel	w9, w11, w9, lt  // lt = tstop
  4047a8:	subs	x10, x10, #0x1
  4047ac:	b.ne	40479c <ferror@plt+0x2bac>  // b.any
  4047b0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  4047b4:	ldr	x10, [x10, #3312]
  4047b8:	lsl	x11, x26, #3
  4047bc:	mov	w0, #0x1                   	// #1
  4047c0:	str	w9, [x10, x11]
  4047c4:	ldr	w8, [x8, #560]
  4047c8:	cmp	w9, w8
  4047cc:	b.gt	4047dc <ferror@plt+0x2bec>
  4047d0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  4047d4:	ldr	x8, [x8, #3064]
  4047d8:	str	w0, [x8, w9, sxtw #2]
  4047dc:	str	w28, [x5]
  4047e0:	ldp	x20, x19, [sp, #144]
  4047e4:	ldp	x22, x21, [sp, #128]
  4047e8:	ldp	x24, x23, [sp, #112]
  4047ec:	ldp	x26, x25, [sp, #96]
  4047f0:	ldp	x28, x27, [sp, #80]
  4047f4:	ldp	x29, x30, [sp, #64]
  4047f8:	add	sp, sp, #0xa0
  4047fc:	ret
  404800:	stp	x29, x30, [sp, #-96]!
  404804:	stp	x28, x27, [sp, #16]
  404808:	stp	x26, x25, [sp, #32]
  40480c:	stp	x24, x23, [sp, #48]
  404810:	stp	x22, x21, [sp, #64]
  404814:	stp	x20, x19, [sp, #80]
  404818:	mov	x29, sp
  40481c:	sub	sp, sp, #0x430
  404820:	adrp	x24, 45e000 <stdin@@GLIBC_2.17+0x1330>
  404824:	ldr	w9, [x24, #2424]
  404828:	mov	x20, x2
  40482c:	mov	x21, x0
  404830:	cmp	w9, #0x1
  404834:	b.lt	404868 <ferror@plt+0x2c78>  // b.tstop
  404838:	add	x9, sp, #0x24
  40483c:	mov	x8, xzr
  404840:	add	x10, x9, #0x4
  404844:	add	x11, x3, #0x4
  404848:	lsl	x12, x8, #2
  40484c:	str	w8, [x11, x12]
  404850:	ldrsw	x9, [x24, #2424]
  404854:	add	w13, w8, #0x2
  404858:	add	x8, x8, #0x1
  40485c:	str	w13, [x10, x12]
  404860:	cmp	x8, x9
  404864:	b.lt	404848 <ferror@plt+0x2c58>  // b.tstop
  404868:	add	x8, sp, #0x24
  40486c:	cmp	w1, #0x1
  404870:	str	x3, [sp, #16]
  404874:	str	wzr, [x3, #4]
  404878:	str	wzr, [x8, w9, sxtw #2]
  40487c:	b.lt	404ab0 <ferror@plt+0x2ec0>  // b.tstop
  404880:	add	w12, w1, #0x1
  404884:	add	x8, x20, #0x10
  404888:	add	x25, x20, #0x4
  40488c:	mov	w28, #0x1                   	// #1
  404890:	adrp	x27, 463000 <stdin@@GLIBC_2.17+0x6330>
  404894:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x3330>
  404898:	mov	w19, #0x1                   	// #1
  40489c:	str	x8, [sp, #24]
  4048a0:	stp	x21, x12, [sp]
  4048a4:	b	4048d8 <ferror@plt+0x2ce8>
  4048a8:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4048ac:	add	x8, x8, #0xa68
  4048b0:	ldrsw	x23, [x8, x23, lsl #2]
  4048b4:	ldr	x2, [sp, #16]
  4048b8:	add	x1, sp, #0x24
  4048bc:	mov	w0, w23
  4048c0:	bl	404e60 <ferror@plt+0x3270>
  4048c4:	ldr	x12, [sp, #8]
  4048c8:	str	w28, [x20, x23, lsl #2]
  4048cc:	add	x19, x19, #0x1
  4048d0:	cmp	x19, x12
  4048d4:	b.eq	404ab0 <ferror@plt+0x2ec0>  // b.none
  4048d8:	ldrsw	x8, [x21, x19, lsl #2]
  4048dc:	ldr	x9, [x27, #592]
  4048e0:	ldr	w23, [x9, x8, lsl #2]
  4048e4:	cmp	w23, #0x101
  4048e8:	b.eq	4048cc <ferror@plt+0x2cdc>  // b.none
  4048ec:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  4048f0:	ldr	w8, [x8, #3020]
  4048f4:	neg	w8, w8
  4048f8:	cmp	w23, w8
  4048fc:	b.lt	404918 <ferror@plt+0x2d28>  // b.tstop
  404900:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  404904:	ldr	w8, [x8, #3000]
  404908:	cmp	w23, w8
  40490c:	b.ge	404918 <ferror@plt+0x2d28>  // b.tcont
  404910:	tbz	w23, #31, 4048a8 <ferror@plt+0x2cb8>
  404914:	b	404934 <ferror@plt+0x2d44>
  404918:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40491c:	mov	w2, #0x5                   	// #5
  404920:	mov	x0, xzr
  404924:	add	x1, x1, #0xbdc
  404928:	bl	401ae0 <dcgettext@plt>
  40492c:	bl	411180 <ferror@plt+0xf590>
  404930:	tbz	w23, #31, 4048a8 <ferror@plt+0x2cb8>
  404934:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  404938:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40493c:	ldr	x9, [x9, #544]
  404940:	ldr	x10, [x10, #2408]
  404944:	neg	w8, w23
  404948:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x3330>
  40494c:	sbfiz	x21, x8, #2, #32
  404950:	ldr	x11, [x11, #3008]
  404954:	ldr	w23, [x9, x21]
  404958:	ldrsw	x26, [x10, x21]
  40495c:	ldr	x3, [sp, #16]
  404960:	ldr	w4, [x24, #2424]
  404964:	ldr	w5, [x22, #3016]
  404968:	add	x0, x11, x26
  40496c:	add	x2, sp, #0x24
  404970:	mov	w1, w23
  404974:	bl	404d20 <ferror@plt+0x3130>
  404978:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40497c:	ldr	x8, [x8, #2632]
  404980:	ldr	w8, [x8, x21]
  404984:	cbz	w8, 404a3c <ferror@plt+0x2e4c>
  404988:	cmp	w23, #0x1
  40498c:	b.lt	404a78 <ferror@plt+0x2e88>  // b.tstop
  404990:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  404994:	ldr	x9, [x9, #3008]
  404998:	ldr	x21, [sp]
  40499c:	mov	x8, xzr
  4049a0:	mov	w11, wzr
  4049a4:	adrp	x24, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4049a8:	movi	v0.4s, #0x1
  4049ac:	b	4049c0 <ferror@plt+0x2dd0>
  4049b0:	mov	w11, w10
  4049b4:	add	x8, x8, #0x1
  4049b8:	cmp	x8, x23
  4049bc:	b.eq	404a84 <ferror@plt+0x2e94>  // b.none
  4049c0:	add	x10, x8, x26
  4049c4:	ldrb	w10, [x9, x10]
  4049c8:	ldr	w12, [x22, #3016]
  4049cc:	add	w11, w11, #0x1
  4049d0:	cmp	w10, #0x0
  4049d4:	csel	w10, w12, w10, eq  // eq = none
  4049d8:	cmp	w11, w10
  4049dc:	b.ge	4049b4 <ferror@plt+0x2dc4>  // b.tcont
  4049e0:	sxtw	x15, w11
  4049e4:	sxtw	x11, w10
  4049e8:	sub	x13, x11, x15
  4049ec:	cmp	x13, #0x8
  4049f0:	mov	x12, x15
  4049f4:	b.cc	404a24 <ferror@plt+0x2e34>  // b.lo, b.ul, b.last
  4049f8:	ldr	x16, [sp, #24]
  4049fc:	and	x14, x13, #0xfffffffffffffff8
  404a00:	add	x12, x14, x15
  404a04:	add	x15, x16, x15, lsl #2
  404a08:	mov	x16, x14
  404a0c:	stp	q0, q0, [x15, #-16]
  404a10:	subs	x16, x16, #0x8
  404a14:	add	x15, x15, #0x20
  404a18:	b.ne	404a0c <ferror@plt+0x2e1c>  // b.any
  404a1c:	cmp	x13, x14
  404a20:	b.eq	4049b0 <ferror@plt+0x2dc0>  // b.none
  404a24:	add	x13, x20, x12, lsl #2
  404a28:	sub	x11, x11, x12
  404a2c:	subs	x11, x11, #0x1
  404a30:	str	w28, [x13], #4
  404a34:	b.ne	404a2c <ferror@plt+0x2e3c>  // b.any
  404a38:	b	4049b0 <ferror@plt+0x2dc0>
  404a3c:	ldp	x21, x12, [sp]
  404a40:	cmp	w23, #0x1
  404a44:	adrp	x24, 45e000 <stdin@@GLIBC_2.17+0x1330>
  404a48:	b.lt	4048cc <ferror@plt+0x2cdc>  // b.tstop
  404a4c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  404a50:	ldr	x8, [x8, #3008]
  404a54:	add	x8, x8, x26
  404a58:	ldrb	w9, [x8], #1
  404a5c:	ldr	w10, [x22, #3016]
  404a60:	cmp	w9, #0x0
  404a64:	csel	w9, w10, w9, eq  // eq = none
  404a68:	subs	x23, x23, #0x1
  404a6c:	str	w28, [x20, w9, sxtw #2]
  404a70:	b.ne	404a58 <ferror@plt+0x2e68>  // b.any
  404a74:	b	4048cc <ferror@plt+0x2cdc>
  404a78:	ldr	x21, [sp]
  404a7c:	mov	w11, wzr
  404a80:	adrp	x24, 45e000 <stdin@@GLIBC_2.17+0x1330>
  404a84:	ldr	w8, [x24, #2424]
  404a88:	ldr	x12, [sp, #8]
  404a8c:	cmp	w11, w8
  404a90:	b.ge	4048cc <ferror@plt+0x2cdc>  // b.tcont
  404a94:	sxtw	x8, w11
  404a98:	str	w28, [x25, x8, lsl #2]
  404a9c:	ldrsw	x9, [x24, #2424]
  404aa0:	add	x8, x8, #0x1
  404aa4:	cmp	x8, x9
  404aa8:	b.lt	404a98 <ferror@plt+0x2ea8>  // b.tstop
  404aac:	b	4048cc <ferror@plt+0x2cdc>
  404ab0:	add	sp, sp, #0x430
  404ab4:	ldp	x20, x19, [sp, #80]
  404ab8:	ldp	x22, x21, [sp, #64]
  404abc:	ldp	x24, x23, [sp, #48]
  404ac0:	ldp	x26, x25, [sp, #32]
  404ac4:	ldp	x28, x27, [sp, #16]
  404ac8:	ldp	x29, x30, [sp], #96
  404acc:	ret
  404ad0:	cmp	w1, #0x1
  404ad4:	b.lt	404bfc <ferror@plt+0x300c>  // b.tstop
  404ad8:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  404adc:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  404ae0:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  404ae4:	adrp	x12, 462000 <stdin@@GLIBC_2.17+0x5330>
  404ae8:	adrp	x13, 460000 <stdin@@GLIBC_2.17+0x3330>
  404aec:	adrp	x14, 460000 <stdin@@GLIBC_2.17+0x3330>
  404af0:	ldr	x9, [x9, #592]
  404af4:	ldr	x10, [x10, #3048]
  404af8:	ldr	x11, [x11, #2408]
  404afc:	ldr	x12, [x12, #544]
  404b00:	ldr	x13, [x13, #2632]
  404b04:	ldr	x14, [x14, #3008]
  404b08:	adrp	x18, 463000 <stdin@@GLIBC_2.17+0x6330>
  404b0c:	mov	w8, wzr
  404b10:	add	w15, w1, #0x1
  404b14:	mov	w16, #0x1                   	// #1
  404b18:	adrp	x17, 460000 <stdin@@GLIBC_2.17+0x3330>
  404b1c:	add	x18, x18, #0xa68
  404b20:	b	404b3c <ferror@plt+0x2f4c>
  404b24:	sxtw	x8, w8
  404b28:	add	x8, x8, #0x1
  404b2c:	str	w1, [x3, x8, lsl #2]
  404b30:	add	x16, x16, #0x1
  404b34:	cmp	x16, x15
  404b38:	b.eq	404bf4 <ferror@plt+0x3004>  // b.none
  404b3c:	ldrsw	x1, [x0, x16, lsl #2]
  404b40:	lsl	x1, x1, #2
  404b44:	ldr	w4, [x9, x1]
  404b48:	ldr	w1, [x10, x1]
  404b4c:	tbnz	w4, #31, 404b70 <ferror@plt+0x2f80>
  404b50:	cmp	w4, #0x101
  404b54:	b.eq	404b30 <ferror@plt+0x2f40>  // b.none
  404b58:	ldr	w4, [x18, x4, lsl #2]
  404b5c:	cmp	w4, #0x0
  404b60:	cneg	w4, w4, mi  // mi = first
  404b64:	cmp	w4, w2
  404b68:	b.eq	404b24 <ferror@plt+0x2f34>  // b.none
  404b6c:	b	404b30 <ferror@plt+0x2f40>
  404b70:	neg	w4, w4
  404b74:	sbfiz	x4, x4, #2, #32
  404b78:	ldrsw	x6, [x11, x4]
  404b7c:	ldr	w5, [x13, x4]
  404b80:	ldr	w4, [x12, x4]
  404b84:	cmp	w4, #0x1
  404b88:	cbz	w5, 404bc0 <ferror@plt+0x2fd0>
  404b8c:	b.lt	404b24 <ferror@plt+0x2f34>  // b.tstop
  404b90:	ldr	w5, [x17, #3016]
  404b94:	add	x6, x14, x6
  404b98:	ldrb	w7, [x6]
  404b9c:	cmp	w7, #0x0
  404ba0:	csel	w7, w5, w7, eq  // eq = none
  404ba4:	cmp	w7, w2
  404ba8:	b.gt	404b24 <ferror@plt+0x2f34>
  404bac:	b.eq	404b30 <ferror@plt+0x2f40>  // b.none
  404bb0:	subs	x4, x4, #0x1
  404bb4:	add	x6, x6, #0x1
  404bb8:	b.ne	404b98 <ferror@plt+0x2fa8>  // b.any
  404bbc:	b	404b24 <ferror@plt+0x2f34>
  404bc0:	b.lt	404b30 <ferror@plt+0x2f40>  // b.tstop
  404bc4:	ldr	w5, [x17, #3016]
  404bc8:	add	x6, x14, x6
  404bcc:	ldrb	w7, [x6]
  404bd0:	cmp	w7, #0x0
  404bd4:	csel	w7, w5, w7, eq  // eq = none
  404bd8:	cmp	w7, w2
  404bdc:	b.gt	404b30 <ferror@plt+0x2f40>
  404be0:	b.eq	404b24 <ferror@plt+0x2f34>  // b.none
  404be4:	subs	x4, x4, #0x1
  404be8:	add	x6, x6, #0x1
  404bec:	b.ne	404bcc <ferror@plt+0x2fdc>  // b.any
  404bf0:	b	404b30 <ferror@plt+0x2f40>
  404bf4:	mov	w0, w8
  404bf8:	ret
  404bfc:	mov	w8, wzr
  404c00:	mov	w0, w8
  404c04:	ret
  404c08:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  404c0c:	ldr	w9, [x8, #3020]
  404c10:	cmp	w9, #0x1
  404c14:	b.lt	404cb0 <ferror@plt+0x30c0>  // b.tstop
  404c18:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  404c1c:	ldr	x14, [x9, #544]
  404c20:	adrp	x13, 463000 <stdin@@GLIBC_2.17+0x6330>
  404c24:	mov	w10, #0x1                   	// #1
  404c28:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  404c2c:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x3330>
  404c30:	add	x13, x13, #0xa68
  404c34:	b	404c50 <ferror@plt+0x3060>
  404c38:	mov	w15, wzr
  404c3c:	str	w15, [x14, x10, lsl #2]
  404c40:	ldrsw	x15, [x8, #3020]
  404c44:	cmp	x10, x15
  404c48:	add	x10, x10, #0x1
  404c4c:	b.ge	404cb0 <ferror@plt+0x30c0>  // b.tcont
  404c50:	lsl	x15, x10, #2
  404c54:	ldr	w16, [x14, x15]
  404c58:	cmp	w16, #0x1
  404c5c:	b.lt	404c38 <ferror@plt+0x3048>  // b.tstop
  404c60:	ldr	x17, [x11, #2408]
  404c64:	mov	x16, xzr
  404c68:	ldrsw	x17, [x17, x15]
  404c6c:	mov	w15, wzr
  404c70:	b	404c84 <ferror@plt+0x3094>
  404c74:	ldrsw	x18, [x14, x10, lsl #2]
  404c78:	add	x16, x16, #0x1
  404c7c:	cmp	x16, x18
  404c80:	b.ge	404c3c <ferror@plt+0x304c>  // b.tcont
  404c84:	ldr	x18, [x12, #3008]
  404c88:	add	x0, x18, x17
  404c8c:	ldrb	w0, [x0, x16]
  404c90:	ldr	w0, [x13, x0, lsl #2]
  404c94:	cmp	w0, #0x1
  404c98:	b.lt	404c74 <ferror@plt+0x3084>  // b.tstop
  404c9c:	add	w14, w15, w17
  404ca0:	strb	w0, [x18, w14, sxtw]
  404ca4:	ldr	x14, [x9, #544]
  404ca8:	add	w15, w15, #0x1
  404cac:	b	404c74 <ferror@plt+0x3084>
  404cb0:	ret
  404cb4:	cmp	w2, #0x1
  404cb8:	b.lt	404d18 <ferror@plt+0x3128>  // b.tstop
  404cbc:	mov	w8, wzr
  404cc0:	add	w9, w2, #0x1
  404cc4:	mov	w10, #0x1                   	// #1
  404cc8:	b	404cdc <ferror@plt+0x30ec>
  404ccc:	mov	w8, w11
  404cd0:	add	x10, x10, #0x1
  404cd4:	cmp	x10, x9
  404cd8:	b.eq	404d10 <ferror@plt+0x3120>  // b.none
  404cdc:	ldr	w11, [x1, x10, lsl #2]
  404ce0:	cbnz	w11, 404cd0 <ferror@plt+0x30e0>
  404ce4:	add	w11, w8, #0x1
  404ce8:	lsl	x12, x10, #2
  404cec:	str	w11, [x1, x12]
  404cf0:	ldr	w12, [x0, x12]
  404cf4:	cbz	w12, 404ccc <ferror@plt+0x30dc>
  404cf8:	mvn	w8, w8
  404cfc:	sbfiz	x12, x12, #2, #32
  404d00:	str	w8, [x1, x12]
  404d04:	ldr	w12, [x0, x12]
  404d08:	cbnz	w12, 404cfc <ferror@plt+0x310c>
  404d0c:	b	404ccc <ferror@plt+0x30dc>
  404d10:	mov	w0, w8
  404d14:	ret
  404d18:	mov	w0, wzr
  404d1c:	ret
  404d20:	cmp	w1, #0x1
  404d24:	b.lt	404e5c <ferror@plt+0x326c>  // b.tstop
  404d28:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  404d2c:	mov	w11, wzr
  404d30:	mov	w8, w1
  404d34:	add	x9, x9, #0xcf0
  404d38:	mov	w10, #0x1                   	// #1
  404d3c:	b	404d4c <ferror@plt+0x315c>
  404d40:	cmp	w12, w1
  404d44:	mov	w11, w12
  404d48:	b.ge	404e5c <ferror@plt+0x326c>  // b.tcont
  404d4c:	sxtw	x12, w11
  404d50:	ldrb	w13, [x0, x12]
  404d54:	add	x12, x12, #0x1
  404d58:	cmp	w13, #0x0
  404d5c:	ccmp	w5, #0x0, #0x4, eq  // eq = none
  404d60:	csel	w13, w5, w13, ne  // ne = any
  404d64:	sbfiz	x14, x13, #2, #32
  404d68:	ldr	w17, [x2, x14]
  404d6c:	ldr	w15, [x3, x14]
  404d70:	sxtw	x14, w13
  404d74:	cmp	w17, w4
  404d78:	b.gt	404e14 <ferror@plt+0x3224>
  404d7c:	cbz	w17, 404e14 <ferror@plt+0x3224>
  404d80:	mov	w16, w12
  404d84:	cmp	w16, w1
  404d88:	b.ge	404de0 <ferror@plt+0x31f0>  // b.tcont
  404d8c:	sxtw	x16, w16
  404d90:	b	404da0 <ferror@plt+0x31b0>
  404d94:	add	x16, x16, #0x1
  404d98:	cmp	x8, x16
  404d9c:	b.eq	404ddc <ferror@plt+0x31ec>  // b.none
  404da0:	ldrb	w18, [x0, x16]
  404da4:	cmp	w18, #0x0
  404da8:	ccmp	w5, #0x0, #0x4, eq  // eq = none
  404dac:	csel	w18, w5, w18, ne  // ne = any
  404db0:	cmp	w18, w17
  404db4:	b.gt	404de0 <ferror@plt+0x31f0>
  404db8:	b.ne	404d94 <ferror@plt+0x31a4>  // b.any
  404dbc:	ldrb	w18, [x9, x16]
  404dc0:	cbnz	w18, 404d94 <ferror@plt+0x31a4>
  404dc4:	sxtw	x18, w17
  404dc8:	str	w13, [x3, w17, sxtw #2]
  404dcc:	str	w17, [x2, w13, sxtw #2]
  404dd0:	strb	w10, [x9, x16]
  404dd4:	mov	w13, w17
  404dd8:	b	404df4 <ferror@plt+0x3204>
  404ddc:	mov	w16, w8
  404de0:	sxtw	x18, w17
  404de4:	str	w15, [x3, w17, sxtw #2]
  404de8:	cbz	w15, 404df0 <ferror@plt+0x3200>
  404dec:	str	w17, [x2, w15, sxtw #2]
  404df0:	mov	w15, w17
  404df4:	ldr	w17, [x2, x18, lsl #2]
  404df8:	cmp	w17, w4
  404dfc:	b.gt	404e04 <ferror@plt+0x3214>
  404e00:	cbnz	w17, 404d84 <ferror@plt+0x3194>
  404e04:	ldr	w16, [x3, x14, lsl #2]
  404e08:	orr	w16, w16, w15
  404e0c:	cbnz	w16, 404e20 <ferror@plt+0x3230>
  404e10:	b	404e28 <ferror@plt+0x3238>
  404e14:	mov	w16, w15
  404e18:	orr	w16, w16, w15
  404e1c:	cbz	w16, 404e28 <ferror@plt+0x3238>
  404e20:	str	wzr, [x3, x14, lsl #2]
  404e24:	str	wzr, [x2, w15, sxtw #2]
  404e28:	cmp	w12, w1
  404e2c:	str	wzr, [x2, w13, sxtw #2]
  404e30:	b.ge	404d40 <ferror@plt+0x3150>  // b.tcont
  404e34:	add	w14, w11, #0x1
  404e38:	add	x13, x9, x12
  404e3c:	sub	x11, x8, x12
  404e40:	mov	w12, w14
  404e44:	ldrb	w14, [x13]
  404e48:	cbz	w14, 404d40 <ferror@plt+0x3150>
  404e4c:	strb	wzr, [x13], #1
  404e50:	subs	x11, x11, #0x1
  404e54:	add	w12, w12, #0x1
  404e58:	b.ne	404e44 <ferror@plt+0x3254>  // b.any
  404e5c:	ret
  404e60:	ldrsw	x9, [x1, w0, sxtw #2]
  404e64:	sxtw	x8, w0
  404e68:	cbz	w9, 404e74 <ferror@plt+0x3284>
  404e6c:	ldr	w10, [x2, x8, lsl #2]
  404e70:	str	w10, [x2, x9, lsl #2]
  404e74:	ldrsw	x9, [x2, x8, lsl #2]
  404e78:	cbz	w9, 404e84 <ferror@plt+0x3294>
  404e7c:	ldr	w10, [x1, x8, lsl #2]
  404e80:	str	w10, [x1, x9, lsl #2]
  404e84:	lsl	x8, x8, #2
  404e88:	str	wzr, [x1, x8]
  404e8c:	str	wzr, [x2, x8]
  404e90:	ret
  404e94:	sub	sp, sp, #0x100
  404e98:	stp	x29, x30, [sp, #208]
  404e9c:	str	x21, [sp, #224]
  404ea0:	add	x29, sp, #0xd0
  404ea4:	mov	x21, x0
  404ea8:	mov	w0, #0x28                  	// #40
  404eac:	stp	x20, x19, [sp, #240]
  404eb0:	mov	x20, x1
  404eb4:	stp	x2, x3, [x29, #-80]
  404eb8:	stp	x4, x5, [x29, #-64]
  404ebc:	stp	x6, x7, [x29, #-48]
  404ec0:	stp	q1, q2, [sp, #16]
  404ec4:	stp	q3, q4, [sp, #48]
  404ec8:	str	q0, [sp]
  404ecc:	stp	q5, q6, [sp, #80]
  404ed0:	str	q7, [sp, #112]
  404ed4:	bl	4018b0 <malloc@plt>
  404ed8:	mov	x19, x0
  404edc:	cbnz	x0, 404ef4 <ferror@plt+0x3304>
  404ee0:	adrp	x1, 421000 <ferror@plt+0x1f410>
  404ee4:	add	x1, x1, #0xc10
  404ee8:	mov	w2, #0x5                   	// #5
  404eec:	bl	401ae0 <dcgettext@plt>
  404ef0:	bl	4116f4 <ferror@plt+0xfb04>
  404ef4:	movi	v0.2d, #0x0
  404ef8:	str	xzr, [x19, #32]
  404efc:	stp	q0, q0, [x19]
  404f00:	cbz	x21, 404f14 <ferror@plt+0x3324>
  404f04:	mov	x8, x21
  404f08:	ldr	x21, [x21, #32]
  404f0c:	cbnz	x21, 404f04 <ferror@plt+0x3314>
  404f10:	str	x19, [x8, #32]
  404f14:	mov	w0, #0x48                  	// #72
  404f18:	bl	4018b0 <malloc@plt>
  404f1c:	str	x0, [x19, #24]
  404f20:	cbz	x0, 404f2c <ferror@plt+0x333c>
  404f24:	mov	w8, wzr
  404f28:	b	404f48 <ferror@plt+0x3358>
  404f2c:	adrp	x1, 421000 <ferror@plt+0x1f410>
  404f30:	add	x1, x1, #0xc37
  404f34:	mov	w2, #0x5                   	// #5
  404f38:	bl	401ae0 <dcgettext@plt>
  404f3c:	bl	4116f4 <ferror@plt+0xfb04>
  404f40:	ldr	x0, [x19, #24]
  404f44:	ldr	w8, [x19, #16]
  404f48:	add	w9, w8, #0x1
  404f4c:	mov	x10, #0xffffffffffffffd0    	// #-48
  404f50:	mov	x11, sp
  404f54:	movk	x10, #0xff80, lsl #32
  404f58:	sub	x12, x29, #0x50
  404f5c:	str	w9, [x19, #16]
  404f60:	str	x20, [x0, w8, sxtw #3]
  404f64:	add	x8, x11, #0x80
  404f68:	add	x13, x29, #0x30
  404f6c:	add	x9, x12, #0x30
  404f70:	stp	x8, x10, [x29, #-16]
  404f74:	mov	w8, #0x8                   	// #8
  404f78:	stp	x13, x9, [x29, #-32]
  404f7c:	b	404fac <ferror@plt+0x33bc>
  404f80:	ldr	x0, [x19, #24]
  404f84:	add	w21, w8, #0x8
  404f88:	add	w8, w8, #0x9
  404f8c:	sbfiz	x1, x8, #3, #32
  404f90:	bl	401950 <realloc@plt>
  404f94:	ldr	w9, [x19, #16]
  404f98:	mov	w8, w21
  404f9c:	str	x0, [x19, #24]
  404fa0:	add	w10, w9, #0x1
  404fa4:	str	w10, [x19, #16]
  404fa8:	str	x20, [x0, w9, sxtw #3]
  404fac:	ldursw	x9, [x29, #-8]
  404fb0:	tbz	w9, #31, 404fd8 <ferror@plt+0x33e8>
  404fb4:	add	w10, w9, #0x8
  404fb8:	cmn	w9, #0x8
  404fbc:	stur	w10, [x29, #-8]
  404fc0:	b.gt	404fd8 <ferror@plt+0x33e8>
  404fc4:	ldur	x10, [x29, #-24]
  404fc8:	add	x9, x10, x9
  404fcc:	ldr	x20, [x9]
  404fd0:	cbnz	x20, 404fec <ferror@plt+0x33fc>
  404fd4:	b	405000 <ferror@plt+0x3410>
  404fd8:	ldur	x9, [x29, #-32]
  404fdc:	add	x10, x9, #0x8
  404fe0:	stur	x10, [x29, #-32]
  404fe4:	ldr	x20, [x9]
  404fe8:	cbz	x20, 405000 <ferror@plt+0x3410>
  404fec:	ldr	w9, [x19, #16]
  404ff0:	cmp	w9, w8
  404ff4:	b.ge	404f80 <ferror@plt+0x3390>  // b.tcont
  404ff8:	ldr	x0, [x19, #24]
  404ffc:	b	404fa0 <ferror@plt+0x33b0>
  405000:	ldr	x8, [x19, #24]
  405004:	ldrsw	x9, [x19, #16]
  405008:	mov	x0, x19
  40500c:	ldr	x21, [sp, #224]
  405010:	str	xzr, [x8, x9, lsl #3]
  405014:	ldp	x20, x19, [sp, #240]
  405018:	ldp	x29, x30, [sp, #208]
  40501c:	add	sp, sp, #0x100
  405020:	ret
  405024:	stp	x29, x30, [sp, #-48]!
  405028:	stp	x20, x19, [sp, #32]
  40502c:	mov	x19, x0
  405030:	mov	w0, #0x28                  	// #40
  405034:	stp	x22, x21, [sp, #16]
  405038:	mov	x29, sp
  40503c:	mov	x21, x2
  405040:	mov	x22, x1
  405044:	bl	4018b0 <malloc@plt>
  405048:	mov	x20, x0
  40504c:	cbnz	x0, 405064 <ferror@plt+0x3474>
  405050:	adrp	x1, 421000 <ferror@plt+0x1f410>
  405054:	add	x1, x1, #0xc64
  405058:	mov	w2, #0x5                   	// #5
  40505c:	bl	401ae0 <dcgettext@plt>
  405060:	bl	4116f4 <ferror@plt+0xfb04>
  405064:	stp	xzr, xzr, [x20, #16]
  405068:	str	xzr, [x20, #32]
  40506c:	stp	x22, x21, [x20]
  405070:	cbz	x19, 405084 <ferror@plt+0x3494>
  405074:	mov	x8, x19
  405078:	ldr	x19, [x19, #32]
  40507c:	cbnz	x19, 405074 <ferror@plt+0x3484>
  405080:	str	x20, [x8, #32]
  405084:	mov	x0, x20
  405088:	ldp	x20, x19, [sp, #32]
  40508c:	ldp	x22, x21, [sp, #16]
  405090:	ldp	x29, x30, [sp], #48
  405094:	ret
  405098:	stp	x29, x30, [sp, #-48]!
  40509c:	str	x21, [sp, #16]
  4050a0:	stp	x20, x19, [sp, #32]
  4050a4:	mov	x29, sp
  4050a8:	cbz	x0, 405234 <ferror@plt+0x3644>
  4050ac:	mov	x19, x0
  4050b0:	ldr	x0, [x0, #32]
  4050b4:	bl	405098 <ferror@plt+0x34a8>
  4050b8:	adrp	x20, 45c000 <ferror@plt+0x5a410>
  4050bc:	ldr	x0, [x20, #3272]
  4050c0:	bl	401ab0 <fflush@plt>
  4050c4:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  4050c8:	ldr	x0, [x8, #3264]
  4050cc:	bl	401ab0 <fflush@plt>
  4050d0:	add	x0, x29, #0x18
  4050d4:	bl	401810 <pipe@plt>
  4050d8:	cmn	w0, #0x1
  4050dc:	b.ne	4050f8 <ferror@plt+0x3508>  // b.any
  4050e0:	adrp	x1, 421000 <ferror@plt+0x1f410>
  4050e4:	add	x1, x1, #0xc87
  4050e8:	mov	w2, #0x5                   	// #5
  4050ec:	mov	x0, xzr
  4050f0:	bl	401ae0 <dcgettext@plt>
  4050f4:	bl	4116f4 <ferror@plt+0xfb04>
  4050f8:	bl	401840 <fork@plt>
  4050fc:	cmn	w0, #0x1
  405100:	b.eq	4051c4 <ferror@plt+0x35d4>  // b.none
  405104:	cbnz	w0, 4051dc <ferror@plt+0x35ec>
  405108:	ldr	w0, [x29, #28]
  40510c:	bl	401990 <close@plt>
  405110:	adrp	x21, 45c000 <ferror@plt+0x5a410>
  405114:	ldr	x0, [x21, #3280]
  405118:	bl	401aa0 <clearerr@plt>
  40511c:	ldr	x0, [x21, #3280]
  405120:	ldr	w20, [x29, #24]
  405124:	bl	401880 <fileno@plt>
  405128:	mov	w1, w0
  40512c:	mov	w0, w20
  405130:	bl	401b30 <dup2@plt>
  405134:	cmn	w0, #0x1
  405138:	b.ne	405154 <ferror@plt+0x3564>  // b.any
  40513c:	adrp	x1, 421000 <ferror@plt+0x1f410>
  405140:	add	x1, x1, #0xc9f
  405144:	mov	w2, #0x5                   	// #5
  405148:	mov	x0, xzr
  40514c:	bl	401ae0 <dcgettext@plt>
  405150:	bl	411180 <ferror@plt+0xf590>
  405154:	ldr	w0, [x29, #24]
  405158:	bl	401990 <close@plt>
  40515c:	ldr	x0, [x21, #3280]
  405160:	mov	w2, #0x1                   	// #1
  405164:	mov	x1, xzr
  405168:	bl	4019b0 <fseek@plt>
  40516c:	ldr	x1, [x21, #3280]
  405170:	mov	w0, #0x20                  	// #32
  405174:	bl	401a50 <ungetc@plt>
  405178:	ldr	x0, [x21, #3280]
  40517c:	bl	4018f0 <fgetc@plt>
  405180:	ldr	x8, [x19]
  405184:	cbnz	x8, 405248 <ferror@plt+0x3658>
  405188:	ldr	x1, [x19, #24]
  40518c:	ldr	x0, [x1]
  405190:	bl	4019e0 <execvp@plt>
  405194:	adrp	x1, 421000 <ferror@plt+0x1f410>
  405198:	add	x1, x1, #0xcc3
  40519c:	mov	w2, #0x5                   	// #5
  4051a0:	mov	x0, xzr
  4051a4:	bl	401ae0 <dcgettext@plt>
  4051a8:	ldr	x8, [x19, #24]
  4051ac:	ldr	x1, [x8]
  4051b0:	bl	41172c <ferror@plt+0xfb3c>
  4051b4:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x3330>
  4051b8:	add	x0, x0, #0xa80
  4051bc:	mov	w1, #0x2                   	// #2
  4051c0:	bl	401b20 <longjmp@plt>
  4051c4:	adrp	x1, 421000 <ferror@plt+0x1f410>
  4051c8:	add	x1, x1, #0xc93
  4051cc:	mov	w2, #0x5                   	// #5
  4051d0:	mov	x0, xzr
  4051d4:	bl	401ae0 <dcgettext@plt>
  4051d8:	bl	4116f4 <ferror@plt+0xfb04>
  4051dc:	ldr	w0, [x29, #24]
  4051e0:	bl	401990 <close@plt>
  4051e4:	ldr	x0, [x20, #3272]
  4051e8:	ldr	w19, [x29, #28]
  4051ec:	bl	401880 <fileno@plt>
  4051f0:	mov	w1, w0
  4051f4:	mov	w0, w19
  4051f8:	bl	401b30 <dup2@plt>
  4051fc:	cmn	w0, #0x1
  405200:	b.ne	40521c <ferror@plt+0x362c>  // b.any
  405204:	adrp	x1, 421000 <ferror@plt+0x1f410>
  405208:	add	x1, x1, #0xcd5
  40520c:	mov	w2, #0x5                   	// #5
  405210:	mov	x0, xzr
  405214:	bl	401ae0 <dcgettext@plt>
  405218:	bl	411180 <ferror@plt+0xf590>
  40521c:	ldr	w0, [x29, #28]
  405220:	bl	401990 <close@plt>
  405224:	ldr	x0, [x20, #3272]
  405228:	mov	w2, #0x1                   	// #1
  40522c:	mov	x1, xzr
  405230:	bl	4019b0 <fseek@plt>
  405234:	ldp	x20, x19, [sp, #32]
  405238:	ldr	x21, [sp, #16]
  40523c:	mov	w0, #0x1                   	// #1
  405240:	ldp	x29, x30, [sp], #48
  405244:	ret
  405248:	mov	x0, x19
  40524c:	blr	x8
  405250:	cmn	w0, #0x1
  405254:	b.ne	405270 <ferror@plt+0x3680>  // b.any
  405258:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40525c:	add	x1, x1, #0xcb0
  405260:	mov	w2, #0x5                   	// #5
  405264:	mov	x0, xzr
  405268:	bl	401ae0 <dcgettext@plt>
  40526c:	bl	411180 <ferror@plt+0xf590>
  405270:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x3330>
  405274:	add	x0, x0, #0xa80
  405278:	mov	w1, #0x1                   	// #1
  40527c:	bl	401b20 <longjmp@plt>
  405280:	cbz	x0, 4052a8 <ferror@plt+0x36b8>
  405284:	mov	x8, x0
  405288:	mov	w0, wzr
  40528c:	add	w0, w0, #0x1
  405290:	cmp	w0, w1
  405294:	mov	x9, x8
  405298:	b.ge	4052a4 <ferror@plt+0x36b4>  // b.tcont
  40529c:	ldr	x8, [x9, #32]
  4052a0:	cbnz	x8, 40528c <ferror@plt+0x369c>
  4052a4:	str	xzr, [x9, #32]
  4052a8:	ret
  4052ac:	stp	x29, x30, [sp, #-80]!
  4052b0:	stp	x26, x25, [sp, #16]
  4052b4:	stp	x24, x23, [sp, #32]
  4052b8:	stp	x22, x21, [sp, #48]
  4052bc:	stp	x20, x19, [sp, #64]
  4052c0:	ldr	x24, [x0, #8]
  4052c4:	mov	x19, x0
  4052c8:	mov	w0, #0x1                   	// #1
  4052cc:	mov	x29, sp
  4052d0:	bl	4017e0 <dup@plt>
  4052d4:	mov	w20, w0
  4052d8:	cmn	w0, #0x1
  4052dc:	b.ne	4052f8 <ferror@plt+0x3708>  // b.any
  4052e0:	adrp	x1, 421000 <ferror@plt+0x1f410>
  4052e4:	add	x1, x1, #0xce6
  4052e8:	mov	w2, #0x5                   	// #5
  4052ec:	mov	x0, xzr
  4052f0:	bl	401ae0 <dcgettext@plt>
  4052f4:	bl	411180 <ferror@plt+0xf590>
  4052f8:	adrp	x1, 426000 <ferror@plt+0x24410>
  4052fc:	add	x1, x1, #0xaf5
  405300:	mov	w0, w20
  405304:	bl	401910 <fdopen@plt>
  405308:	adrp	x23, 421000 <ferror@plt+0x1f410>
  40530c:	mov	x20, x0
  405310:	add	x23, x23, #0xe26
  405314:	cbz	x24, 405448 <ferror@plt+0x3858>
  405318:	adrp	x21, 45c000 <ferror@plt+0x5a410>
  40531c:	ldr	x0, [x19, #8]
  405320:	ldr	x2, [x21, #3272]
  405324:	adrp	x1, 426000 <ferror@plt+0x24410>
  405328:	add	x1, x1, #0xaf5
  40532c:	bl	401a60 <freopen@plt>
  405330:	cbnz	x0, 405348 <ferror@plt+0x3758>
  405334:	adrp	x1, 421000 <ferror@plt+0x1f410>
  405338:	add	x1, x1, #0xcf4
  40533c:	mov	w2, #0x5                   	// #5
  405340:	bl	401ae0 <dcgettext@plt>
  405344:	bl	411180 <ferror@plt+0xf590>
  405348:	ldr	x0, [x19, #32]
  40534c:	bl	405098 <ferror@plt+0x34a8>
  405350:	ldr	x21, [x21, #3272]
  405354:	adrp	x0, 421000 <ferror@plt+0x1f410>
  405358:	add	x0, x0, #0xf37
  40535c:	mov	w1, #0x88                  	// #136
  405360:	mov	w2, #0x1                   	// #1
  405364:	mov	x3, x21
  405368:	bl	401a80 <fwrite@plt>
  40536c:	adrp	x0, 421000 <ferror@plt+0x1f410>
  405370:	add	x0, x0, #0xd13
  405374:	mov	w1, #0x15                  	// #21
  405378:	mov	w2, #0x1                   	// #1
  40537c:	mov	x3, x21
  405380:	bl	401a80 <fwrite@plt>
  405384:	adrp	x0, 421000 <ferror@plt+0x1f410>
  405388:	add	x0, x0, #0xd29
  40538c:	mov	w1, #0x17                  	// #23
  405390:	mov	w2, #0x1                   	// #1
  405394:	mov	x3, x21
  405398:	bl	401a80 <fwrite@plt>
  40539c:	adrp	x0, 421000 <ferror@plt+0x1f410>
  4053a0:	add	x0, x0, #0xd41
  4053a4:	mov	w1, #0x20                  	// #32
  4053a8:	mov	w2, #0x1                   	// #1
  4053ac:	mov	x3, x21
  4053b0:	bl	401a80 <fwrite@plt>
  4053b4:	adrp	x0, 421000 <ferror@plt+0x1f410>
  4053b8:	add	x0, x0, #0xd62
  4053bc:	mov	w1, #0x24                  	// #36
  4053c0:	mov	w2, #0x1                   	// #1
  4053c4:	mov	x3, x21
  4053c8:	bl	401a80 <fwrite@plt>
  4053cc:	adrp	x0, 421000 <ferror@plt+0x1f410>
  4053d0:	add	x0, x0, #0xd87
  4053d4:	mov	w1, #0x2b                  	// #43
  4053d8:	mov	w2, #0x1                   	// #1
  4053dc:	mov	x3, x21
  4053e0:	bl	401a80 <fwrite@plt>
  4053e4:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x5330>
  4053e8:	ldr	x2, [x22, #528]
  4053ec:	adrp	x1, 421000 <ferror@plt+0x1f410>
  4053f0:	add	x1, x1, #0xdb3
  4053f4:	mov	x0, x21
  4053f8:	bl	401bc0 <fprintf@plt>
  4053fc:	ldr	x2, [x22, #528]
  405400:	adrp	x1, 421000 <ferror@plt+0x1f410>
  405404:	add	x1, x1, #0xdc7
  405408:	mov	x0, x21
  40540c:	bl	401bc0 <fprintf@plt>
  405410:	ldr	x2, [x22, #528]
  405414:	adrp	x1, 421000 <ferror@plt+0x1f410>
  405418:	add	x1, x1, #0xddd
  40541c:	mov	x0, x21
  405420:	bl	401bc0 <fprintf@plt>
  405424:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  405428:	ldr	x8, [x8, #3624]
  40542c:	adrp	x1, 421000 <ferror@plt+0x1f410>
  405430:	add	x1, x1, #0xdf5
  405434:	mov	x0, x21
  405438:	cmp	x8, #0x0
  40543c:	csel	x2, x23, x8, eq  // eq = none
  405440:	bl	401bc0 <fprintf@plt>
  405444:	b	40544c <ferror@plt+0x385c>
  405448:	mov	x21, xzr
  40544c:	adrp	x0, 421000 <ferror@plt+0x1f410>
  405450:	add	x0, x0, #0xf37
  405454:	mov	w1, #0x88                  	// #136
  405458:	mov	w2, #0x1                   	// #1
  40545c:	mov	x3, x20
  405460:	bl	401a80 <fwrite@plt>
  405464:	adrp	x0, 421000 <ferror@plt+0x1f410>
  405468:	add	x0, x0, #0xd13
  40546c:	mov	w1, #0x15                  	// #21
  405470:	mov	w2, #0x1                   	// #1
  405474:	mov	x3, x20
  405478:	bl	401a80 <fwrite@plt>
  40547c:	adrp	x0, 421000 <ferror@plt+0x1f410>
  405480:	add	x0, x0, #0xd29
  405484:	mov	w1, #0x17                  	// #23
  405488:	mov	w2, #0x1                   	// #1
  40548c:	mov	x3, x20
  405490:	bl	401a80 <fwrite@plt>
  405494:	adrp	x0, 421000 <ferror@plt+0x1f410>
  405498:	add	x0, x0, #0xd41
  40549c:	mov	w1, #0x20                  	// #32
  4054a0:	mov	w2, #0x1                   	// #1
  4054a4:	mov	x3, x20
  4054a8:	bl	401a80 <fwrite@plt>
  4054ac:	adrp	x0, 421000 <ferror@plt+0x1f410>
  4054b0:	add	x0, x0, #0xd62
  4054b4:	mov	w1, #0x24                  	// #36
  4054b8:	mov	w2, #0x1                   	// #1
  4054bc:	mov	x3, x20
  4054c0:	bl	401a80 <fwrite@plt>
  4054c4:	adrp	x25, 45c000 <ferror@plt+0x5a410>
  4054c8:	ldr	x8, [x25, #3616]
  4054cc:	adrp	x1, 421000 <ferror@plt+0x1f410>
  4054d0:	add	x1, x1, #0xdf5
  4054d4:	mov	x0, x20
  4054d8:	cmp	x8, #0x0
  4054dc:	csel	x2, x23, x8, eq  // eq = none
  4054e0:	bl	401bc0 <fprintf@plt>
  4054e4:	mov	w0, #0x200                 	// #512
  4054e8:	bl	4018b0 <malloc@plt>
  4054ec:	mov	x22, x0
  4054f0:	cbnz	x0, 405508 <ferror@plt+0x3918>
  4054f4:	adrp	x1, 421000 <ferror@plt+0x1f410>
  4054f8:	add	x1, x1, #0xe2f
  4054fc:	mov	w2, #0x5                   	// #5
  405500:	bl	401ae0 <dcgettext@plt>
  405504:	bl	4116f4 <ferror@plt+0xfb04>
  405508:	adrp	x26, 45c000 <ferror@plt+0x5a410>
  40550c:	ldr	x2, [x26, #3280]
  405510:	mov	w1, #0x200                 	// #512
  405514:	mov	x0, x22
  405518:	bl	401bd0 <fgets@plt>
  40551c:	cbz	x0, 405540 <ferror@plt+0x3950>
  405520:	mov	x0, x22
  405524:	mov	x1, x20
  405528:	bl	4017a0 <fputs@plt>
  40552c:	cbz	x24, 40550c <ferror@plt+0x391c>
  405530:	mov	x0, x22
  405534:	mov	x1, x21
  405538:	bl	4017a0 <fputs@plt>
  40553c:	b	40550c <ferror@plt+0x391c>
  405540:	cbz	x24, 405600 <ferror@plt+0x3a10>
  405544:	mov	w0, #0xa                   	// #10
  405548:	mov	x1, x21
  40554c:	bl	401820 <fputc@plt>
  405550:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  405554:	ldr	w8, [x8, #3092]
  405558:	cbz	w8, 405574 <ferror@plt+0x3984>
  40555c:	adrp	x0, 421000 <ferror@plt+0x1f410>
  405560:	add	x0, x0, #0xe52
  405564:	mov	w1, #0x20                  	// #32
  405568:	mov	w2, #0x1                   	// #1
  40556c:	mov	x3, x21
  405570:	bl	401a80 <fwrite@plt>
  405574:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x5330>
  405578:	ldr	x2, [x22, #528]
  40557c:	adrp	x1, 421000 <ferror@plt+0x1f410>
  405580:	add	x1, x1, #0xe73
  405584:	mov	x0, x21
  405588:	bl	401bc0 <fprintf@plt>
  40558c:	ldr	x2, [x22, #528]
  405590:	adrp	x1, 421000 <ferror@plt+0x1f410>
  405594:	add	x1, x1, #0xe87
  405598:	mov	x0, x21
  40559c:	bl	401bc0 <fprintf@plt>
  4055a0:	adrp	x0, 421000 <ferror@plt+0x1f410>
  4055a4:	add	x0, x0, #0xea0
  4055a8:	mov	w1, #0x28                  	// #40
  4055ac:	mov	w2, #0x1                   	// #1
  4055b0:	mov	x3, x21
  4055b4:	bl	401a80 <fwrite@plt>
  4055b8:	mov	x0, x21
  4055bc:	bl	401ab0 <fflush@plt>
  4055c0:	mov	x0, x21
  4055c4:	bl	401bf0 <ferror@plt>
  4055c8:	cbnz	w0, 4055e4 <ferror@plt+0x39f4>
  4055cc:	mov	x0, x21
  4055d0:	bl	401890 <fclose@plt>
  4055d4:	cbz	w0, 405600 <ferror@plt+0x3a10>
  4055d8:	adrp	x1, 421000 <ferror@plt+0x1f410>
  4055dc:	add	x1, x1, #0xee6
  4055e0:	b	4055ec <ferror@plt+0x39fc>
  4055e4:	adrp	x1, 421000 <ferror@plt+0x1f410>
  4055e8:	add	x1, x1, #0xec9
  4055ec:	mov	w2, #0x5                   	// #5
  4055f0:	mov	x0, xzr
  4055f4:	bl	401ae0 <dcgettext@plt>
  4055f8:	ldr	x1, [x19, #8]
  4055fc:	bl	4113e8 <ferror@plt+0xf7f8>
  405600:	mov	x0, x20
  405604:	bl	401ab0 <fflush@plt>
  405608:	mov	x0, x20
  40560c:	bl	401bf0 <ferror@plt>
  405610:	cbnz	w0, 40562c <ferror@plt+0x3a3c>
  405614:	mov	x0, x20
  405618:	bl	401890 <fclose@plt>
  40561c:	cbz	w0, 405650 <ferror@plt+0x3a60>
  405620:	adrp	x1, 421000 <ferror@plt+0x1f410>
  405624:	add	x1, x1, #0xee6
  405628:	b	405634 <ferror@plt+0x3a44>
  40562c:	adrp	x1, 421000 <ferror@plt+0x1f410>
  405630:	add	x1, x1, #0xec9
  405634:	mov	w2, #0x5                   	// #5
  405638:	mov	x0, xzr
  40563c:	bl	401ae0 <dcgettext@plt>
  405640:	ldr	x8, [x25, #3616]
  405644:	cmp	x8, #0x0
  405648:	csel	x1, x23, x8, eq  // eq = none
  40564c:	bl	4113e8 <ferror@plt+0xf7f8>
  405650:	mov	x0, xzr
  405654:	bl	401a90 <wait@plt>
  405658:	cmp	w0, #0x0
  40565c:	b.gt	405650 <ferror@plt+0x3a60>
  405660:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x3330>
  405664:	add	x0, x0, #0xa80
  405668:	mov	w1, #0x1                   	// #1
  40566c:	bl	401b20 <longjmp@plt>
  405670:	stp	x29, x30, [sp, #-96]!
  405674:	stp	x28, x27, [sp, #16]
  405678:	stp	x26, x25, [sp, #32]
  40567c:	stp	x24, x23, [sp, #48]
  405680:	stp	x22, x21, [sp, #64]
  405684:	stp	x20, x19, [sp, #80]
  405688:	mov	x29, sp
  40568c:	sub	sp, sp, #0x860
  405690:	cbz	x0, 4058d0 <ferror@plt+0x3ce0>
  405694:	mov	w0, #0x200                 	// #512
  405698:	bl	4018b0 <malloc@plt>
  40569c:	mov	x19, x0
  4056a0:	cbnz	x0, 4056b8 <ferror@plt+0x3ac8>
  4056a4:	adrp	x1, 421000 <ferror@plt+0x1f410>
  4056a8:	add	x1, x1, #0xf03
  4056ac:	mov	w2, #0x5                   	// #5
  4056b0:	bl	401ae0 <dcgettext@plt>
  4056b4:	bl	4116f4 <ferror@plt+0xfb04>
  4056b8:	adrp	x28, 45c000 <ferror@plt+0x5a410>
  4056bc:	ldr	x2, [x28, #3280]
  4056c0:	mov	w1, #0x200                 	// #512
  4056c4:	mov	x0, x19
  4056c8:	bl	401bd0 <fgets@plt>
  4056cc:	adrp	x21, 45c000 <ferror@plt+0x5a410>
  4056d0:	cbz	x0, 405870 <ferror@plt+0x3c80>
  4056d4:	sub	x8, x29, #0x58
  4056d8:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x6330>
  4056dc:	mov	w22, wzr
  4056e0:	mov	w23, #0x1                   	// #1
  4056e4:	add	x20, x20, #0xfb0
  4056e8:	mov	w27, #0x5c                  	// #92
  4056ec:	add	x26, sp, #0x8
  4056f0:	add	x8, x8, #0x10
  4056f4:	mov	w24, #0x1                   	// #1
  4056f8:	str	x8, [sp]
  4056fc:	b	405730 <ferror@plt+0x3b40>
  405700:	mov	w23, wzr
  405704:	mov	w25, wzr
  405708:	ldr	x1, [x21, #3272]
  40570c:	mov	x0, x19
  405710:	bl	4017a0 <fputs@plt>
  405714:	add	w24, w24, #0x1
  405718:	mov	w22, w25
  40571c:	ldr	x2, [x28, #3280]
  405720:	mov	w1, #0x200                 	// #512
  405724:	mov	x0, x19
  405728:	bl	401bd0 <fgets@plt>
  40572c:	cbz	x0, 405870 <ferror@plt+0x3c80>
  405730:	ldrb	w8, [x19]
  405734:	cmp	w8, #0x23
  405738:	b.ne	405758 <ferror@plt+0x3b68>  // b.any
  40573c:	sub	x3, x29, #0x58
  405740:	mov	w2, #0x3                   	// #3
  405744:	mov	x0, x20
  405748:	mov	x1, x19
  40574c:	mov	w4, wzr
  405750:	bl	401b10 <regexec@plt>
  405754:	cbz	w0, 405794 <ferror@plt+0x3ba4>
  405758:	tbz	w23, #0, 405700 <ferror@plt+0x3b10>
  40575c:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x6330>
  405760:	add	x0, x0, #0xff0
  405764:	mov	x1, x19
  405768:	mov	x2, xzr
  40576c:	mov	x3, xzr
  405770:	mov	w4, wzr
  405774:	bl	401b10 <regexec@plt>
  405778:	cmp	w0, #0x0
  40577c:	cset	w25, eq  // eq = none
  405780:	mov	w23, #0x1                   	// #1
  405784:	cbnz	w0, 405708 <ferror@plt+0x3b18>
  405788:	eor	w8, w22, #0x1
  40578c:	tbz	w8, #0, 40571c <ferror@plt+0x3b2c>
  405790:	b	405708 <ferror@plt+0x3b18>
  405794:	ldr	x0, [sp]
  405798:	mov	x1, x19
  40579c:	bl	4161b4 <ferror@plt+0x145c4>
  4057a0:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  4057a4:	ldr	x8, [x8, #3616]
  4057a8:	adrp	x22, 421000 <ferror@plt+0x1f410>
  4057ac:	add	x22, x22, #0xe26
  4057b0:	mov	x25, x0
  4057b4:	cmp	x8, #0x0
  4057b8:	csel	x1, x22, x8, eq  // eq = none
  4057bc:	bl	4019f0 <strcmp@plt>
  4057c0:	cbz	w0, 4057e8 <ferror@plt+0x3bf8>
  4057c4:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  4057c8:	ldr	x8, [x8, #3624]
  4057cc:	mov	x0, x25
  4057d0:	cmp	x8, #0x0
  4057d4:	csel	x1, x22, x8, eq  // eq = none
  4057d8:	bl	4019f0 <strcmp@plt>
  4057dc:	cbz	w0, 4057e8 <ferror@plt+0x3bf8>
  4057e0:	mov	w23, wzr
  4057e4:	b	405864 <ferror@plt+0x3c74>
  4057e8:	add	x8, sp, #0x8
  4057ec:	mov	x9, x25
  4057f0:	b	405808 <ferror@plt+0x3c18>
  4057f4:	strb	w10, [x8], #1
  4057f8:	sub	x10, x8, x26
  4057fc:	cmp	x10, #0x7ff
  405800:	add	x9, x9, #0x1
  405804:	b.ge	405840 <ferror@plt+0x3c50>  // b.tcont
  405808:	ldrb	w10, [x9]
  40580c:	cmp	w10, #0x5c
  405810:	b.eq	405824 <ferror@plt+0x3c34>  // b.none
  405814:	cbz	w10, 405840 <ferror@plt+0x3c50>
  405818:	cmp	w10, #0x22
  40581c:	b.ne	4057f4 <ferror@plt+0x3c04>  // b.any
  405820:	b	405834 <ferror@plt+0x3c44>
  405824:	strb	w27, [x8], #1
  405828:	ldrb	w10, [x9]
  40582c:	cmp	w10, #0x22
  405830:	b.ne	4057f4 <ferror@plt+0x3c04>  // b.any
  405834:	strb	w27, [x8], #1
  405838:	ldrb	w10, [x9]
  40583c:	b	4057f4 <ferror@plt+0x3c04>
  405840:	adrp	x2, 421000 <ferror@plt+0x1f410>
  405844:	add	x4, sp, #0x8
  405848:	mov	w1, #0x200                 	// #512
  40584c:	mov	x0, x19
  405850:	add	x2, x2, #0xf28
  405854:	mov	w3, w24
  405858:	strb	wzr, [x8]
  40585c:	bl	401860 <snprintf@plt>
  405860:	mov	w23, #0x1                   	// #1
  405864:	mov	x0, x25
  405868:	bl	401a30 <free@plt>
  40586c:	b	405704 <ferror@plt+0x3b14>
  405870:	ldr	x0, [x21, #3272]
  405874:	bl	401ab0 <fflush@plt>
  405878:	ldr	x19, [x21, #3272]
  40587c:	mov	x0, x19
  405880:	bl	401bf0 <ferror@plt>
  405884:	cbz	w0, 405894 <ferror@plt+0x3ca4>
  405888:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40588c:	add	x1, x1, #0xec9
  405890:	b	4058a8 <ferror@plt+0x3cb8>
  405894:	mov	x0, x19
  405898:	bl	401890 <fclose@plt>
  40589c:	cbz	w0, 4058d0 <ferror@plt+0x3ce0>
  4058a0:	adrp	x1, 421000 <ferror@plt+0x1f410>
  4058a4:	add	x1, x1, #0xee6
  4058a8:	mov	w2, #0x5                   	// #5
  4058ac:	mov	x0, xzr
  4058b0:	bl	401ae0 <dcgettext@plt>
  4058b4:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  4058b8:	ldr	x8, [x8, #3616]
  4058bc:	adrp	x9, 421000 <ferror@plt+0x1f410>
  4058c0:	add	x9, x9, #0xe26
  4058c4:	cmp	x8, #0x0
  4058c8:	csel	x1, x9, x8, eq  // eq = none
  4058cc:	bl	4113e8 <ferror@plt+0xf7f8>
  4058d0:	mov	w0, wzr
  4058d4:	add	sp, sp, #0x860
  4058d8:	ldp	x20, x19, [sp, #80]
  4058dc:	ldp	x22, x21, [sp, #64]
  4058e0:	ldp	x24, x23, [sp, #48]
  4058e4:	ldp	x26, x25, [sp, #32]
  4058e8:	ldp	x28, x27, [sp, #16]
  4058ec:	ldp	x29, x30, [sp], #96
  4058f0:	ret
  4058f4:	stp	x29, x30, [sp, #-32]!
  4058f8:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  4058fc:	ldr	w8, [x8, #3576]
  405900:	str	x19, [sp, #16]
  405904:	mov	x29, sp
  405908:	cmp	w8, #0x1
  40590c:	lsl	w19, w8, #3
  405910:	b.lt	405938 <ferror@plt+0x3d48>  // b.tstop
  405914:	mov	w0, #0x9                   	// #9
  405918:	bl	4116e8 <ferror@plt+0xfaf8>
  40591c:	sub	w8, w19, #0x8
  405920:	cmp	w19, #0xf
  405924:	mov	w19, w8
  405928:	b.gt	405914 <ferror@plt+0x3d24>
  40592c:	cmp	w8, #0x1
  405930:	b.ge	405944 <ferror@plt+0x3d54>  // b.tcont
  405934:	b	40595c <ferror@plt+0x3d6c>
  405938:	mov	w8, w19
  40593c:	cmp	w8, #0x1
  405940:	b.lt	40595c <ferror@plt+0x3d6c>  // b.tstop
  405944:	add	w19, w8, #0x1
  405948:	mov	w0, #0x20                  	// #32
  40594c:	bl	4116e8 <ferror@plt+0xfaf8>
  405950:	sub	w19, w19, #0x1
  405954:	cmp	w19, #0x1
  405958:	b.gt	405948 <ferror@plt+0x3d58>
  40595c:	ldr	x19, [sp, #16]
  405960:	ldp	x29, x30, [sp], #32
  405964:	ret
  405968:	stp	x29, x30, [sp, #-48]!
  40596c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  405970:	ldr	w8, [x8, #2744]
  405974:	str	x21, [sp, #16]
  405978:	stp	x20, x19, [sp, #32]
  40597c:	mov	x29, sp
  405980:	cbnz	w8, 405c14 <ferror@plt+0x4024>
  405984:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  405988:	ldr	w8, [x8, #3084]
  40598c:	cbz	w8, 405c14 <ferror@plt+0x4024>
  405990:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  405994:	adrp	x20, 45c000 <ferror@plt+0x5a410>
  405998:	ldr	w9, [x8, #2620]
  40599c:	ldr	w8, [x20, #3576]
  4059a0:	lsl	w19, w8, #3
  4059a4:	cmp	w8, #0x1
  4059a8:	cbz	w9, 4059f4 <ferror@plt+0x3e04>
  4059ac:	b.lt	405a3c <ferror@plt+0x3e4c>  // b.tstop
  4059b0:	mov	w0, #0x9                   	// #9
  4059b4:	bl	4116e8 <ferror@plt+0xfaf8>
  4059b8:	sub	w8, w19, #0x8
  4059bc:	cmp	w19, #0xf
  4059c0:	mov	w19, w8
  4059c4:	b.gt	4059b0 <ferror@plt+0x3dc0>
  4059c8:	cmp	w8, #0x1
  4059cc:	b.lt	405a48 <ferror@plt+0x3e58>  // b.tstop
  4059d0:	adrp	x19, 421000 <ferror@plt+0x1f410>
  4059d4:	add	w21, w8, #0x1
  4059d8:	add	x19, x19, #0xfc0
  4059dc:	mov	w0, #0x20                  	// #32
  4059e0:	bl	4116e8 <ferror@plt+0xfaf8>
  4059e4:	sub	w21, w21, #0x1
  4059e8:	cmp	w21, #0x1
  4059ec:	b.gt	4059dc <ferror@plt+0x3dec>
  4059f0:	b	405a68 <ferror@plt+0x3e78>
  4059f4:	b.lt	405a54 <ferror@plt+0x3e64>  // b.tstop
  4059f8:	mov	w0, #0x9                   	// #9
  4059fc:	bl	4116e8 <ferror@plt+0xfaf8>
  405a00:	sub	w8, w19, #0x8
  405a04:	cmp	w19, #0xf
  405a08:	mov	w19, w8
  405a0c:	b.gt	4059f8 <ferror@plt+0x3e08>
  405a10:	cmp	w8, #0x1
  405a14:	b.lt	405a60 <ferror@plt+0x3e70>  // b.tstop
  405a18:	adrp	x19, 421000 <ferror@plt+0x1f410>
  405a1c:	add	w21, w8, #0x1
  405a20:	add	x19, x19, #0xfe3
  405a24:	mov	w0, #0x20                  	// #32
  405a28:	bl	4116e8 <ferror@plt+0xfaf8>
  405a2c:	sub	w21, w21, #0x1
  405a30:	cmp	w21, #0x1
  405a34:	b.gt	405a24 <ferror@plt+0x3e34>
  405a38:	b	405a68 <ferror@plt+0x3e78>
  405a3c:	mov	w8, w19
  405a40:	cmp	w8, #0x1
  405a44:	b.ge	4059d0 <ferror@plt+0x3de0>  // b.tcont
  405a48:	adrp	x19, 421000 <ferror@plt+0x1f410>
  405a4c:	add	x19, x19, #0xfc0
  405a50:	b	405a68 <ferror@plt+0x3e78>
  405a54:	mov	w8, w19
  405a58:	cmp	w8, #0x1
  405a5c:	b.ge	405a18 <ferror@plt+0x3e28>  // b.tcont
  405a60:	adrp	x19, 421000 <ferror@plt+0x1f410>
  405a64:	add	x19, x19, #0xfe3
  405a68:	mov	x0, x19
  405a6c:	bl	4116bc <ferror@plt+0xfacc>
  405a70:	ldr	w8, [x20, #3576]
  405a74:	add	w9, w8, #0x1
  405a78:	str	w9, [x20, #3576]
  405a7c:	tbnz	w8, #31, 405aac <ferror@plt+0x3ebc>
  405a80:	lsl	w8, w8, #3
  405a84:	add	w19, w8, #0x10
  405a88:	mov	w0, #0x9                   	// #9
  405a8c:	bl	4116e8 <ferror@plt+0xfaf8>
  405a90:	sub	w19, w19, #0x8
  405a94:	cmp	w19, #0xf
  405a98:	b.gt	405a88 <ferror@plt+0x3e98>
  405a9c:	sub	w8, w19, #0x8
  405aa0:	cmp	w8, #0x1
  405aa4:	b.ge	405ab8 <ferror@plt+0x3ec8>  // b.tcont
  405aa8:	b	405ad0 <ferror@plt+0x3ee0>
  405aac:	lsl	w8, w9, #3
  405ab0:	cmp	w8, #0x1
  405ab4:	b.lt	405ad0 <ferror@plt+0x3ee0>  // b.tstop
  405ab8:	add	w19, w8, #0x1
  405abc:	mov	w0, #0x20                  	// #32
  405ac0:	bl	4116e8 <ferror@plt+0xfaf8>
  405ac4:	sub	w19, w19, #0x1
  405ac8:	cmp	w19, #0x1
  405acc:	b.gt	405abc <ferror@plt+0x3ecc>
  405ad0:	adrp	x0, 430000 <ferror@plt+0x2e410>
  405ad4:	add	x0, x0, #0xf94
  405ad8:	bl	4116bc <ferror@plt+0xfacc>
  405adc:	ldr	w8, [x20, #3576]
  405ae0:	cmp	w8, #0x1
  405ae4:	lsl	w19, w8, #3
  405ae8:	b.lt	405b10 <ferror@plt+0x3f20>  // b.tstop
  405aec:	mov	w0, #0x9                   	// #9
  405af0:	bl	4116e8 <ferror@plt+0xfaf8>
  405af4:	sub	w8, w19, #0x8
  405af8:	cmp	w19, #0xf
  405afc:	mov	w19, w8
  405b00:	b.gt	405aec <ferror@plt+0x3efc>
  405b04:	cmp	w8, #0x1
  405b08:	b.ge	405b1c <ferror@plt+0x3f2c>  // b.tcont
  405b0c:	b	405b34 <ferror@plt+0x3f44>
  405b10:	mov	w8, w19
  405b14:	cmp	w8, #0x1
  405b18:	b.lt	405b34 <ferror@plt+0x3f44>  // b.tstop
  405b1c:	add	w19, w8, #0x1
  405b20:	mov	w0, #0x20                  	// #32
  405b24:	bl	4116e8 <ferror@plt+0xfaf8>
  405b28:	sub	w19, w19, #0x1
  405b2c:	cmp	w19, #0x1
  405b30:	b.gt	405b20 <ferror@plt+0x3f30>
  405b34:	adrp	x0, 422000 <ferror@plt+0x20410>
  405b38:	add	x0, x0, #0x6
  405b3c:	bl	4116bc <ferror@plt+0xfacc>
  405b40:	ldr	w8, [x20, #3576]
  405b44:	cmp	w8, #0x1
  405b48:	lsl	w19, w8, #3
  405b4c:	b.lt	405b74 <ferror@plt+0x3f84>  // b.tstop
  405b50:	mov	w0, #0x9                   	// #9
  405b54:	bl	4116e8 <ferror@plt+0xfaf8>
  405b58:	sub	w8, w19, #0x8
  405b5c:	cmp	w19, #0xf
  405b60:	mov	w19, w8
  405b64:	b.gt	405b50 <ferror@plt+0x3f60>
  405b68:	cmp	w8, #0x1
  405b6c:	b.ge	405b80 <ferror@plt+0x3f90>  // b.tcont
  405b70:	b	405b98 <ferror@plt+0x3fa8>
  405b74:	mov	w8, w19
  405b78:	cmp	w8, #0x1
  405b7c:	b.lt	405b98 <ferror@plt+0x3fa8>  // b.tstop
  405b80:	add	w19, w8, #0x1
  405b84:	mov	w0, #0x20                  	// #32
  405b88:	bl	4116e8 <ferror@plt+0xfaf8>
  405b8c:	sub	w19, w19, #0x1
  405b90:	cmp	w19, #0x1
  405b94:	b.gt	405b84 <ferror@plt+0x3f94>
  405b98:	adrp	x0, 422000 <ferror@plt+0x20410>
  405b9c:	add	x0, x0, #0x38
  405ba0:	bl	4116bc <ferror@plt+0xfacc>
  405ba4:	ldr	w8, [x20, #3576]
  405ba8:	cmp	w8, #0x1
  405bac:	lsl	w19, w8, #3
  405bb0:	b.lt	405bd8 <ferror@plt+0x3fe8>  // b.tstop
  405bb4:	mov	w0, #0x9                   	// #9
  405bb8:	bl	4116e8 <ferror@plt+0xfaf8>
  405bbc:	sub	w8, w19, #0x8
  405bc0:	cmp	w19, #0xf
  405bc4:	mov	w19, w8
  405bc8:	b.gt	405bb4 <ferror@plt+0x3fc4>
  405bcc:	cmp	w8, #0x1
  405bd0:	b.ge	405be4 <ferror@plt+0x3ff4>  // b.tcont
  405bd4:	b	405bfc <ferror@plt+0x400c>
  405bd8:	mov	w8, w19
  405bdc:	cmp	w8, #0x1
  405be0:	b.lt	405bfc <ferror@plt+0x400c>  // b.tstop
  405be4:	add	w19, w8, #0x1
  405be8:	mov	w0, #0x20                  	// #32
  405bec:	bl	4116e8 <ferror@plt+0xfaf8>
  405bf0:	sub	w19, w19, #0x1
  405bf4:	cmp	w19, #0x1
  405bf8:	b.gt	405be8 <ferror@plt+0x3ff8>
  405bfc:	adrp	x0, 431000 <ferror@plt+0x2f410>
  405c00:	add	x0, x0, #0x15e
  405c04:	bl	4116bc <ferror@plt+0xfacc>
  405c08:	ldr	w8, [x20, #3576]
  405c0c:	sub	w8, w8, #0x1
  405c10:	str	w8, [x20, #3576]
  405c14:	ldp	x20, x19, [sp, #32]
  405c18:	ldr	x21, [sp, #16]
  405c1c:	ldp	x29, x30, [sp], #48
  405c20:	ret
  405c24:	stp	x29, x30, [sp, #-32]!
  405c28:	stp	x20, x19, [sp, #16]
  405c2c:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  405c30:	ldr	w8, [x8, #3576]
  405c34:	mov	x19, x0
  405c38:	mov	x29, sp
  405c3c:	cmp	w8, #0x1
  405c40:	lsl	w20, w8, #3
  405c44:	b.lt	405c6c <ferror@plt+0x407c>  // b.tstop
  405c48:	mov	w0, #0x9                   	// #9
  405c4c:	bl	4116e8 <ferror@plt+0xfaf8>
  405c50:	sub	w8, w20, #0x8
  405c54:	cmp	w20, #0xf
  405c58:	mov	w20, w8
  405c5c:	b.gt	405c48 <ferror@plt+0x4058>
  405c60:	cmp	w8, #0x1
  405c64:	b.ge	405c78 <ferror@plt+0x4088>  // b.tcont
  405c68:	b	405c90 <ferror@plt+0x40a0>
  405c6c:	mov	w8, w20
  405c70:	cmp	w8, #0x1
  405c74:	b.lt	405c90 <ferror@plt+0x40a0>  // b.tstop
  405c78:	add	w20, w8, #0x1
  405c7c:	mov	w0, #0x20                  	// #32
  405c80:	bl	4116e8 <ferror@plt+0xfaf8>
  405c84:	sub	w20, w20, #0x1
  405c88:	cmp	w20, #0x1
  405c8c:	b.gt	405c7c <ferror@plt+0x408c>
  405c90:	mov	x0, x19
  405c94:	ldp	x20, x19, [sp, #16]
  405c98:	ldp	x29, x30, [sp], #32
  405c9c:	b	4116bc <ferror@plt+0xfacc>
  405ca0:	stp	x29, x30, [sp, #-48]!
  405ca4:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  405ca8:	ldr	w8, [x8, #2744]
  405cac:	str	x21, [sp, #16]
  405cb0:	stp	x20, x19, [sp, #32]
  405cb4:	mov	x29, sp
  405cb8:	cbnz	w8, 405f7c <ferror@plt+0x438c>
  405cbc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  405cc0:	ldr	w8, [x8, #3084]
  405cc4:	cbz	w8, 405f7c <ferror@plt+0x438c>
  405cc8:	adrp	x20, 45c000 <ferror@plt+0x5a410>
  405ccc:	mov	w8, #0x3                   	// #3
  405cd0:	mov	w0, #0x9                   	// #9
  405cd4:	str	w8, [x20, #3576]
  405cd8:	bl	4116e8 <ferror@plt+0xfaf8>
  405cdc:	mov	w0, #0x9                   	// #9
  405ce0:	bl	4116e8 <ferror@plt+0xfaf8>
  405ce4:	mov	w0, #0x9                   	// #9
  405ce8:	bl	4116e8 <ferror@plt+0xfaf8>
  405cec:	adrp	x0, 422000 <ferror@plt+0x20410>
  405cf0:	add	x0, x0, #0x5e
  405cf4:	bl	4116bc <ferror@plt+0xfacc>
  405cf8:	ldr	w8, [x20, #3576]
  405cfc:	cmp	w8, #0x1
  405d00:	lsl	w19, w8, #3
  405d04:	b.lt	405d2c <ferror@plt+0x413c>  // b.tstop
  405d08:	mov	w0, #0x9                   	// #9
  405d0c:	bl	4116e8 <ferror@plt+0xfaf8>
  405d10:	sub	w8, w19, #0x8
  405d14:	cmp	w19, #0xf
  405d18:	mov	w19, w8
  405d1c:	b.gt	405d08 <ferror@plt+0x4118>
  405d20:	cmp	w8, #0x1
  405d24:	b.ge	405d38 <ferror@plt+0x4148>  // b.tcont
  405d28:	b	405d50 <ferror@plt+0x4160>
  405d2c:	mov	w8, w19
  405d30:	cmp	w8, #0x1
  405d34:	b.lt	405d50 <ferror@plt+0x4160>  // b.tstop
  405d38:	add	w19, w8, #0x1
  405d3c:	mov	w0, #0x20                  	// #32
  405d40:	bl	4116e8 <ferror@plt+0xfaf8>
  405d44:	sub	w19, w19, #0x1
  405d48:	cmp	w19, #0x1
  405d4c:	b.gt	405d3c <ferror@plt+0x414c>
  405d50:	adrp	x0, 422000 <ferror@plt+0x20410>
  405d54:	add	x0, x0, #0x79
  405d58:	bl	4116bc <ferror@plt+0xfacc>
  405d5c:	ldr	w8, [x20, #3576]
  405d60:	cmp	w8, #0x1
  405d64:	lsl	w19, w8, #3
  405d68:	b.lt	405d90 <ferror@plt+0x41a0>  // b.tstop
  405d6c:	mov	w0, #0x9                   	// #9
  405d70:	bl	4116e8 <ferror@plt+0xfaf8>
  405d74:	sub	w8, w19, #0x8
  405d78:	cmp	w19, #0xf
  405d7c:	mov	w19, w8
  405d80:	b.gt	405d6c <ferror@plt+0x417c>
  405d84:	cmp	w8, #0x1
  405d88:	b.ge	405d9c <ferror@plt+0x41ac>  // b.tcont
  405d8c:	b	405db4 <ferror@plt+0x41c4>
  405d90:	mov	w8, w19
  405d94:	cmp	w8, #0x1
  405d98:	b.lt	405db4 <ferror@plt+0x41c4>  // b.tstop
  405d9c:	add	w19, w8, #0x1
  405da0:	mov	w0, #0x20                  	// #32
  405da4:	bl	4116e8 <ferror@plt+0xfaf8>
  405da8:	sub	w19, w19, #0x1
  405dac:	cmp	w19, #0x1
  405db0:	b.gt	405da0 <ferror@plt+0x41b0>
  405db4:	adrp	x0, 430000 <ferror@plt+0x2e410>
  405db8:	add	x0, x0, #0x4ed
  405dbc:	bl	4116bc <ferror@plt+0xfacc>
  405dc0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  405dc4:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  405dc8:	ldr	w10, [x8, #2620]
  405dcc:	ldr	w9, [x9, #2420]
  405dd0:	ldr	w8, [x20, #3576]
  405dd4:	orr	w9, w9, w10
  405dd8:	lsl	w19, w8, #3
  405ddc:	cmp	w8, #0x1
  405de0:	cbz	w9, 405e2c <ferror@plt+0x423c>
  405de4:	b.lt	405e74 <ferror@plt+0x4284>  // b.tstop
  405de8:	mov	w0, #0x9                   	// #9
  405dec:	bl	4116e8 <ferror@plt+0xfaf8>
  405df0:	sub	w8, w19, #0x8
  405df4:	cmp	w19, #0xf
  405df8:	mov	w19, w8
  405dfc:	b.gt	405de8 <ferror@plt+0x41f8>
  405e00:	cmp	w8, #0x1
  405e04:	b.lt	405e80 <ferror@plt+0x4290>  // b.tstop
  405e08:	adrp	x19, 422000 <ferror@plt+0x20410>
  405e0c:	add	w21, w8, #0x1
  405e10:	add	x19, x19, #0xa7
  405e14:	mov	w0, #0x20                  	// #32
  405e18:	bl	4116e8 <ferror@plt+0xfaf8>
  405e1c:	sub	w21, w21, #0x1
  405e20:	cmp	w21, #0x1
  405e24:	b.gt	405e14 <ferror@plt+0x4224>
  405e28:	b	405ea0 <ferror@plt+0x42b0>
  405e2c:	b.lt	405e8c <ferror@plt+0x429c>  // b.tstop
  405e30:	mov	w0, #0x9                   	// #9
  405e34:	bl	4116e8 <ferror@plt+0xfaf8>
  405e38:	sub	w8, w19, #0x8
  405e3c:	cmp	w19, #0xf
  405e40:	mov	w19, w8
  405e44:	b.gt	405e30 <ferror@plt+0x4240>
  405e48:	cmp	w8, #0x1
  405e4c:	b.lt	405e98 <ferror@plt+0x42a8>  // b.tstop
  405e50:	adrp	x19, 422000 <ferror@plt+0x20410>
  405e54:	add	w21, w8, #0x1
  405e58:	add	x19, x19, #0xd1
  405e5c:	mov	w0, #0x20                  	// #32
  405e60:	bl	4116e8 <ferror@plt+0xfaf8>
  405e64:	sub	w21, w21, #0x1
  405e68:	cmp	w21, #0x1
  405e6c:	b.gt	405e5c <ferror@plt+0x426c>
  405e70:	b	405ea0 <ferror@plt+0x42b0>
  405e74:	mov	w8, w19
  405e78:	cmp	w8, #0x1
  405e7c:	b.ge	405e08 <ferror@plt+0x4218>  // b.tcont
  405e80:	adrp	x19, 422000 <ferror@plt+0x20410>
  405e84:	add	x19, x19, #0xa7
  405e88:	b	405ea0 <ferror@plt+0x42b0>
  405e8c:	mov	w8, w19
  405e90:	cmp	w8, #0x1
  405e94:	b.ge	405e50 <ferror@plt+0x4260>  // b.tcont
  405e98:	adrp	x19, 422000 <ferror@plt+0x20410>
  405e9c:	add	x19, x19, #0xd1
  405ea0:	mov	x0, x19
  405ea4:	bl	4116bc <ferror@plt+0xfacc>
  405ea8:	ldr	w8, [x20, #3576]
  405eac:	cmp	w8, #0x1
  405eb0:	lsl	w19, w8, #3
  405eb4:	b.lt	405edc <ferror@plt+0x42ec>  // b.tstop
  405eb8:	mov	w0, #0x9                   	// #9
  405ebc:	bl	4116e8 <ferror@plt+0xfaf8>
  405ec0:	sub	w8, w19, #0x8
  405ec4:	cmp	w19, #0xf
  405ec8:	mov	w19, w8
  405ecc:	b.gt	405eb8 <ferror@plt+0x42c8>
  405ed0:	cmp	w8, #0x1
  405ed4:	b.ge	405ee8 <ferror@plt+0x42f8>  // b.tcont
  405ed8:	b	405f00 <ferror@plt+0x4310>
  405edc:	mov	w8, w19
  405ee0:	cmp	w8, #0x1
  405ee4:	b.lt	405f00 <ferror@plt+0x4310>  // b.tstop
  405ee8:	add	w19, w8, #0x1
  405eec:	mov	w0, #0x20                  	// #32
  405ef0:	bl	4116e8 <ferror@plt+0xfaf8>
  405ef4:	sub	w19, w19, #0x1
  405ef8:	cmp	w19, #0x1
  405efc:	b.gt	405eec <ferror@plt+0x42fc>
  405f00:	adrp	x0, 422000 <ferror@plt+0x20410>
  405f04:	add	x0, x0, #0xf7
  405f08:	bl	4116bc <ferror@plt+0xfacc>
  405f0c:	ldr	w8, [x20, #3576]
  405f10:	cmp	w8, #0x1
  405f14:	lsl	w19, w8, #3
  405f18:	b.lt	405f40 <ferror@plt+0x4350>  // b.tstop
  405f1c:	mov	w0, #0x9                   	// #9
  405f20:	bl	4116e8 <ferror@plt+0xfaf8>
  405f24:	sub	w8, w19, #0x8
  405f28:	cmp	w19, #0xf
  405f2c:	mov	w19, w8
  405f30:	b.gt	405f1c <ferror@plt+0x432c>
  405f34:	cmp	w8, #0x1
  405f38:	b.ge	405f4c <ferror@plt+0x435c>  // b.tcont
  405f3c:	b	405f64 <ferror@plt+0x4374>
  405f40:	mov	w8, w19
  405f44:	cmp	w8, #0x1
  405f48:	b.lt	405f64 <ferror@plt+0x4374>  // b.tstop
  405f4c:	add	w19, w8, #0x1
  405f50:	mov	w0, #0x20                  	// #32
  405f54:	bl	4116e8 <ferror@plt+0xfaf8>
  405f58:	sub	w19, w19, #0x1
  405f5c:	cmp	w19, #0x1
  405f60:	b.gt	405f50 <ferror@plt+0x4360>
  405f64:	adrp	x0, 430000 <ferror@plt+0x2e410>
  405f68:	add	x0, x0, #0xf13
  405f6c:	bl	4116bc <ferror@plt+0xfacc>
  405f70:	mov	w0, #0xa                   	// #10
  405f74:	bl	4116e8 <ferror@plt+0xfaf8>
  405f78:	str	wzr, [x20, #3576]
  405f7c:	ldp	x20, x19, [sp, #32]
  405f80:	ldr	x21, [sp, #16]
  405f84:	ldp	x29, x30, [sp], #48
  405f88:	ret
  405f8c:	stp	x29, x30, [sp, #-96]!
  405f90:	stp	x26, x25, [sp, #32]
  405f94:	stp	x24, x23, [sp, #48]
  405f98:	stp	x22, x21, [sp, #64]
  405f9c:	stp	x20, x19, [sp, #80]
  405fa0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  405fa4:	adrp	x19, 45e000 <stdin@@GLIBC_2.17+0x1330>
  405fa8:	ldrb	w9, [x19, #2432]
  405fac:	ldr	w21, [x8, #560]
  405fb0:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x3330>
  405fb4:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  405fb8:	str	x27, [sp, #16]
  405fbc:	mov	x29, sp
  405fc0:	cbz	w9, 405fe4 <ferror@plt+0x43f4>
  405fc4:	ldr	w8, [x20, #3004]
  405fc8:	ldr	w9, [x22, #2424]
  405fcc:	adrp	x0, 422000 <ferror@plt+0x20410>
  405fd0:	add	x0, x0, #0x129
  405fd4:	add	w8, w8, w9
  405fd8:	add	w1, w8, #0x1
  405fdc:	bl	4119fc <ferror@plt+0xfe0c>
  405fe0:	b	405ff0 <ferror@plt+0x4400>
  405fe4:	adrp	x0, 422000 <ferror@plt+0x20410>
  405fe8:	add	x0, x0, #0x166
  405fec:	bl	4116bc <ferror@plt+0xfacc>
  405ff0:	ldr	w8, [x20, #3004]
  405ff4:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x6330>
  405ff8:	ldr	w9, [x23, #580]
  405ffc:	add	w26, w21, #0x1
  406000:	add	w10, w8, #0x2
  406004:	cmp	w10, w9
  406008:	b.lt	406024 <ferror@plt+0x4434>  // b.tstop
  40600c:	bl	41a04c <ferror@plt+0x1845c>
  406010:	ldr	w8, [x20, #3004]
  406014:	ldr	w9, [x23, #580]
  406018:	add	w10, w8, #0x2
  40601c:	cmp	w10, w9
  406020:	b.ge	40600c <ferror@plt+0x441c>  // b.tcont
  406024:	adrp	x23, 45e000 <stdin@@GLIBC_2.17+0x1330>
  406028:	ldr	w9, [x23, #2484]
  40602c:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x5330>
  406030:	ldr	w10, [x21, #2632]
  406034:	add	w9, w9, #0x1
  406038:	cmp	w9, w10
  40603c:	b.lt	40605c <ferror@plt+0x446c>  // b.tstop
  406040:	bl	403654 <ferror@plt+0x1a64>
  406044:	ldr	w8, [x23, #2484]
  406048:	ldr	w10, [x21, #2632]
  40604c:	add	w9, w8, #0x1
  406050:	cmp	w9, w10
  406054:	b.ge	406040 <ferror@plt+0x4450>  // b.tcont
  406058:	ldr	w8, [x20, #3004]
  40605c:	adrp	x21, 45e000 <stdin@@GLIBC_2.17+0x1330>
  406060:	ldr	x10, [x21, #344]
  406064:	add	w8, w8, #0x2
  406068:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  40606c:	adrp	x25, 45e000 <stdin@@GLIBC_2.17+0x1330>
  406070:	str	w8, [x10, w9, sxtw #2]
  406074:	ldr	x9, [x24, #3904]
  406078:	ldrsw	x8, [x20, #3004]
  40607c:	add	x8, x9, x8, lsl #2
  406080:	str	w26, [x8, #4]
  406084:	ldr	w11, [x22, #2424]
  406088:	ldr	x8, [x25, #2440]
  40608c:	ldrsw	x12, [x20, #3004]
  406090:	add	w11, w11, #0x1
  406094:	add	x12, x8, x12, lsl #2
  406098:	str	w11, [x12, #4]
  40609c:	ldrsw	x11, [x20, #3004]
  4060a0:	mov	w12, #0x1                   	// #1
  4060a4:	add	x11, x8, x11, lsl #2
  4060a8:	str	w12, [x11, #8]
  4060ac:	ldrsw	x11, [x20, #3004]
  4060b0:	add	x11, x9, x11, lsl #2
  4060b4:	str	wzr, [x11, #8]
  4060b8:	ldr	w11, [x23, #2484]
  4060bc:	tbnz	w11, #31, 4060f8 <ferror@plt+0x4508>
  4060c0:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x3330>
  4060c4:	ldr	x12, [x12, #3312]
  4060c8:	mov	x11, xzr
  4060cc:	mov	x13, #0xfffffffffffffffe    	// #-2
  4060d0:	ldr	w14, [x12], #8
  4060d4:	ldrsw	x15, [x10, x11, lsl #2]
  4060d8:	lsl	x15, x15, #2
  4060dc:	sub	x15, x15, #0x4
  4060e0:	str	x13, [x8, x15]
  4060e4:	str	w14, [x9, x15]
  4060e8:	ldrsw	x14, [x23, #2484]
  4060ec:	cmp	x11, x14
  4060f0:	add	x11, x11, #0x1
  4060f4:	b.lt	4060d0 <ferror@plt+0x44e0>  // b.tstop
  4060f8:	ldr	w10, [x20, #3004]
  4060fc:	tbnz	w10, #31, 4061a0 <ferror@plt+0x45b0>
  406100:	mov	w26, wzr
  406104:	mov	x27, xzr
  406108:	b	406134 <ferror@plt+0x4544>
  40610c:	ldr	x8, [x24, #3904]
  406110:	mov	w0, wzr
  406114:	ldr	w1, [x8, x27, lsl #2]
  406118:	bl	412428 <ferror@plt+0x10838>
  40611c:	ldrsw	x10, [x20, #3004]
  406120:	ldr	x8, [x25, #2440]
  406124:	sub	w26, w26, #0x1
  406128:	cmp	x27, x10
  40612c:	add	x27, x27, #0x1
  406130:	b.ge	40619c <ferror@plt+0x45ac>  // b.tcont
  406134:	ldr	w0, [x8, x27, lsl #2]
  406138:	cmn	w0, #0x2
  40613c:	b.eq	40610c <ferror@plt+0x451c>  // b.none
  406140:	cmn	w0, #0x1
  406144:	b.ne	406164 <ferror@plt+0x4574>  // b.any
  406148:	ldr	x8, [x21, #344]
  40614c:	ldrsw	x9, [x23, #2484]
  406150:	mov	w0, wzr
  406154:	add	x8, x8, x9, lsl #2
  406158:	ldr	w8, [x8, #4]
  40615c:	add	w1, w26, w8
  406160:	b	406118 <ferror@plt+0x4528>
  406164:	cbz	w0, 406190 <ferror@plt+0x45a0>
  406168:	ldr	w8, [x22, #2424]
  40616c:	cmp	w0, w8
  406170:	b.gt	406190 <ferror@plt+0x45a0>
  406174:	ldr	x8, [x24, #3904]
  406178:	ldr	x9, [x21, #344]
  40617c:	ldrsw	x8, [x8, x27, lsl #2]
  406180:	ldr	w8, [x9, x8, lsl #2]
  406184:	add	w8, w0, w8
  406188:	add	w1, w26, w8
  40618c:	b	406118 <ferror@plt+0x4528>
  406190:	mov	w0, wzr
  406194:	mov	w1, wzr
  406198:	b	406118 <ferror@plt+0x4528>
  40619c:	ldr	x9, [x24, #3904]
  4061a0:	add	w10, w10, #0x1
  4061a4:	sbfiz	x10, x10, #2, #32
  4061a8:	ldr	w0, [x8, x10]
  4061ac:	ldr	w1, [x9, x10]
  4061b0:	bl	412428 <ferror@plt+0x10838>
  4061b4:	ldrsw	x8, [x20, #3004]
  4061b8:	ldr	x9, [x25, #2440]
  4061bc:	ldr	x10, [x24, #3904]
  4061c0:	lsl	x8, x8, #2
  4061c4:	add	x8, x8, #0x8
  4061c8:	ldr	w0, [x9, x8]
  4061cc:	ldr	w1, [x10, x8]
  4061d0:	bl	412428 <ferror@plt+0x10838>
  4061d4:	ldrb	w8, [x19, #2432]
  4061d8:	adrp	x20, 461000 <stdin@@GLIBC_2.17+0x4330>
  4061dc:	cbz	w8, 406218 <ferror@plt+0x4628>
  4061e0:	adrp	x0, 422000 <ferror@plt+0x20410>
  4061e4:	add	x0, x0, #0x19c
  4061e8:	bl	4116bc <ferror@plt+0xfacc>
  4061ec:	ldrb	w8, [x19, #2432]
  4061f0:	cbz	w8, 406218 <ferror@plt+0x4628>
  4061f4:	ldr	w8, [x20, #1332]
  4061f8:	mov	w1, #0x1                   	// #1
  4061fc:	adrp	x0, 422000 <ferror@plt+0x20410>
  406200:	add	x0, x0, #0x1a4
  406204:	bfi	w1, w8, #1, #31
  406208:	bl	4119fc <ferror@plt+0xfe0c>
  40620c:	ldrb	w8, [x19, #2432]
  406210:	cbnz	w8, 40622c <ferror@plt+0x463c>
  406214:	b	406270 <ferror@plt+0x4680>
  406218:	adrp	x0, 422000 <ferror@plt+0x20410>
  40621c:	add	x0, x0, #0x1e2
  406220:	bl	4116bc <ferror@plt+0xfacc>
  406224:	ldrb	w8, [x19, #2432]
  406228:	cbz	w8, 406270 <ferror@plt+0x4680>
  40622c:	adrp	x0, 439000 <ferror@plt+0x37410>
  406230:	add	x0, x0, #0xb05
  406234:	bl	4116bc <ferror@plt+0xfacc>
  406238:	ldr	w8, [x20, #1332]
  40623c:	tbnz	w8, #31, 40626c <ferror@plt+0x467c>
  406240:	adrp	x19, 422000 <ferror@plt+0x20410>
  406244:	mov	x22, xzr
  406248:	add	x19, x19, #0x21e
  40624c:	ldr	x8, [x21, #344]
  406250:	mov	x0, x19
  406254:	ldr	w1, [x8, x22, lsl #2]
  406258:	bl	4119fc <ferror@plt+0xfe0c>
  40625c:	ldrsw	x8, [x20, #1332]
  406260:	cmp	x22, x8, lsl #1
  406264:	add	x22, x22, #0x1
  406268:	b.lt	40624c <ferror@plt+0x465c>  // b.tstop
  40626c:	bl	4115b4 <ferror@plt+0xf9c4>
  406270:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  406274:	ldr	w8, [x8, #580]
  406278:	cbz	w8, 406298 <ferror@plt+0x46a8>
  40627c:	ldp	x20, x19, [sp, #80]
  406280:	ldp	x22, x21, [sp, #64]
  406284:	ldp	x24, x23, [sp, #48]
  406288:	ldp	x26, x25, [sp, #32]
  40628c:	ldr	x27, [sp, #16]
  406290:	ldp	x29, x30, [sp], #96
  406294:	b	4062b4 <ferror@plt+0x46c4>
  406298:	ldp	x20, x19, [sp, #80]
  40629c:	ldp	x22, x21, [sp, #64]
  4062a0:	ldp	x24, x23, [sp, #48]
  4062a4:	ldp	x26, x25, [sp, #32]
  4062a8:	ldr	x27, [sp, #16]
  4062ac:	ldp	x29, x30, [sp], #96
  4062b0:	ret
  4062b4:	stp	x29, x30, [sp, #-96]!
  4062b8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4062bc:	ldrb	w8, [x8, #2432]
  4062c0:	stp	x22, x21, [sp, #64]
  4062c4:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x3330>
  4062c8:	ldr	w2, [x22, #3000]
  4062cc:	adrp	x9, 424000 <ferror@plt+0x22410>
  4062d0:	adrp	x10, 424000 <ferror@plt+0x22410>
  4062d4:	add	x9, x9, #0x18f
  4062d8:	add	x10, x10, #0x1b9
  4062dc:	cmp	w8, #0x0
  4062e0:	adrp	x1, 422000 <ferror@plt+0x20410>
  4062e4:	csel	x0, x10, x9, eq  // eq = none
  4062e8:	add	x1, x1, #0x237
  4062ec:	str	x27, [sp, #16]
  4062f0:	stp	x26, x25, [sp, #32]
  4062f4:	stp	x24, x23, [sp, #48]
  4062f8:	stp	x20, x19, [sp, #80]
  4062fc:	mov	x29, sp
  406300:	bl	411ce8 <ferror@plt+0x100f8>
  406304:	ldr	w8, [x22, #3000]
  406308:	cmp	w8, #0x2
  40630c:	b.lt	406344 <ferror@plt+0x4754>  // b.tstop
  406310:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x6330>
  406314:	mov	w19, #0x1                   	// #1
  406318:	add	x20, x20, #0xa68
  40631c:	lsl	x8, x19, #2
  406320:	ldr	w9, [x20, x8]
  406324:	cmp	w9, #0x0
  406328:	cneg	w0, w9, mi  // mi = first
  40632c:	str	w0, [x20, x8]
  406330:	bl	411a14 <ferror@plt+0xfe24>
  406334:	ldrsw	x8, [x22, #3000]
  406338:	add	x19, x19, #0x1
  40633c:	cmp	x19, x8
  406340:	b.lt	40631c <ferror@plt+0x472c>  // b.tstop
  406344:	bl	4115b4 <ferror@plt+0xf9c4>
  406348:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  40634c:	ldr	w8, [x8, #608]
  406350:	cbnz	w8, 406370 <ferror@plt+0x4780>
  406354:	ldp	x20, x19, [sp, #80]
  406358:	ldp	x22, x21, [sp, #64]
  40635c:	ldp	x24, x23, [sp, #48]
  406360:	ldp	x26, x25, [sp, #32]
  406364:	ldr	x27, [sp, #16]
  406368:	ldp	x29, x30, [sp], #96
  40636c:	ret
  406370:	adrp	x1, 422000 <ferror@plt+0x20410>
  406374:	add	x1, x1, #0x23d
  406378:	mov	w2, #0x5                   	// #5
  40637c:	mov	x0, xzr
  406380:	bl	401ae0 <dcgettext@plt>
  406384:	adrp	x23, 45c000 <ferror@plt+0x5a410>
  406388:	ldr	x1, [x23, #3264]
  40638c:	bl	4017a0 <fputs@plt>
  406390:	ldr	w8, [x22, #3000]
  406394:	add	w9, w8, #0x7
  406398:	cmp	w8, #0x0
  40639c:	csel	w9, w9, w8, lt  // lt = tstop
  4063a0:	cmp	w8, #0x8
  4063a4:	b.lt	406354 <ferror@plt+0x4764>  // b.tstop
  4063a8:	asr	w25, w9, #3
  4063ac:	adrp	x26, 463000 <stdin@@GLIBC_2.17+0x6330>
  4063b0:	adrp	x19, 422000 <ferror@plt+0x20410>
  4063b4:	mov	x24, xzr
  4063b8:	add	x26, x26, #0xa68
  4063bc:	sxtw	x27, w25
  4063c0:	add	x19, x19, #0x256
  4063c4:	ldr	x21, [x23, #3264]
  4063c8:	cmp	w24, w8
  4063cc:	b.lt	4063f0 <ferror@plt+0x4800>  // b.tstop
  4063d0:	mov	w0, #0xa                   	// #10
  4063d4:	mov	x1, x21
  4063d8:	bl	401800 <putc@plt>
  4063dc:	add	x24, x24, #0x1
  4063e0:	cmp	x24, x25
  4063e4:	b.eq	406354 <ferror@plt+0x4764>  // b.none
  4063e8:	ldr	w8, [x22, #3000]
  4063ec:	b	4063c4 <ferror@plt+0x47d4>
  4063f0:	mov	x20, x24
  4063f4:	mov	w0, w20
  4063f8:	bl	411494 <ferror@plt+0xf8a4>
  4063fc:	ldr	w3, [x26, x20, lsl #2]
  406400:	mov	x2, x0
  406404:	mov	x0, x21
  406408:	mov	x1, x19
  40640c:	bl	401bc0 <fprintf@plt>
  406410:	ldr	x1, [x23, #3264]
  406414:	mov	w0, #0x20                  	// #32
  406418:	bl	401800 <putc@plt>
  40641c:	ldrsw	x8, [x22, #3000]
  406420:	ldr	x21, [x23, #3264]
  406424:	add	x20, x20, x27
  406428:	cmp	x20, x8
  40642c:	b.ge	4063d0 <ferror@plt+0x47e0>  // b.tcont
  406430:	b	4063f4 <ferror@plt+0x4804>
  406434:	stp	x29, x30, [sp, #-48]!
  406438:	stp	x20, x19, [sp, #32]
  40643c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  406440:	ldr	w8, [x8, #2620]
  406444:	str	x21, [sp, #16]
  406448:	mov	x29, sp
  40644c:	cbz	w8, 406488 <ferror@plt+0x4898>
  406450:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  406454:	ldr	w8, [x8, #3576]
  406458:	cmp	w8, #0x1
  40645c:	lsl	w19, w8, #3
  406460:	b.lt	4064cc <ferror@plt+0x48dc>  // b.tstop
  406464:	mov	w0, #0x9                   	// #9
  406468:	bl	4116e8 <ferror@plt+0xfaf8>
  40646c:	sub	w8, w19, #0x8
  406470:	cmp	w19, #0xf
  406474:	mov	w19, w8
  406478:	b.gt	406464 <ferror@plt+0x4874>
  40647c:	cmp	w8, #0x1
  406480:	b.ge	4064d8 <ferror@plt+0x48e8>  // b.tcont
  406484:	b	4064f0 <ferror@plt+0x4900>
  406488:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40648c:	ldr	w8, [x8, #2420]
  406490:	cbz	w8, 4064fc <ferror@plt+0x490c>
  406494:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  406498:	ldr	w8, [x8, #3576]
  40649c:	cmp	w8, #0x1
  4064a0:	lsl	w19, w8, #3
  4064a4:	b.lt	406540 <ferror@plt+0x4950>  // b.tstop
  4064a8:	mov	w0, #0x9                   	// #9
  4064ac:	bl	4116e8 <ferror@plt+0xfaf8>
  4064b0:	sub	w8, w19, #0x8
  4064b4:	cmp	w19, #0xf
  4064b8:	mov	w19, w8
  4064bc:	b.gt	4064a8 <ferror@plt+0x48b8>
  4064c0:	cmp	w8, #0x1
  4064c4:	b.ge	40654c <ferror@plt+0x495c>  // b.tcont
  4064c8:	b	406564 <ferror@plt+0x4974>
  4064cc:	mov	w8, w19
  4064d0:	cmp	w8, #0x1
  4064d4:	b.lt	4064f0 <ferror@plt+0x4900>  // b.tstop
  4064d8:	add	w19, w8, #0x1
  4064dc:	mov	w0, #0x20                  	// #32
  4064e0:	bl	4116e8 <ferror@plt+0xfaf8>
  4064e4:	sub	w19, w19, #0x1
  4064e8:	cmp	w19, #0x1
  4064ec:	b.gt	4064dc <ferror@plt+0x48ec>
  4064f0:	adrp	x0, 422000 <ferror@plt+0x20410>
  4064f4:	add	x0, x0, #0x261
  4064f8:	b	40656c <ferror@plt+0x497c>
  4064fc:	adrp	x19, 45c000 <ferror@plt+0x5a410>
  406500:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x1330>
  406504:	ldr	w8, [x19, #3576]
  406508:	ldr	w9, [x20, #2744]
  40650c:	lsl	w21, w8, #3
  406510:	cmp	w8, #0x1
  406514:	cbz	w9, 40657c <ferror@plt+0x498c>
  406518:	b.lt	40659c <ferror@plt+0x49ac>  // b.tstop
  40651c:	mov	w0, #0x9                   	// #9
  406520:	bl	4116e8 <ferror@plt+0xfaf8>
  406524:	sub	w8, w21, #0x8
  406528:	cmp	w21, #0xf
  40652c:	mov	w21, w8
  406530:	b.gt	40651c <ferror@plt+0x492c>
  406534:	cmp	w8, #0x1
  406538:	b.ge	4065a8 <ferror@plt+0x49b8>  // b.tcont
  40653c:	b	4065c0 <ferror@plt+0x49d0>
  406540:	mov	w8, w19
  406544:	cmp	w8, #0x1
  406548:	b.lt	406564 <ferror@plt+0x4974>  // b.tstop
  40654c:	add	w19, w8, #0x1
  406550:	mov	w0, #0x20                  	// #32
  406554:	bl	4116e8 <ferror@plt+0xfaf8>
  406558:	sub	w19, w19, #0x1
  40655c:	cmp	w19, #0x1
  406560:	b.gt	406550 <ferror@plt+0x4960>
  406564:	adrp	x0, 422000 <ferror@plt+0x20410>
  406568:	add	x0, x0, #0x287
  40656c:	ldp	x20, x19, [sp, #32]
  406570:	ldr	x21, [sp, #16]
  406574:	ldp	x29, x30, [sp], #48
  406578:	b	4116bc <ferror@plt+0xfacc>
  40657c:	b.lt	4068e4 <ferror@plt+0x4cf4>  // b.tstop
  406580:	mov	w0, #0x9                   	// #9
  406584:	bl	4116e8 <ferror@plt+0xfaf8>
  406588:	sub	w8, w21, #0x8
  40658c:	cmp	w21, #0xf
  406590:	mov	w21, w8
  406594:	b.gt	406580 <ferror@plt+0x4990>
  406598:	b	4068e8 <ferror@plt+0x4cf8>
  40659c:	mov	w8, w21
  4065a0:	cmp	w8, #0x1
  4065a4:	b.lt	4065c0 <ferror@plt+0x49d0>  // b.tstop
  4065a8:	add	w20, w8, #0x1
  4065ac:	mov	w0, #0x20                  	// #32
  4065b0:	bl	4116e8 <ferror@plt+0xfaf8>
  4065b4:	sub	w20, w20, #0x1
  4065b8:	cmp	w20, #0x1
  4065bc:	b.gt	4065ac <ferror@plt+0x49bc>
  4065c0:	adrp	x0, 422000 <ferror@plt+0x20410>
  4065c4:	add	x0, x0, #0x2ad
  4065c8:	bl	4116bc <ferror@plt+0xfacc>
  4065cc:	ldr	w8, [x19, #3576]
  4065d0:	cmp	w8, #0x1
  4065d4:	lsl	w20, w8, #3
  4065d8:	b.lt	406600 <ferror@plt+0x4a10>  // b.tstop
  4065dc:	mov	w0, #0x9                   	// #9
  4065e0:	bl	4116e8 <ferror@plt+0xfaf8>
  4065e4:	sub	w8, w20, #0x8
  4065e8:	cmp	w20, #0xf
  4065ec:	mov	w20, w8
  4065f0:	b.gt	4065dc <ferror@plt+0x49ec>
  4065f4:	cmp	w8, #0x1
  4065f8:	b.ge	40660c <ferror@plt+0x4a1c>  // b.tcont
  4065fc:	b	406624 <ferror@plt+0x4a34>
  406600:	mov	w8, w20
  406604:	cmp	w8, #0x1
  406608:	b.lt	406624 <ferror@plt+0x4a34>  // b.tstop
  40660c:	add	w20, w8, #0x1
  406610:	mov	w0, #0x20                  	// #32
  406614:	bl	4116e8 <ferror@plt+0xfaf8>
  406618:	sub	w20, w20, #0x1
  40661c:	cmp	w20, #0x1
  406620:	b.gt	406610 <ferror@plt+0x4a20>
  406624:	adrp	x0, 422000 <ferror@plt+0x20410>
  406628:	add	x0, x0, #0x2d7
  40662c:	bl	4116bc <ferror@plt+0xfacc>
  406630:	adrp	x20, 461000 <stdin@@GLIBC_2.17+0x4330>
  406634:	ldr	w8, [x20, #2364]
  406638:	cbnz	w8, 406648 <ferror@plt+0x4a58>
  40663c:	adrp	x0, 422000 <ferror@plt+0x20410>
  406640:	add	x0, x0, #0x302
  406644:	bl	4116bc <ferror@plt+0xfacc>
  406648:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  40664c:	ldr	w8, [x8, #584]
  406650:	cbz	w8, 406660 <ferror@plt+0x4a70>
  406654:	adrp	x0, 422000 <ferror@plt+0x20410>
  406658:	add	x0, x0, #0x326
  40665c:	bl	4116bc <ferror@plt+0xfacc>
  406660:	ldr	w8, [x20, #2364]
  406664:	cbnz	w8, 406674 <ferror@plt+0x4a84>
  406668:	adrp	x0, 424000 <ferror@plt+0x22410>
  40666c:	add	x0, x0, #0xe77
  406670:	bl	4116bc <ferror@plt+0xfacc>
  406674:	ldr	w8, [x19, #3576]
  406678:	cmp	w8, #0x1
  40667c:	lsl	w21, w8, #3
  406680:	b.lt	4066a8 <ferror@plt+0x4ab8>  // b.tstop
  406684:	mov	w0, #0x9                   	// #9
  406688:	bl	4116e8 <ferror@plt+0xfaf8>
  40668c:	sub	w8, w21, #0x8
  406690:	cmp	w21, #0xf
  406694:	mov	w21, w8
  406698:	b.gt	406684 <ferror@plt+0x4a94>
  40669c:	cmp	w8, #0x1
  4066a0:	b.ge	4066b4 <ferror@plt+0x4ac4>  // b.tcont
  4066a4:	b	4066cc <ferror@plt+0x4adc>
  4066a8:	mov	w8, w21
  4066ac:	cmp	w8, #0x1
  4066b0:	b.lt	4066cc <ferror@plt+0x4adc>  // b.tstop
  4066b4:	add	w21, w8, #0x1
  4066b8:	mov	w0, #0x20                  	// #32
  4066bc:	bl	4116e8 <ferror@plt+0xfaf8>
  4066c0:	sub	w21, w21, #0x1
  4066c4:	cmp	w21, #0x1
  4066c8:	b.gt	4066b8 <ferror@plt+0x4ac8>
  4066cc:	adrp	x0, 422000 <ferror@plt+0x20410>
  4066d0:	add	x0, x0, #0x35f
  4066d4:	bl	4116bc <ferror@plt+0xfacc>
  4066d8:	ldr	w8, [x19, #3576]
  4066dc:	add	w9, w8, #0x1
  4066e0:	str	w9, [x19, #3576]
  4066e4:	tbnz	w8, #31, 406714 <ferror@plt+0x4b24>
  4066e8:	lsl	w8, w8, #3
  4066ec:	add	w21, w8, #0x10
  4066f0:	mov	w0, #0x9                   	// #9
  4066f4:	bl	4116e8 <ferror@plt+0xfaf8>
  4066f8:	sub	w21, w21, #0x8
  4066fc:	cmp	w21, #0xf
  406700:	b.gt	4066f0 <ferror@plt+0x4b00>
  406704:	sub	w8, w21, #0x8
  406708:	cmp	w8, #0x1
  40670c:	b.ge	406720 <ferror@plt+0x4b30>  // b.tcont
  406710:	b	406738 <ferror@plt+0x4b48>
  406714:	lsl	w8, w9, #3
  406718:	cmp	w8, #0x1
  40671c:	b.lt	406738 <ferror@plt+0x4b48>  // b.tstop
  406720:	add	w21, w8, #0x1
  406724:	mov	w0, #0x20                  	// #32
  406728:	bl	4116e8 <ferror@plt+0xfaf8>
  40672c:	sub	w21, w21, #0x1
  406730:	cmp	w21, #0x1
  406734:	b.gt	406724 <ferror@plt+0x4b34>
  406738:	adrp	x0, 430000 <ferror@plt+0x2e410>
  40673c:	add	x0, x0, #0xf94
  406740:	bl	4116bc <ferror@plt+0xfacc>
  406744:	ldr	w8, [x19, #3576]
  406748:	cmp	w8, #0x1
  40674c:	lsl	w21, w8, #3
  406750:	b.lt	406778 <ferror@plt+0x4b88>  // b.tstop
  406754:	mov	w0, #0x9                   	// #9
  406758:	bl	4116e8 <ferror@plt+0xfaf8>
  40675c:	sub	w8, w21, #0x8
  406760:	cmp	w21, #0xf
  406764:	mov	w21, w8
  406768:	b.gt	406754 <ferror@plt+0x4b64>
  40676c:	cmp	w8, #0x1
  406770:	b.ge	406784 <ferror@plt+0x4b94>  // b.tcont
  406774:	b	40679c <ferror@plt+0x4bac>
  406778:	mov	w8, w21
  40677c:	cmp	w8, #0x1
  406780:	b.lt	40679c <ferror@plt+0x4bac>  // b.tstop
  406784:	add	w21, w8, #0x1
  406788:	mov	w0, #0x20                  	// #32
  40678c:	bl	4116e8 <ferror@plt+0xfaf8>
  406790:	sub	w21, w21, #0x1
  406794:	cmp	w21, #0x1
  406798:	b.gt	406788 <ferror@plt+0x4b98>
  40679c:	adrp	x0, 422000 <ferror@plt+0x20410>
  4067a0:	add	x0, x0, #0x394
  4067a4:	bl	4116bc <ferror@plt+0xfacc>
  4067a8:	ldr	w8, [x19, #3576]
  4067ac:	add	w9, w8, #0x1
  4067b0:	str	w9, [x19, #3576]
  4067b4:	tbnz	w8, #31, 4067e4 <ferror@plt+0x4bf4>
  4067b8:	lsl	w8, w8, #3
  4067bc:	add	w21, w8, #0x10
  4067c0:	mov	w0, #0x9                   	// #9
  4067c4:	bl	4116e8 <ferror@plt+0xfaf8>
  4067c8:	sub	w21, w21, #0x8
  4067cc:	cmp	w21, #0xf
  4067d0:	b.gt	4067c0 <ferror@plt+0x4bd0>
  4067d4:	sub	w8, w21, #0x8
  4067d8:	cmp	w8, #0x1
  4067dc:	b.ge	4067f0 <ferror@plt+0x4c00>  // b.tcont
  4067e0:	b	406808 <ferror@plt+0x4c18>
  4067e4:	lsl	w8, w9, #3
  4067e8:	cmp	w8, #0x1
  4067ec:	b.lt	406808 <ferror@plt+0x4c18>  // b.tstop
  4067f0:	add	w21, w8, #0x1
  4067f4:	mov	w0, #0x20                  	// #32
  4067f8:	bl	4116e8 <ferror@plt+0xfaf8>
  4067fc:	sub	w21, w21, #0x1
  406800:	cmp	w21, #0x1
  406804:	b.gt	4067f4 <ferror@plt+0x4c04>
  406808:	adrp	x0, 430000 <ferror@plt+0x2e410>
  40680c:	add	x0, x0, #0xf94
  406810:	bl	4116bc <ferror@plt+0xfacc>
  406814:	ldr	w8, [x19, #3576]
  406818:	cmp	w8, #0x1
  40681c:	lsl	w21, w8, #3
  406820:	b.lt	406848 <ferror@plt+0x4c58>  // b.tstop
  406824:	mov	w0, #0x9                   	// #9
  406828:	bl	4116e8 <ferror@plt+0xfaf8>
  40682c:	sub	w8, w21, #0x8
  406830:	cmp	w21, #0xf
  406834:	mov	w21, w8
  406838:	b.gt	406824 <ferror@plt+0x4c34>
  40683c:	cmp	w8, #0x1
  406840:	b.ge	406854 <ferror@plt+0x4c64>  // b.tcont
  406844:	b	40686c <ferror@plt+0x4c7c>
  406848:	mov	w8, w21
  40684c:	cmp	w8, #0x1
  406850:	b.lt	40686c <ferror@plt+0x4c7c>  // b.tstop
  406854:	add	w21, w8, #0x1
  406858:	mov	w0, #0x20                  	// #32
  40685c:	bl	4116e8 <ferror@plt+0xfaf8>
  406860:	sub	w21, w21, #0x1
  406864:	cmp	w21, #0x1
  406868:	b.gt	406858 <ferror@plt+0x4c68>
  40686c:	adrp	x0, 422000 <ferror@plt+0x20410>
  406870:	add	x0, x0, #0x3d8
  406874:	bl	4116bc <ferror@plt+0xfacc>
  406878:	ldr	w9, [x20, #2364]
  40687c:	ldr	w8, [x19, #3576]
  406880:	cbz	w9, 4068b4 <ferror@plt+0x4cc4>
  406884:	cmp	w8, #0x1
  406888:	lsl	w20, w8, #3
  40688c:	b.lt	406954 <ferror@plt+0x4d64>  // b.tstop
  406890:	mov	w0, #0x9                   	// #9
  406894:	bl	4116e8 <ferror@plt+0xfaf8>
  406898:	sub	w8, w20, #0x8
  40689c:	cmp	w20, #0xf
  4068a0:	mov	w20, w8
  4068a4:	b.gt	406890 <ferror@plt+0x4ca0>
  4068a8:	cmp	w8, #0x1
  4068ac:	b.ge	406960 <ferror@plt+0x4d70>  // b.tcont
  4068b0:	b	406978 <ferror@plt+0x4d88>
  4068b4:	add	w9, w8, #0x1
  4068b8:	str	w9, [x19, #3576]
  4068bc:	tbnz	w8, #31, 406ee0 <ferror@plt+0x52f0>
  4068c0:	lsl	w8, w8, #3
  4068c4:	add	w20, w8, #0x10
  4068c8:	mov	w0, #0x9                   	// #9
  4068cc:	bl	4116e8 <ferror@plt+0xfaf8>
  4068d0:	sub	w20, w20, #0x8
  4068d4:	cmp	w20, #0xf
  4068d8:	b.gt	4068c8 <ferror@plt+0x4cd8>
  4068dc:	sub	w8, w20, #0x8
  4068e0:	b	406ee4 <ferror@plt+0x52f4>
  4068e4:	mov	w8, w21
  4068e8:	cmp	w8, #0x1
  4068ec:	b.lt	406908 <ferror@plt+0x4d18>  // b.tstop
  4068f0:	add	w21, w8, #0x1
  4068f4:	mov	w0, #0x20                  	// #32
  4068f8:	bl	4116e8 <ferror@plt+0xfaf8>
  4068fc:	sub	w21, w21, #0x1
  406900:	cmp	w21, #0x1
  406904:	b.gt	4068f4 <ferror@plt+0x4d04>
  406908:	adrp	x0, 422000 <ferror@plt+0x20410>
  40690c:	add	x0, x0, #0x287
  406910:	bl	4116bc <ferror@plt+0xfacc>
  406914:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  406918:	ldr	w8, [x8, #1320]
  40691c:	cbz	w8, 4078fc <ferror@plt+0x5d0c>
  406920:	ldr	w8, [x20, #2744]
  406924:	cbnz	w8, 4078fc <ferror@plt+0x5d0c>
  406928:	ldr	w8, [x19, #3576]
  40692c:	cmp	w8, #0x1
  406930:	lsl	w20, w8, #3
  406934:	b.lt	4076ec <ferror@plt+0x5afc>  // b.tstop
  406938:	mov	w0, #0x9                   	// #9
  40693c:	bl	4116e8 <ferror@plt+0xfaf8>
  406940:	sub	w8, w20, #0x8
  406944:	cmp	w20, #0xf
  406948:	mov	w20, w8
  40694c:	b.gt	406938 <ferror@plt+0x4d48>
  406950:	b	4076f0 <ferror@plt+0x5b00>
  406954:	mov	w8, w20
  406958:	cmp	w8, #0x1
  40695c:	b.lt	406978 <ferror@plt+0x4d88>  // b.tstop
  406960:	add	w20, w8, #0x1
  406964:	mov	w0, #0x20                  	// #32
  406968:	bl	4116e8 <ferror@plt+0xfaf8>
  40696c:	sub	w20, w20, #0x1
  406970:	cmp	w20, #0x1
  406974:	b.gt	406964 <ferror@plt+0x4d74>
  406978:	adrp	x0, 422000 <ferror@plt+0x20410>
  40697c:	add	x0, x0, #0x3fa
  406980:	bl	4116bc <ferror@plt+0xfacc>
  406984:	ldr	w8, [x19, #3576]
  406988:	cmp	w8, #0x1
  40698c:	lsl	w20, w8, #3
  406990:	b.lt	4069b8 <ferror@plt+0x4dc8>  // b.tstop
  406994:	mov	w0, #0x9                   	// #9
  406998:	bl	4116e8 <ferror@plt+0xfaf8>
  40699c:	sub	w8, w20, #0x8
  4069a0:	cmp	w20, #0xf
  4069a4:	mov	w20, w8
  4069a8:	b.gt	406994 <ferror@plt+0x4da4>
  4069ac:	cmp	w8, #0x1
  4069b0:	b.ge	4069c4 <ferror@plt+0x4dd4>  // b.tcont
  4069b4:	b	4069dc <ferror@plt+0x4dec>
  4069b8:	mov	w8, w20
  4069bc:	cmp	w8, #0x1
  4069c0:	b.lt	4069dc <ferror@plt+0x4dec>  // b.tstop
  4069c4:	add	w20, w8, #0x1
  4069c8:	mov	w0, #0x20                  	// #32
  4069cc:	bl	4116e8 <ferror@plt+0xfaf8>
  4069d0:	sub	w20, w20, #0x1
  4069d4:	cmp	w20, #0x1
  4069d8:	b.gt	4069c8 <ferror@plt+0x4dd8>
  4069dc:	adrp	x0, 422000 <ferror@plt+0x20410>
  4069e0:	add	x0, x0, #0x421
  4069e4:	bl	4116bc <ferror@plt+0xfacc>
  4069e8:	ldr	w8, [x19, #3576]
  4069ec:	add	w9, w8, #0x1
  4069f0:	str	w9, [x19, #3576]
  4069f4:	tbnz	w8, #31, 406a24 <ferror@plt+0x4e34>
  4069f8:	lsl	w8, w8, #3
  4069fc:	add	w20, w8, #0x10
  406a00:	mov	w0, #0x9                   	// #9
  406a04:	bl	4116e8 <ferror@plt+0xfaf8>
  406a08:	sub	w20, w20, #0x8
  406a0c:	cmp	w20, #0xf
  406a10:	b.gt	406a00 <ferror@plt+0x4e10>
  406a14:	sub	w8, w20, #0x8
  406a18:	cmp	w8, #0x1
  406a1c:	b.ge	406a30 <ferror@plt+0x4e40>  // b.tcont
  406a20:	b	406a48 <ferror@plt+0x4e58>
  406a24:	lsl	w8, w9, #3
  406a28:	cmp	w8, #0x1
  406a2c:	b.lt	406a48 <ferror@plt+0x4e58>  // b.tstop
  406a30:	add	w20, w8, #0x1
  406a34:	mov	w0, #0x20                  	// #32
  406a38:	bl	4116e8 <ferror@plt+0xfaf8>
  406a3c:	sub	w20, w20, #0x1
  406a40:	cmp	w20, #0x1
  406a44:	b.gt	406a34 <ferror@plt+0x4e44>
  406a48:	adrp	x0, 430000 <ferror@plt+0x2e410>
  406a4c:	add	x0, x0, #0xf94
  406a50:	bl	4116bc <ferror@plt+0xfacc>
  406a54:	ldr	w8, [x19, #3576]
  406a58:	cmp	w8, #0x1
  406a5c:	lsl	w20, w8, #3
  406a60:	b.lt	406a88 <ferror@plt+0x4e98>  // b.tstop
  406a64:	mov	w0, #0x9                   	// #9
  406a68:	bl	4116e8 <ferror@plt+0xfaf8>
  406a6c:	sub	w8, w20, #0x8
  406a70:	cmp	w20, #0xf
  406a74:	mov	w20, w8
  406a78:	b.gt	406a64 <ferror@plt+0x4e74>
  406a7c:	cmp	w8, #0x1
  406a80:	b.ge	406a94 <ferror@plt+0x4ea4>  // b.tcont
  406a84:	b	406aac <ferror@plt+0x4ebc>
  406a88:	mov	w8, w20
  406a8c:	cmp	w8, #0x1
  406a90:	b.lt	406aac <ferror@plt+0x4ebc>  // b.tstop
  406a94:	add	w20, w8, #0x1
  406a98:	mov	w0, #0x20                  	// #32
  406a9c:	bl	4116e8 <ferror@plt+0xfaf8>
  406aa0:	sub	w20, w20, #0x1
  406aa4:	cmp	w20, #0x1
  406aa8:	b.gt	406a98 <ferror@plt+0x4ea8>
  406aac:	adrp	x0, 422000 <ferror@plt+0x20410>
  406ab0:	add	x0, x0, #0x449
  406ab4:	bl	4116bc <ferror@plt+0xfacc>
  406ab8:	ldr	w8, [x19, #3576]
  406abc:	add	w9, w8, #0x1
  406ac0:	str	w9, [x19, #3576]
  406ac4:	tbnz	w8, #31, 406af4 <ferror@plt+0x4f04>
  406ac8:	lsl	w8, w8, #3
  406acc:	add	w20, w8, #0x10
  406ad0:	mov	w0, #0x9                   	// #9
  406ad4:	bl	4116e8 <ferror@plt+0xfaf8>
  406ad8:	sub	w20, w20, #0x8
  406adc:	cmp	w20, #0xf
  406ae0:	b.gt	406ad0 <ferror@plt+0x4ee0>
  406ae4:	sub	w8, w20, #0x8
  406ae8:	cmp	w8, #0x1
  406aec:	b.ge	406b00 <ferror@plt+0x4f10>  // b.tcont
  406af0:	b	406b18 <ferror@plt+0x4f28>
  406af4:	lsl	w8, w9, #3
  406af8:	cmp	w8, #0x1
  406afc:	b.lt	406b18 <ferror@plt+0x4f28>  // b.tstop
  406b00:	add	w20, w8, #0x1
  406b04:	mov	w0, #0x20                  	// #32
  406b08:	bl	4116e8 <ferror@plt+0xfaf8>
  406b0c:	sub	w20, w20, #0x1
  406b10:	cmp	w20, #0x1
  406b14:	b.gt	406b04 <ferror@plt+0x4f14>
  406b18:	adrp	x0, 430000 <ferror@plt+0x2e410>
  406b1c:	add	x0, x0, #0xf94
  406b20:	bl	4116bc <ferror@plt+0xfacc>
  406b24:	ldr	w8, [x19, #3576]
  406b28:	cmp	w8, #0x1
  406b2c:	lsl	w20, w8, #3
  406b30:	b.lt	406b58 <ferror@plt+0x4f68>  // b.tstop
  406b34:	mov	w0, #0x9                   	// #9
  406b38:	bl	4116e8 <ferror@plt+0xfaf8>
  406b3c:	sub	w8, w20, #0x8
  406b40:	cmp	w20, #0xf
  406b44:	mov	w20, w8
  406b48:	b.gt	406b34 <ferror@plt+0x4f44>
  406b4c:	cmp	w8, #0x1
  406b50:	b.ge	406b64 <ferror@plt+0x4f74>  // b.tcont
  406b54:	b	406b7c <ferror@plt+0x4f8c>
  406b58:	mov	w8, w20
  406b5c:	cmp	w8, #0x1
  406b60:	b.lt	406b7c <ferror@plt+0x4f8c>  // b.tstop
  406b64:	add	w20, w8, #0x1
  406b68:	mov	w0, #0x20                  	// #32
  406b6c:	bl	4116e8 <ferror@plt+0xfaf8>
  406b70:	sub	w20, w20, #0x1
  406b74:	cmp	w20, #0x1
  406b78:	b.gt	406b68 <ferror@plt+0x4f78>
  406b7c:	adrp	x0, 422000 <ferror@plt+0x20410>
  406b80:	add	x0, x0, #0x47b
  406b84:	bl	4116bc <ferror@plt+0xfacc>
  406b88:	ldr	w8, [x19, #3576]
  406b8c:	cmp	w8, #0x1
  406b90:	lsl	w20, w8, #3
  406b94:	b.lt	406bbc <ferror@plt+0x4fcc>  // b.tstop
  406b98:	mov	w0, #0x9                   	// #9
  406b9c:	bl	4116e8 <ferror@plt+0xfaf8>
  406ba0:	sub	w8, w20, #0x8
  406ba4:	cmp	w20, #0xf
  406ba8:	mov	w20, w8
  406bac:	b.gt	406b98 <ferror@plt+0x4fa8>
  406bb0:	cmp	w8, #0x1
  406bb4:	b.ge	406bc8 <ferror@plt+0x4fd8>  // b.tcont
  406bb8:	b	406be0 <ferror@plt+0x4ff0>
  406bbc:	mov	w8, w20
  406bc0:	cmp	w8, #0x1
  406bc4:	b.lt	406be0 <ferror@plt+0x4ff0>  // b.tstop
  406bc8:	add	w20, w8, #0x1
  406bcc:	mov	w0, #0x20                  	// #32
  406bd0:	bl	4116e8 <ferror@plt+0xfaf8>
  406bd4:	sub	w20, w20, #0x1
  406bd8:	cmp	w20, #0x1
  406bdc:	b.gt	406bcc <ferror@plt+0x4fdc>
  406be0:	adrp	x0, 422000 <ferror@plt+0x20410>
  406be4:	add	x0, x0, #0x4a1
  406be8:	bl	4116bc <ferror@plt+0xfacc>
  406bec:	ldr	w8, [x19, #3576]
  406bf0:	cmp	w8, #0x1
  406bf4:	lsl	w20, w8, #3
  406bf8:	b.lt	406c20 <ferror@plt+0x5030>  // b.tstop
  406bfc:	mov	w0, #0x9                   	// #9
  406c00:	bl	4116e8 <ferror@plt+0xfaf8>
  406c04:	sub	w8, w20, #0x8
  406c08:	cmp	w20, #0xf
  406c0c:	mov	w20, w8
  406c10:	b.gt	406bfc <ferror@plt+0x500c>
  406c14:	cmp	w8, #0x1
  406c18:	b.ge	406c2c <ferror@plt+0x503c>  // b.tcont
  406c1c:	b	406c44 <ferror@plt+0x5054>
  406c20:	mov	w8, w20
  406c24:	cmp	w8, #0x1
  406c28:	b.lt	406c44 <ferror@plt+0x5054>  // b.tstop
  406c2c:	add	w20, w8, #0x1
  406c30:	mov	w0, #0x20                  	// #32
  406c34:	bl	4116e8 <ferror@plt+0xfaf8>
  406c38:	sub	w20, w20, #0x1
  406c3c:	cmp	w20, #0x1
  406c40:	b.gt	406c30 <ferror@plt+0x5040>
  406c44:	adrp	x0, 433000 <ferror@plt+0x31410>
  406c48:	add	x0, x0, #0x7f0
  406c4c:	bl	4116bc <ferror@plt+0xfacc>
  406c50:	ldr	w8, [x19, #3576]
  406c54:	cmp	w8, #0x1
  406c58:	lsl	w20, w8, #3
  406c5c:	b.lt	406c84 <ferror@plt+0x5094>  // b.tstop
  406c60:	mov	w0, #0x9                   	// #9
  406c64:	bl	4116e8 <ferror@plt+0xfaf8>
  406c68:	sub	w8, w20, #0x8
  406c6c:	cmp	w20, #0xf
  406c70:	mov	w20, w8
  406c74:	b.gt	406c60 <ferror@plt+0x5070>
  406c78:	cmp	w8, #0x1
  406c7c:	b.ge	406c90 <ferror@plt+0x50a0>  // b.tcont
  406c80:	b	406ca8 <ferror@plt+0x50b8>
  406c84:	mov	w8, w20
  406c88:	cmp	w8, #0x1
  406c8c:	b.lt	406ca8 <ferror@plt+0x50b8>  // b.tstop
  406c90:	add	w20, w8, #0x1
  406c94:	mov	w0, #0x20                  	// #32
  406c98:	bl	4116e8 <ferror@plt+0xfaf8>
  406c9c:	sub	w20, w20, #0x1
  406ca0:	cmp	w20, #0x1
  406ca4:	b.gt	406c94 <ferror@plt+0x50a4>
  406ca8:	adrp	x0, 431000 <ferror@plt+0x2f410>
  406cac:	add	x0, x0, #0x15e
  406cb0:	bl	4116bc <ferror@plt+0xfacc>
  406cb4:	ldr	w8, [x19, #3576]
  406cb8:	subs	w9, w8, #0x1
  406cbc:	str	w9, [x19, #3576]
  406cc0:	b.le	406ce4 <ferror@plt+0x50f4>
  406cc4:	lsl	w20, w8, #3
  406cc8:	mov	w0, #0x9                   	// #9
  406ccc:	bl	4116e8 <ferror@plt+0xfaf8>
  406cd0:	sub	w20, w20, #0x8
  406cd4:	cmp	w20, #0xf
  406cd8:	b.gt	406cc8 <ferror@plt+0x50d8>
  406cdc:	sub	w8, w20, #0x8
  406ce0:	b	406ce8 <ferror@plt+0x50f8>
  406ce4:	lsl	w8, w9, #3
  406ce8:	cmp	w8, #0x1
  406cec:	b.lt	406d08 <ferror@plt+0x5118>  // b.tstop
  406cf0:	add	w20, w8, #0x1
  406cf4:	mov	w0, #0x20                  	// #32
  406cf8:	bl	4116e8 <ferror@plt+0xfaf8>
  406cfc:	sub	w20, w20, #0x1
  406d00:	cmp	w20, #0x1
  406d04:	b.gt	406cf4 <ferror@plt+0x5104>
  406d08:	adrp	x0, 431000 <ferror@plt+0x2f410>
  406d0c:	add	x0, x0, #0x15e
  406d10:	bl	4116bc <ferror@plt+0xfacc>
  406d14:	ldr	w8, [x19, #3576]
  406d18:	subs	w9, w8, #0x1
  406d1c:	str	w9, [x19, #3576]
  406d20:	b.le	406d44 <ferror@plt+0x5154>
  406d24:	lsl	w20, w8, #3
  406d28:	mov	w0, #0x9                   	// #9
  406d2c:	bl	4116e8 <ferror@plt+0xfaf8>
  406d30:	sub	w20, w20, #0x8
  406d34:	cmp	w20, #0xf
  406d38:	b.gt	406d28 <ferror@plt+0x5138>
  406d3c:	sub	w8, w20, #0x8
  406d40:	b	406d48 <ferror@plt+0x5158>
  406d44:	lsl	w8, w9, #3
  406d48:	cmp	w8, #0x1
  406d4c:	b.lt	406d68 <ferror@plt+0x5178>  // b.tstop
  406d50:	add	w20, w8, #0x1
  406d54:	mov	w0, #0x20                  	// #32
  406d58:	bl	4116e8 <ferror@plt+0xfaf8>
  406d5c:	sub	w20, w20, #0x1
  406d60:	cmp	w20, #0x1
  406d64:	b.gt	406d54 <ferror@plt+0x5164>
  406d68:	adrp	x0, 422000 <ferror@plt+0x20410>
  406d6c:	add	x0, x0, #0x4c3
  406d70:	bl	4116bc <ferror@plt+0xfacc>
  406d74:	ldr	w8, [x19, #3576]
  406d78:	add	w9, w8, #0x1
  406d7c:	str	w9, [x19, #3576]
  406d80:	tbnz	w8, #31, 406db0 <ferror@plt+0x51c0>
  406d84:	lsl	w8, w8, #3
  406d88:	add	w20, w8, #0x10
  406d8c:	mov	w0, #0x9                   	// #9
  406d90:	bl	4116e8 <ferror@plt+0xfaf8>
  406d94:	sub	w20, w20, #0x8
  406d98:	cmp	w20, #0xf
  406d9c:	b.gt	406d8c <ferror@plt+0x519c>
  406da0:	sub	w8, w20, #0x8
  406da4:	cmp	w8, #0x1
  406da8:	b.ge	406dbc <ferror@plt+0x51cc>  // b.tcont
  406dac:	b	406dd4 <ferror@plt+0x51e4>
  406db0:	lsl	w8, w9, #3
  406db4:	cmp	w8, #0x1
  406db8:	b.lt	406dd4 <ferror@plt+0x51e4>  // b.tstop
  406dbc:	add	w20, w8, #0x1
  406dc0:	mov	w0, #0x20                  	// #32
  406dc4:	bl	4116e8 <ferror@plt+0xfaf8>
  406dc8:	sub	w20, w20, #0x1
  406dcc:	cmp	w20, #0x1
  406dd0:	b.gt	406dc0 <ferror@plt+0x51d0>
  406dd4:	adrp	x0, 430000 <ferror@plt+0x2e410>
  406dd8:	add	x0, x0, #0xf94
  406ddc:	bl	4116bc <ferror@plt+0xfacc>
  406de0:	ldr	w8, [x19, #3576]
  406de4:	cmp	w8, #0x1
  406de8:	lsl	w20, w8, #3
  406dec:	b.lt	406e14 <ferror@plt+0x5224>  // b.tstop
  406df0:	mov	w0, #0x9                   	// #9
  406df4:	bl	4116e8 <ferror@plt+0xfaf8>
  406df8:	sub	w8, w20, #0x8
  406dfc:	cmp	w20, #0xf
  406e00:	mov	w20, w8
  406e04:	b.gt	406df0 <ferror@plt+0x5200>
  406e08:	cmp	w8, #0x1
  406e0c:	b.ge	406e20 <ferror@plt+0x5230>  // b.tcont
  406e10:	b	406e38 <ferror@plt+0x5248>
  406e14:	mov	w8, w20
  406e18:	cmp	w8, #0x1
  406e1c:	b.lt	406e38 <ferror@plt+0x5248>  // b.tstop
  406e20:	add	w20, w8, #0x1
  406e24:	mov	w0, #0x20                  	// #32
  406e28:	bl	4116e8 <ferror@plt+0xfaf8>
  406e2c:	sub	w20, w20, #0x1
  406e30:	cmp	w20, #0x1
  406e34:	b.gt	406e24 <ferror@plt+0x5234>
  406e38:	adrp	x0, 422000 <ferror@plt+0x20410>
  406e3c:	add	x0, x0, #0x4e9
  406e40:	bl	4116bc <ferror@plt+0xfacc>
  406e44:	ldr	w8, [x19, #3576]
  406e48:	cmp	w8, #0x1
  406e4c:	lsl	w20, w8, #3
  406e50:	b.lt	406e78 <ferror@plt+0x5288>  // b.tstop
  406e54:	mov	w0, #0x9                   	// #9
  406e58:	bl	4116e8 <ferror@plt+0xfaf8>
  406e5c:	sub	w8, w20, #0x8
  406e60:	cmp	w20, #0xf
  406e64:	mov	w20, w8
  406e68:	b.gt	406e54 <ferror@plt+0x5264>
  406e6c:	cmp	w8, #0x1
  406e70:	b.ge	406e84 <ferror@plt+0x5294>  // b.tcont
  406e74:	b	406e9c <ferror@plt+0x52ac>
  406e78:	mov	w8, w20
  406e7c:	cmp	w8, #0x1
  406e80:	b.lt	406e9c <ferror@plt+0x52ac>  // b.tstop
  406e84:	add	w20, w8, #0x1
  406e88:	mov	w0, #0x20                  	// #32
  406e8c:	bl	4116e8 <ferror@plt+0xfaf8>
  406e90:	sub	w20, w20, #0x1
  406e94:	cmp	w20, #0x1
  406e98:	b.gt	406e88 <ferror@plt+0x5298>
  406e9c:	adrp	x0, 422000 <ferror@plt+0x20410>
  406ea0:	add	x0, x0, #0x528
  406ea4:	bl	4116bc <ferror@plt+0xfacc>
  406ea8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  406eac:	ldr	w8, [x8, #2488]
  406eb0:	cbz	w8, 4070dc <ferror@plt+0x54ec>
  406eb4:	ldr	w8, [x19, #3576]
  406eb8:	cmp	w8, #0x1
  406ebc:	lsl	w20, w8, #3
  406ec0:	b.lt	406f3c <ferror@plt+0x534c>  // b.tstop
  406ec4:	mov	w0, #0x9                   	// #9
  406ec8:	bl	4116e8 <ferror@plt+0xfaf8>
  406ecc:	sub	w8, w20, #0x8
  406ed0:	cmp	w20, #0xf
  406ed4:	mov	w20, w8
  406ed8:	b.gt	406ec4 <ferror@plt+0x52d4>
  406edc:	b	406f40 <ferror@plt+0x5350>
  406ee0:	lsl	w8, w9, #3
  406ee4:	cmp	w8, #0x1
  406ee8:	b.lt	406f04 <ferror@plt+0x5314>  // b.tstop
  406eec:	add	w20, w8, #0x1
  406ef0:	mov	w0, #0x20                  	// #32
  406ef4:	bl	4116e8 <ferror@plt+0xfaf8>
  406ef8:	sub	w20, w20, #0x1
  406efc:	cmp	w20, #0x1
  406f00:	b.gt	406ef0 <ferror@plt+0x5300>
  406f04:	adrp	x0, 430000 <ferror@plt+0x2e410>
  406f08:	add	x0, x0, #0xf94
  406f0c:	bl	4116bc <ferror@plt+0xfacc>
  406f10:	ldr	w8, [x19, #3576]
  406f14:	cmp	w8, #0x1
  406f18:	lsl	w20, w8, #3
  406f1c:	b.lt	406f98 <ferror@plt+0x53a8>  // b.tstop
  406f20:	mov	w0, #0x9                   	// #9
  406f24:	bl	4116e8 <ferror@plt+0xfaf8>
  406f28:	sub	w8, w20, #0x8
  406f2c:	cmp	w20, #0xf
  406f30:	mov	w20, w8
  406f34:	b.gt	406f20 <ferror@plt+0x5330>
  406f38:	b	406f9c <ferror@plt+0x53ac>
  406f3c:	mov	w8, w20
  406f40:	cmp	w8, #0x1
  406f44:	b.lt	406f60 <ferror@plt+0x5370>  // b.tstop
  406f48:	add	w20, w8, #0x1
  406f4c:	mov	w0, #0x20                  	// #32
  406f50:	bl	4116e8 <ferror@plt+0xfaf8>
  406f54:	sub	w20, w20, #0x1
  406f58:	cmp	w20, #0x1
  406f5c:	b.gt	406f4c <ferror@plt+0x535c>
  406f60:	adrp	x0, 422000 <ferror@plt+0x20410>
  406f64:	add	x0, x0, #0x563
  406f68:	bl	4116bc <ferror@plt+0xfacc>
  406f6c:	ldr	w8, [x19, #3576]
  406f70:	cmp	w8, #0x1
  406f74:	lsl	w20, w8, #3
  406f78:	b.lt	406ff4 <ferror@plt+0x5404>  // b.tstop
  406f7c:	mov	w0, #0x9                   	// #9
  406f80:	bl	4116e8 <ferror@plt+0xfaf8>
  406f84:	sub	w8, w20, #0x8
  406f88:	cmp	w20, #0xf
  406f8c:	mov	w20, w8
  406f90:	b.gt	406f7c <ferror@plt+0x538c>
  406f94:	b	406ff8 <ferror@plt+0x5408>
  406f98:	mov	w8, w20
  406f9c:	cmp	w8, #0x1
  406fa0:	b.lt	406fbc <ferror@plt+0x53cc>  // b.tstop
  406fa4:	add	w20, w8, #0x1
  406fa8:	mov	w0, #0x20                  	// #32
  406fac:	bl	4116e8 <ferror@plt+0xfaf8>
  406fb0:	sub	w20, w20, #0x1
  406fb4:	cmp	w20, #0x1
  406fb8:	b.gt	406fa8 <ferror@plt+0x53b8>
  406fbc:	adrp	x0, 422000 <ferror@plt+0x20410>
  406fc0:	add	x0, x0, #0x563
  406fc4:	bl	4116bc <ferror@plt+0xfacc>
  406fc8:	ldr	w8, [x19, #3576]
  406fcc:	cmp	w8, #0x1
  406fd0:	lsl	w20, w8, #3
  406fd4:	b.lt	407050 <ferror@plt+0x5460>  // b.tstop
  406fd8:	mov	w0, #0x9                   	// #9
  406fdc:	bl	4116e8 <ferror@plt+0xfaf8>
  406fe0:	sub	w8, w20, #0x8
  406fe4:	cmp	w20, #0xf
  406fe8:	mov	w20, w8
  406fec:	b.gt	406fd8 <ferror@plt+0x53e8>
  406ff0:	b	407054 <ferror@plt+0x5464>
  406ff4:	mov	w8, w20
  406ff8:	cmp	w8, #0x1
  406ffc:	b.lt	407018 <ferror@plt+0x5428>  // b.tstop
  407000:	add	w20, w8, #0x1
  407004:	mov	w0, #0x20                  	// #32
  407008:	bl	4116e8 <ferror@plt+0xfaf8>
  40700c:	sub	w20, w20, #0x1
  407010:	cmp	w20, #0x1
  407014:	b.gt	407004 <ferror@plt+0x5414>
  407018:	adrp	x0, 422000 <ferror@plt+0x20410>
  40701c:	add	x0, x0, #0x580
  407020:	bl	4116bc <ferror@plt+0xfacc>
  407024:	ldr	w8, [x19, #3576]
  407028:	cmp	w8, #0x1
  40702c:	lsl	w20, w8, #3
  407030:	b.lt	4070ac <ferror@plt+0x54bc>  // b.tstop
  407034:	mov	w0, #0x9                   	// #9
  407038:	bl	4116e8 <ferror@plt+0xfaf8>
  40703c:	sub	w8, w20, #0x8
  407040:	cmp	w20, #0xf
  407044:	mov	w20, w8
  407048:	b.gt	407034 <ferror@plt+0x5444>
  40704c:	b	4070b0 <ferror@plt+0x54c0>
  407050:	mov	w8, w20
  407054:	cmp	w8, #0x1
  407058:	b.lt	407074 <ferror@plt+0x5484>  // b.tstop
  40705c:	add	w20, w8, #0x1
  407060:	mov	w0, #0x20                  	// #32
  407064:	bl	4116e8 <ferror@plt+0xfaf8>
  407068:	sub	w20, w20, #0x1
  40706c:	cmp	w20, #0x1
  407070:	b.gt	407060 <ferror@plt+0x5470>
  407074:	adrp	x0, 433000 <ferror@plt+0x31410>
  407078:	add	x0, x0, #0x7f0
  40707c:	bl	4116bc <ferror@plt+0xfacc>
  407080:	ldr	w8, [x19, #3576]
  407084:	cmp	w8, #0x1
  407088:	lsl	w20, w8, #3
  40708c:	b.lt	4074cc <ferror@plt+0x58dc>  // b.tstop
  407090:	mov	w0, #0x9                   	// #9
  407094:	bl	4116e8 <ferror@plt+0xfaf8>
  407098:	sub	w8, w20, #0x8
  40709c:	cmp	w20, #0xf
  4070a0:	mov	w20, w8
  4070a4:	b.gt	407090 <ferror@plt+0x54a0>
  4070a8:	b	4074d0 <ferror@plt+0x58e0>
  4070ac:	mov	w8, w20
  4070b0:	cmp	w8, #0x1
  4070b4:	b.lt	4070d0 <ferror@plt+0x54e0>  // b.tstop
  4070b8:	add	w20, w8, #0x1
  4070bc:	mov	w0, #0x20                  	// #32
  4070c0:	bl	4116e8 <ferror@plt+0xfaf8>
  4070c4:	sub	w20, w20, #0x1
  4070c8:	cmp	w20, #0x1
  4070cc:	b.gt	4070bc <ferror@plt+0x54cc>
  4070d0:	adrp	x0, 422000 <ferror@plt+0x20410>
  4070d4:	add	x0, x0, #0x5aa
  4070d8:	bl	4116bc <ferror@plt+0xfacc>
  4070dc:	ldr	w8, [x19, #3576]
  4070e0:	cmp	w8, #0x1
  4070e4:	lsl	w20, w8, #3
  4070e8:	b.lt	407110 <ferror@plt+0x5520>  // b.tstop
  4070ec:	mov	w0, #0x9                   	// #9
  4070f0:	bl	4116e8 <ferror@plt+0xfaf8>
  4070f4:	sub	w8, w20, #0x8
  4070f8:	cmp	w20, #0xf
  4070fc:	mov	w20, w8
  407100:	b.gt	4070ec <ferror@plt+0x54fc>
  407104:	cmp	w8, #0x1
  407108:	b.ge	40711c <ferror@plt+0x552c>  // b.tcont
  40710c:	b	407134 <ferror@plt+0x5544>
  407110:	mov	w8, w20
  407114:	cmp	w8, #0x1
  407118:	b.lt	407134 <ferror@plt+0x5544>  // b.tstop
  40711c:	add	w20, w8, #0x1
  407120:	mov	w0, #0x20                  	// #32
  407124:	bl	4116e8 <ferror@plt+0xfaf8>
  407128:	sub	w20, w20, #0x1
  40712c:	cmp	w20, #0x1
  407130:	b.gt	407120 <ferror@plt+0x5530>
  407134:	adrp	x0, 431000 <ferror@plt+0x2f410>
  407138:	add	x0, x0, #0x15e
  40713c:	bl	4116bc <ferror@plt+0xfacc>
  407140:	ldr	w8, [x19, #3576]
  407144:	subs	w9, w8, #0x1
  407148:	str	w9, [x19, #3576]
  40714c:	b.le	407170 <ferror@plt+0x5580>
  407150:	lsl	w20, w8, #3
  407154:	mov	w0, #0x9                   	// #9
  407158:	bl	4116e8 <ferror@plt+0xfaf8>
  40715c:	sub	w20, w20, #0x8
  407160:	cmp	w20, #0xf
  407164:	b.gt	407154 <ferror@plt+0x5564>
  407168:	sub	w8, w20, #0x8
  40716c:	b	407174 <ferror@plt+0x5584>
  407170:	lsl	w8, w9, #3
  407174:	cmp	w8, #0x1
  407178:	b.lt	407194 <ferror@plt+0x55a4>  // b.tstop
  40717c:	add	w20, w8, #0x1
  407180:	mov	w0, #0x20                  	// #32
  407184:	bl	4116e8 <ferror@plt+0xfaf8>
  407188:	sub	w20, w20, #0x1
  40718c:	cmp	w20, #0x1
  407190:	b.gt	407180 <ferror@plt+0x5590>
  407194:	adrp	x0, 431000 <ferror@plt+0x2f410>
  407198:	add	x0, x0, #0x164
  40719c:	bl	4116bc <ferror@plt+0xfacc>
  4071a0:	ldr	w8, [x19, #3576]
  4071a4:	add	w9, w8, #0x1
  4071a8:	str	w9, [x19, #3576]
  4071ac:	tbnz	w8, #31, 4071dc <ferror@plt+0x55ec>
  4071b0:	lsl	w8, w8, #3
  4071b4:	add	w20, w8, #0x10
  4071b8:	mov	w0, #0x9                   	// #9
  4071bc:	bl	4116e8 <ferror@plt+0xfaf8>
  4071c0:	sub	w20, w20, #0x8
  4071c4:	cmp	w20, #0xf
  4071c8:	b.gt	4071b8 <ferror@plt+0x55c8>
  4071cc:	sub	w8, w20, #0x8
  4071d0:	cmp	w8, #0x1
  4071d4:	b.ge	4071e8 <ferror@plt+0x55f8>  // b.tcont
  4071d8:	b	407200 <ferror@plt+0x5610>
  4071dc:	lsl	w8, w9, #3
  4071e0:	cmp	w8, #0x1
  4071e4:	b.lt	407200 <ferror@plt+0x5610>  // b.tstop
  4071e8:	add	w20, w8, #0x1
  4071ec:	mov	w0, #0x20                  	// #32
  4071f0:	bl	4116e8 <ferror@plt+0xfaf8>
  4071f4:	sub	w20, w20, #0x1
  4071f8:	cmp	w20, #0x1
  4071fc:	b.gt	4071ec <ferror@plt+0x55fc>
  407200:	adrp	x0, 430000 <ferror@plt+0x2e410>
  407204:	add	x0, x0, #0xf94
  407208:	bl	4116bc <ferror@plt+0xfacc>
  40720c:	ldr	w8, [x19, #3576]
  407210:	cmp	w8, #0x1
  407214:	lsl	w20, w8, #3
  407218:	b.lt	407240 <ferror@plt+0x5650>  // b.tstop
  40721c:	mov	w0, #0x9                   	// #9
  407220:	bl	4116e8 <ferror@plt+0xfaf8>
  407224:	sub	w8, w20, #0x8
  407228:	cmp	w20, #0xf
  40722c:	mov	w20, w8
  407230:	b.gt	40721c <ferror@plt+0x562c>
  407234:	cmp	w8, #0x1
  407238:	b.ge	40724c <ferror@plt+0x565c>  // b.tcont
  40723c:	b	407264 <ferror@plt+0x5674>
  407240:	mov	w8, w20
  407244:	cmp	w8, #0x1
  407248:	b.lt	407264 <ferror@plt+0x5674>  // b.tstop
  40724c:	add	w20, w8, #0x1
  407250:	mov	w0, #0x20                  	// #32
  407254:	bl	4116e8 <ferror@plt+0xfaf8>
  407258:	sub	w20, w20, #0x1
  40725c:	cmp	w20, #0x1
  407260:	b.gt	407250 <ferror@plt+0x5660>
  407264:	adrp	x0, 422000 <ferror@plt+0x20410>
  407268:	add	x0, x0, #0x563
  40726c:	bl	4116bc <ferror@plt+0xfacc>
  407270:	ldr	w8, [x19, #3576]
  407274:	cmp	w8, #0x1
  407278:	lsl	w20, w8, #3
  40727c:	b.lt	4072a4 <ferror@plt+0x56b4>  // b.tstop
  407280:	mov	w0, #0x9                   	// #9
  407284:	bl	4116e8 <ferror@plt+0xfaf8>
  407288:	sub	w8, w20, #0x8
  40728c:	cmp	w20, #0xf
  407290:	mov	w20, w8
  407294:	b.gt	407280 <ferror@plt+0x5690>
  407298:	cmp	w8, #0x1
  40729c:	b.ge	4072b0 <ferror@plt+0x56c0>  // b.tcont
  4072a0:	b	4072c8 <ferror@plt+0x56d8>
  4072a4:	mov	w8, w20
  4072a8:	cmp	w8, #0x1
  4072ac:	b.lt	4072c8 <ferror@plt+0x56d8>  // b.tstop
  4072b0:	add	w20, w8, #0x1
  4072b4:	mov	w0, #0x20                  	// #32
  4072b8:	bl	4116e8 <ferror@plt+0xfaf8>
  4072bc:	sub	w20, w20, #0x1
  4072c0:	cmp	w20, #0x1
  4072c4:	b.gt	4072b4 <ferror@plt+0x56c4>
  4072c8:	adrp	x0, 422000 <ferror@plt+0x20410>
  4072cc:	add	x0, x0, #0x580
  4072d0:	bl	4116bc <ferror@plt+0xfacc>
  4072d4:	ldr	w8, [x19, #3576]
  4072d8:	cmp	w8, #0x1
  4072dc:	lsl	w20, w8, #3
  4072e0:	b.lt	407308 <ferror@plt+0x5718>  // b.tstop
  4072e4:	mov	w0, #0x9                   	// #9
  4072e8:	bl	4116e8 <ferror@plt+0xfaf8>
  4072ec:	sub	w8, w20, #0x8
  4072f0:	cmp	w20, #0xf
  4072f4:	mov	w20, w8
  4072f8:	b.gt	4072e4 <ferror@plt+0x56f4>
  4072fc:	cmp	w8, #0x1
  407300:	b.ge	407314 <ferror@plt+0x5724>  // b.tcont
  407304:	b	40732c <ferror@plt+0x573c>
  407308:	mov	w8, w20
  40730c:	cmp	w8, #0x1
  407310:	b.lt	40732c <ferror@plt+0x573c>  // b.tstop
  407314:	add	w20, w8, #0x1
  407318:	mov	w0, #0x20                  	// #32
  40731c:	bl	4116e8 <ferror@plt+0xfaf8>
  407320:	sub	w20, w20, #0x1
  407324:	cmp	w20, #0x1
  407328:	b.gt	407318 <ferror@plt+0x5728>
  40732c:	adrp	x0, 422000 <ferror@plt+0x20410>
  407330:	add	x0, x0, #0x5aa
  407334:	bl	4116bc <ferror@plt+0xfacc>
  407338:	ldr	w8, [x19, #3576]
  40733c:	cmp	w8, #0x1
  407340:	lsl	w20, w8, #3
  407344:	b.lt	40736c <ferror@plt+0x577c>  // b.tstop
  407348:	mov	w0, #0x9                   	// #9
  40734c:	bl	4116e8 <ferror@plt+0xfaf8>
  407350:	sub	w8, w20, #0x8
  407354:	cmp	w20, #0xf
  407358:	mov	w20, w8
  40735c:	b.gt	407348 <ferror@plt+0x5758>
  407360:	cmp	w8, #0x1
  407364:	b.ge	407378 <ferror@plt+0x5788>  // b.tcont
  407368:	b	407390 <ferror@plt+0x57a0>
  40736c:	mov	w8, w20
  407370:	cmp	w8, #0x1
  407374:	b.lt	407390 <ferror@plt+0x57a0>  // b.tstop
  407378:	add	w20, w8, #0x1
  40737c:	mov	w0, #0x20                  	// #32
  407380:	bl	4116e8 <ferror@plt+0xfaf8>
  407384:	sub	w20, w20, #0x1
  407388:	cmp	w20, #0x1
  40738c:	b.gt	40737c <ferror@plt+0x578c>
  407390:	adrp	x0, 433000 <ferror@plt+0x31410>
  407394:	add	x0, x0, #0x7f0
  407398:	bl	4116bc <ferror@plt+0xfacc>
  40739c:	ldr	w8, [x19, #3576]
  4073a0:	cmp	w8, #0x1
  4073a4:	lsl	w20, w8, #3
  4073a8:	b.lt	4073d0 <ferror@plt+0x57e0>  // b.tstop
  4073ac:	mov	w0, #0x9                   	// #9
  4073b0:	bl	4116e8 <ferror@plt+0xfaf8>
  4073b4:	sub	w8, w20, #0x8
  4073b8:	cmp	w20, #0xf
  4073bc:	mov	w20, w8
  4073c0:	b.gt	4073ac <ferror@plt+0x57bc>
  4073c4:	cmp	w8, #0x1
  4073c8:	b.ge	4073dc <ferror@plt+0x57ec>  // b.tcont
  4073cc:	b	4073f4 <ferror@plt+0x5804>
  4073d0:	mov	w8, w20
  4073d4:	cmp	w8, #0x1
  4073d8:	b.lt	4073f4 <ferror@plt+0x5804>  // b.tstop
  4073dc:	add	w20, w8, #0x1
  4073e0:	mov	w0, #0x20                  	// #32
  4073e4:	bl	4116e8 <ferror@plt+0xfaf8>
  4073e8:	sub	w20, w20, #0x1
  4073ec:	cmp	w20, #0x1
  4073f0:	b.gt	4073e0 <ferror@plt+0x57f0>
  4073f4:	adrp	x0, 431000 <ferror@plt+0x2f410>
  4073f8:	add	x0, x0, #0x15e
  4073fc:	bl	4116bc <ferror@plt+0xfacc>
  407400:	ldr	w8, [x19, #3576]
  407404:	subs	w9, w8, #0x1
  407408:	str	w9, [x19, #3576]
  40740c:	b.le	407430 <ferror@plt+0x5840>
  407410:	lsl	w20, w8, #3
  407414:	mov	w0, #0x9                   	// #9
  407418:	bl	4116e8 <ferror@plt+0xfaf8>
  40741c:	sub	w20, w20, #0x8
  407420:	cmp	w20, #0xf
  407424:	b.gt	407414 <ferror@plt+0x5824>
  407428:	sub	w8, w20, #0x8
  40742c:	b	407434 <ferror@plt+0x5844>
  407430:	lsl	w8, w9, #3
  407434:	cmp	w8, #0x1
  407438:	b.lt	407454 <ferror@plt+0x5864>  // b.tstop
  40743c:	add	w20, w8, #0x1
  407440:	mov	w0, #0x20                  	// #32
  407444:	bl	4116e8 <ferror@plt+0xfaf8>
  407448:	sub	w20, w20, #0x1
  40744c:	cmp	w20, #0x1
  407450:	b.gt	407440 <ferror@plt+0x5850>
  407454:	adrp	x0, 422000 <ferror@plt+0x20410>
  407458:	add	x0, x0, #0x5ca
  40745c:	bl	4116bc <ferror@plt+0xfacc>
  407460:	ldr	w8, [x19, #3576]
  407464:	cmp	w8, #0x1
  407468:	lsl	w20, w8, #3
  40746c:	b.lt	407494 <ferror@plt+0x58a4>  // b.tstop
  407470:	mov	w0, #0x9                   	// #9
  407474:	bl	4116e8 <ferror@plt+0xfaf8>
  407478:	sub	w8, w20, #0x8
  40747c:	cmp	w20, #0xf
  407480:	mov	w20, w8
  407484:	b.gt	407470 <ferror@plt+0x5880>
  407488:	cmp	w8, #0x1
  40748c:	b.ge	4074a0 <ferror@plt+0x58b0>  // b.tcont
  407490:	b	4074b8 <ferror@plt+0x58c8>
  407494:	mov	w8, w20
  407498:	cmp	w8, #0x1
  40749c:	b.lt	4074b8 <ferror@plt+0x58c8>  // b.tstop
  4074a0:	add	w20, w8, #0x1
  4074a4:	mov	w0, #0x20                  	// #32
  4074a8:	bl	4116e8 <ferror@plt+0xfaf8>
  4074ac:	sub	w20, w20, #0x1
  4074b0:	cmp	w20, #0x1
  4074b4:	b.gt	4074a4 <ferror@plt+0x58b4>
  4074b8:	adrp	x0, 422000 <ferror@plt+0x20410>
  4074bc:	add	x0, x0, #0x5d9
  4074c0:	bl	4116bc <ferror@plt+0xfacc>
  4074c4:	ldr	w8, [x19, #3576]
  4074c8:	b	407508 <ferror@plt+0x5918>
  4074cc:	mov	w8, w20
  4074d0:	cmp	w8, #0x1
  4074d4:	b.lt	4074f0 <ferror@plt+0x5900>  // b.tstop
  4074d8:	add	w20, w8, #0x1
  4074dc:	mov	w0, #0x20                  	// #32
  4074e0:	bl	4116e8 <ferror@plt+0xfaf8>
  4074e4:	sub	w20, w20, #0x1
  4074e8:	cmp	w20, #0x1
  4074ec:	b.gt	4074dc <ferror@plt+0x58ec>
  4074f0:	adrp	x0, 431000 <ferror@plt+0x2f410>
  4074f4:	add	x0, x0, #0x15e
  4074f8:	bl	4116bc <ferror@plt+0xfacc>
  4074fc:	ldr	w8, [x19, #3576]
  407500:	sub	w8, w8, #0x1
  407504:	str	w8, [x19, #3576]
  407508:	cmp	w8, #0x1
  40750c:	lsl	w20, w8, #3
  407510:	b.lt	407538 <ferror@plt+0x5948>  // b.tstop
  407514:	mov	w0, #0x9                   	// #9
  407518:	bl	4116e8 <ferror@plt+0xfaf8>
  40751c:	sub	w8, w20, #0x8
  407520:	cmp	w20, #0xf
  407524:	mov	w20, w8
  407528:	b.gt	407514 <ferror@plt+0x5924>
  40752c:	cmp	w8, #0x1
  407530:	b.ge	407544 <ferror@plt+0x5954>  // b.tcont
  407534:	b	40755c <ferror@plt+0x596c>
  407538:	mov	w8, w20
  40753c:	cmp	w8, #0x1
  407540:	b.lt	40755c <ferror@plt+0x596c>  // b.tstop
  407544:	add	w20, w8, #0x1
  407548:	mov	w0, #0x20                  	// #32
  40754c:	bl	4116e8 <ferror@plt+0xfaf8>
  407550:	sub	w20, w20, #0x1
  407554:	cmp	w20, #0x1
  407558:	b.gt	407548 <ferror@plt+0x5958>
  40755c:	adrp	x0, 431000 <ferror@plt+0x2f410>
  407560:	add	x0, x0, #0x15e
  407564:	bl	4116bc <ferror@plt+0xfacc>
  407568:	ldr	w8, [x19, #3576]
  40756c:	subs	w9, w8, #0x1
  407570:	str	w9, [x19, #3576]
  407574:	b.le	407598 <ferror@plt+0x59a8>
  407578:	lsl	w20, w8, #3
  40757c:	mov	w0, #0x9                   	// #9
  407580:	bl	4116e8 <ferror@plt+0xfaf8>
  407584:	sub	w20, w20, #0x8
  407588:	cmp	w20, #0xf
  40758c:	b.gt	40757c <ferror@plt+0x598c>
  407590:	sub	w8, w20, #0x8
  407594:	b	40759c <ferror@plt+0x59ac>
  407598:	lsl	w8, w9, #3
  40759c:	cmp	w8, #0x1
  4075a0:	b.lt	4075bc <ferror@plt+0x59cc>  // b.tstop
  4075a4:	add	w20, w8, #0x1
  4075a8:	mov	w0, #0x20                  	// #32
  4075ac:	bl	4116e8 <ferror@plt+0xfaf8>
  4075b0:	sub	w20, w20, #0x1
  4075b4:	cmp	w20, #0x1
  4075b8:	b.gt	4075a8 <ferror@plt+0x59b8>
  4075bc:	adrp	x0, 422000 <ferror@plt+0x20410>
  4075c0:	add	x0, x0, #0x5e9
  4075c4:	bl	4116bc <ferror@plt+0xfacc>
  4075c8:	ldr	w8, [x19, #3576]
  4075cc:	cmp	w8, #0x1
  4075d0:	lsl	w20, w8, #3
  4075d4:	b.lt	4075fc <ferror@plt+0x5a0c>  // b.tstop
  4075d8:	mov	w0, #0x9                   	// #9
  4075dc:	bl	4116e8 <ferror@plt+0xfaf8>
  4075e0:	sub	w8, w20, #0x8
  4075e4:	cmp	w20, #0xf
  4075e8:	mov	w20, w8
  4075ec:	b.gt	4075d8 <ferror@plt+0x59e8>
  4075f0:	cmp	w8, #0x1
  4075f4:	b.ge	407608 <ferror@plt+0x5a18>  // b.tcont
  4075f8:	b	407620 <ferror@plt+0x5a30>
  4075fc:	mov	w8, w20
  407600:	cmp	w8, #0x1
  407604:	b.lt	407620 <ferror@plt+0x5a30>  // b.tstop
  407608:	add	w20, w8, #0x1
  40760c:	mov	w0, #0x20                  	// #32
  407610:	bl	4116e8 <ferror@plt+0xfaf8>
  407614:	sub	w20, w20, #0x1
  407618:	cmp	w20, #0x1
  40761c:	b.gt	40760c <ferror@plt+0x5a1c>
  407620:	adrp	x0, 422000 <ferror@plt+0x20410>
  407624:	add	x0, x0, #0x2ad
  407628:	bl	4116bc <ferror@plt+0xfacc>
  40762c:	ldr	w8, [x19, #3576]
  407630:	cmp	w8, #0x1
  407634:	lsl	w20, w8, #3
  407638:	b.lt	407660 <ferror@plt+0x5a70>  // b.tstop
  40763c:	mov	w0, #0x9                   	// #9
  407640:	bl	4116e8 <ferror@plt+0xfaf8>
  407644:	sub	w8, w20, #0x8
  407648:	cmp	w20, #0xf
  40764c:	mov	w20, w8
  407650:	b.gt	40763c <ferror@plt+0x5a4c>
  407654:	cmp	w8, #0x1
  407658:	b.ge	40766c <ferror@plt+0x5a7c>  // b.tcont
  40765c:	b	407684 <ferror@plt+0x5a94>
  407660:	mov	w8, w20
  407664:	cmp	w8, #0x1
  407668:	b.lt	407684 <ferror@plt+0x5a94>  // b.tstop
  40766c:	add	w20, w8, #0x1
  407670:	mov	w0, #0x20                  	// #32
  407674:	bl	4116e8 <ferror@plt+0xfaf8>
  407678:	sub	w20, w20, #0x1
  40767c:	cmp	w20, #0x1
  407680:	b.gt	407670 <ferror@plt+0x5a80>
  407684:	adrp	x0, 422000 <ferror@plt+0x20410>
  407688:	add	x0, x0, #0x2d7
  40768c:	bl	4116bc <ferror@plt+0xfacc>
  407690:	ldr	w8, [x19, #3576]
  407694:	cmp	w8, #0x1
  407698:	lsl	w20, w8, #3
  40769c:	b.lt	4076c4 <ferror@plt+0x5ad4>  // b.tstop
  4076a0:	mov	w0, #0x9                   	// #9
  4076a4:	bl	4116e8 <ferror@plt+0xfaf8>
  4076a8:	sub	w8, w20, #0x8
  4076ac:	cmp	w20, #0xf
  4076b0:	mov	w20, w8
  4076b4:	b.gt	4076a0 <ferror@plt+0x5ab0>
  4076b8:	cmp	w8, #0x1
  4076bc:	b.ge	4076d0 <ferror@plt+0x5ae0>  // b.tcont
  4076c0:	b	4078e4 <ferror@plt+0x5cf4>
  4076c4:	mov	w8, w20
  4076c8:	cmp	w8, #0x1
  4076cc:	b.lt	4078e4 <ferror@plt+0x5cf4>  // b.tstop
  4076d0:	add	w20, w8, #0x1
  4076d4:	mov	w0, #0x20                  	// #32
  4076d8:	bl	4116e8 <ferror@plt+0xfaf8>
  4076dc:	sub	w20, w20, #0x1
  4076e0:	cmp	w20, #0x1
  4076e4:	b.gt	4076d4 <ferror@plt+0x5ae4>
  4076e8:	b	4078e4 <ferror@plt+0x5cf4>
  4076ec:	mov	w8, w20
  4076f0:	cmp	w8, #0x1
  4076f4:	b.lt	407710 <ferror@plt+0x5b20>  // b.tstop
  4076f8:	add	w20, w8, #0x1
  4076fc:	mov	w0, #0x20                  	// #32
  407700:	bl	4116e8 <ferror@plt+0xfaf8>
  407704:	sub	w20, w20, #0x1
  407708:	cmp	w20, #0x1
  40770c:	b.gt	4076fc <ferror@plt+0x5b0c>
  407710:	adrp	x0, 422000 <ferror@plt+0x20410>
  407714:	add	x0, x0, #0x5f2
  407718:	bl	4116bc <ferror@plt+0xfacc>
  40771c:	ldr	w8, [x19, #3576]
  407720:	add	w9, w8, #0x1
  407724:	str	w9, [x19, #3576]
  407728:	tbnz	w8, #31, 407750 <ferror@plt+0x5b60>
  40772c:	lsl	w8, w8, #3
  407730:	add	w20, w8, #0x10
  407734:	mov	w0, #0x9                   	// #9
  407738:	bl	4116e8 <ferror@plt+0xfaf8>
  40773c:	sub	w20, w20, #0x8
  407740:	cmp	w20, #0xf
  407744:	b.gt	407734 <ferror@plt+0x5b44>
  407748:	sub	w8, w20, #0x8
  40774c:	b	407754 <ferror@plt+0x5b64>
  407750:	lsl	w8, w9, #3
  407754:	cmp	w8, #0x1
  407758:	b.lt	407774 <ferror@plt+0x5b84>  // b.tstop
  40775c:	add	w20, w8, #0x1
  407760:	mov	w0, #0x20                  	// #32
  407764:	bl	4116e8 <ferror@plt+0xfaf8>
  407768:	sub	w20, w20, #0x1
  40776c:	cmp	w20, #0x1
  407770:	b.gt	407760 <ferror@plt+0x5b70>
  407774:	adrp	x0, 422000 <ferror@plt+0x20410>
  407778:	add	x0, x0, #0x605
  40777c:	bl	4116bc <ferror@plt+0xfacc>
  407780:	ldr	w8, [x19, #3576]
  407784:	cmp	w8, #0x1
  407788:	lsl	w20, w8, #3
  40778c:	b.lt	4077ac <ferror@plt+0x5bbc>  // b.tstop
  407790:	mov	w0, #0x9                   	// #9
  407794:	bl	4116e8 <ferror@plt+0xfaf8>
  407798:	sub	w8, w20, #0x8
  40779c:	cmp	w20, #0xf
  4077a0:	mov	w20, w8
  4077a4:	b.gt	407790 <ferror@plt+0x5ba0>
  4077a8:	b	4077b0 <ferror@plt+0x5bc0>
  4077ac:	mov	w8, w20
  4077b0:	cmp	w8, #0x1
  4077b4:	b.lt	4077d0 <ferror@plt+0x5be0>  // b.tstop
  4077b8:	add	w20, w8, #0x1
  4077bc:	mov	w0, #0x20                  	// #32
  4077c0:	bl	4116e8 <ferror@plt+0xfaf8>
  4077c4:	sub	w20, w20, #0x1
  4077c8:	cmp	w20, #0x1
  4077cc:	b.gt	4077bc <ferror@plt+0x5bcc>
  4077d0:	adrp	x0, 422000 <ferror@plt+0x20410>
  4077d4:	add	x0, x0, #0xd1
  4077d8:	bl	4116bc <ferror@plt+0xfacc>
  4077dc:	ldr	w8, [x19, #3576]
  4077e0:	cmp	w8, #0x1
  4077e4:	lsl	w20, w8, #3
  4077e8:	b.lt	407808 <ferror@plt+0x5c18>  // b.tstop
  4077ec:	mov	w0, #0x9                   	// #9
  4077f0:	bl	4116e8 <ferror@plt+0xfaf8>
  4077f4:	sub	w8, w20, #0x8
  4077f8:	cmp	w20, #0xf
  4077fc:	mov	w20, w8
  407800:	b.gt	4077ec <ferror@plt+0x5bfc>
  407804:	b	40780c <ferror@plt+0x5c1c>
  407808:	mov	w8, w20
  40780c:	cmp	w8, #0x1
  407810:	b.lt	40782c <ferror@plt+0x5c3c>  // b.tstop
  407814:	add	w20, w8, #0x1
  407818:	mov	w0, #0x20                  	// #32
  40781c:	bl	4116e8 <ferror@plt+0xfaf8>
  407820:	sub	w20, w20, #0x1
  407824:	cmp	w20, #0x1
  407828:	b.gt	407818 <ferror@plt+0x5c28>
  40782c:	adrp	x0, 422000 <ferror@plt+0x20410>
  407830:	add	x0, x0, #0xf7
  407834:	bl	4116bc <ferror@plt+0xfacc>
  407838:	ldr	w8, [x19, #3576]
  40783c:	cmp	w8, #0x1
  407840:	lsl	w20, w8, #3
  407844:	b.lt	407864 <ferror@plt+0x5c74>  // b.tstop
  407848:	mov	w0, #0x9                   	// #9
  40784c:	bl	4116e8 <ferror@plt+0xfaf8>
  407850:	sub	w8, w20, #0x8
  407854:	cmp	w20, #0xf
  407858:	mov	w20, w8
  40785c:	b.gt	407848 <ferror@plt+0x5c58>
  407860:	b	407868 <ferror@plt+0x5c78>
  407864:	mov	w8, w20
  407868:	cmp	w8, #0x1
  40786c:	b.lt	407888 <ferror@plt+0x5c98>  // b.tstop
  407870:	add	w20, w8, #0x1
  407874:	mov	w0, #0x20                  	// #32
  407878:	bl	4116e8 <ferror@plt+0xfaf8>
  40787c:	sub	w20, w20, #0x1
  407880:	cmp	w20, #0x1
  407884:	b.gt	407874 <ferror@plt+0x5c84>
  407888:	adrp	x0, 422000 <ferror@plt+0x20410>
  40788c:	add	x0, x0, #0x287
  407890:	bl	4116bc <ferror@plt+0xfacc>
  407894:	ldr	w8, [x19, #3576]
  407898:	cmp	w8, #0x1
  40789c:	lsl	w20, w8, #3
  4078a0:	b.lt	4078c0 <ferror@plt+0x5cd0>  // b.tstop
  4078a4:	mov	w0, #0x9                   	// #9
  4078a8:	bl	4116e8 <ferror@plt+0xfaf8>
  4078ac:	sub	w8, w20, #0x8
  4078b0:	cmp	w20, #0xf
  4078b4:	mov	w20, w8
  4078b8:	b.gt	4078a4 <ferror@plt+0x5cb4>
  4078bc:	b	4078c4 <ferror@plt+0x5cd4>
  4078c0:	mov	w8, w20
  4078c4:	cmp	w8, #0x1
  4078c8:	b.lt	4078e4 <ferror@plt+0x5cf4>  // b.tstop
  4078cc:	add	w20, w8, #0x1
  4078d0:	mov	w0, #0x20                  	// #32
  4078d4:	bl	4116e8 <ferror@plt+0xfaf8>
  4078d8:	sub	w20, w20, #0x1
  4078dc:	cmp	w20, #0x1
  4078e0:	b.gt	4078d0 <ferror@plt+0x5ce0>
  4078e4:	adrp	x0, 431000 <ferror@plt+0x2f410>
  4078e8:	add	x0, x0, #0x15e
  4078ec:	bl	4116bc <ferror@plt+0xfacc>
  4078f0:	ldr	w8, [x19, #3576]
  4078f4:	sub	w8, w8, #0x1
  4078f8:	str	w8, [x19, #3576]
  4078fc:	ldp	x20, x19, [sp, #32]
  407900:	ldr	x21, [sp, #16]
  407904:	ldp	x29, x30, [sp], #48
  407908:	ret
  40790c:	stp	x29, x30, [sp, #-96]!
  407910:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  407914:	ldr	w8, [x8, #560]
  407918:	mov	w0, #0x1                   	// #1
  40791c:	mov	w1, #0x18                  	// #24
  407920:	stp	x28, x27, [sp, #16]
  407924:	stp	x26, x25, [sp, #32]
  407928:	stp	x24, x23, [sp, #48]
  40792c:	stp	x22, x21, [sp, #64]
  407930:	stp	x20, x19, [sp, #80]
  407934:	mov	x29, sp
  407938:	add	w21, w8, #0x1
  40793c:	bl	401920 <calloc@plt>
  407940:	mov	w1, #0x1                   	// #1
  407944:	mov	x19, x0
  407948:	bl	417b4c <ferror@plt+0x15f5c>
  40794c:	adrp	x25, 45e000 <stdin@@GLIBC_2.17+0x1330>
  407950:	ldrh	w8, [x19, #2]
  407954:	ldr	w9, [x25, #2484]
  407958:	mov	w1, #0x4                   	// #4
  40795c:	orr	w8, w8, #0x4
  407960:	add	w0, w9, #0x1
  407964:	strh	w8, [x19, #2]
  407968:	stp	wzr, w0, [x19, #4]
  40796c:	bl	401920 <calloc@plt>
  407970:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  407974:	adrp	x26, 460000 <stdin@@GLIBC_2.17+0x3330>
  407978:	ldrsw	x8, [x8, #2624]
  40797c:	ldr	x9, [x26, #3312]
  407980:	str	x0, [x19, #16]
  407984:	lsl	x8, x8, #3
  407988:	str	w21, [x9, x8]
  40798c:	ldr	w8, [x25, #2484]
  407990:	cmp	w8, #0x1
  407994:	b.lt	407a10 <ferror@plt+0x5e20>  // b.tstop
  407998:	adrp	x22, 422000 <ferror@plt+0x20410>
  40799c:	mov	x20, x0
  4079a0:	mov	w21, #0x1                   	// #1
  4079a4:	mov	w27, #0x8                   	// #8
  4079a8:	adrp	x28, 462000 <stdin@@GLIBC_2.17+0x5330>
  4079ac:	add	x22, x22, #0x61d
  4079b0:	b	4079c4 <ferror@plt+0x5dd4>
  4079b4:	cmp	x21, w8, sxtw
  4079b8:	add	x21, x21, #0x1
  4079bc:	add	x27, x27, #0x8
  4079c0:	b.ge	407a10 <ferror@plt+0x5e20>  // b.tcont
  4079c4:	ldr	x9, [x26, #3312]
  4079c8:	ldr	w23, [x9, x27]
  4079cc:	str	w23, [x20, x21, lsl #2]
  4079d0:	cbz	w23, 4079b4 <ferror@plt+0x5dc4>
  4079d4:	ldr	w9, [x28, #608]
  4079d8:	cbz	w9, 4079b4 <ferror@plt+0x5dc4>
  4079dc:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  4079e0:	ldr	x24, [x8, #3264]
  4079e4:	mov	w2, #0x5                   	// #5
  4079e8:	mov	x0, xzr
  4079ec:	mov	x1, x22
  4079f0:	bl	401ae0 <dcgettext@plt>
  4079f4:	mov	x1, x0
  4079f8:	mov	x0, x24
  4079fc:	mov	w2, w21
  407a00:	mov	w3, w23
  407a04:	bl	401bc0 <fprintf@plt>
  407a08:	ldr	w8, [x25, #2484]
  407a0c:	b	4079b4 <ferror@plt+0x5dc4>
  407a10:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  407a14:	ldr	w8, [x8, #2620]
  407a18:	adrp	x9, 421000 <ferror@plt+0x1f410>
  407a1c:	adrp	x10, 421000 <ferror@plt+0x1f410>
  407a20:	add	x9, x9, #0xae9
  407a24:	add	x10, x10, #0xaf6
  407a28:	cmp	w8, #0x0
  407a2c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  407a30:	adrp	x1, 422000 <ferror@plt+0x20410>
  407a34:	csel	x2, x10, x9, eq  // eq = none
  407a38:	add	x0, x0, #0x100
  407a3c:	add	x1, x1, #0x637
  407a40:	bl	401d7c <ferror@plt+0x18c>
  407a44:	mov	x0, x19
  407a48:	ldp	x20, x19, [sp, #80]
  407a4c:	ldp	x22, x21, [sp, #64]
  407a50:	ldp	x24, x23, [sp, #48]
  407a54:	ldp	x26, x25, [sp, #32]
  407a58:	ldp	x28, x27, [sp, #16]
  407a5c:	ldp	x29, x30, [sp], #96
  407a60:	ret
  407a64:	stp	x29, x30, [sp, #-96]!
  407a68:	stp	x26, x25, [sp, #32]
  407a6c:	stp	x24, x23, [sp, #48]
  407a70:	stp	x22, x21, [sp, #64]
  407a74:	stp	x20, x19, [sp, #80]
  407a78:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  407a7c:	ldrb	w10, [x10, #2432]
  407a80:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  407a84:	adrp	x11, 424000 <ferror@plt+0x22410>
  407a88:	adrp	x12, 424000 <ferror@plt+0x22410>
  407a8c:	add	x11, x11, #0x1d9
  407a90:	add	x12, x12, #0x208
  407a94:	cmp	w10, #0x0
  407a98:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  407a9c:	ldr	w9, [x9, #2620]
  407aa0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  407aa4:	csel	x11, x12, x11, eq  // eq = none
  407aa8:	ldr	w12, [x22, #2484]
  407aac:	adrp	x13, 424000 <ferror@plt+0x22410>
  407ab0:	adrp	x10, 424000 <ferror@plt+0x22410>
  407ab4:	ldr	w8, [x8, #560]
  407ab8:	add	x13, x13, #0x22d
  407abc:	add	x10, x10, #0x25c
  407ac0:	csel	x10, x10, x13, eq  // eq = none
  407ac4:	cmp	w9, #0x0
  407ac8:	adrp	x1, 422000 <ferror@plt+0x20410>
  407acc:	csel	x0, x10, x11, eq  // eq = none
  407ad0:	add	w2, w12, #0x1
  407ad4:	add	x1, x1, #0x66b
  407ad8:	str	x27, [sp, #16]
  407adc:	mov	x29, sp
  407ae0:	add	w19, w8, #0x1
  407ae4:	bl	411ce8 <ferror@plt+0x100f8>
  407ae8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  407aec:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x3330>
  407af0:	ldrsw	x8, [x8, #2624]
  407af4:	ldr	x9, [x23, #3312]
  407af8:	lsl	x8, x8, #3
  407afc:	str	w19, [x9, x8]
  407b00:	ldr	w8, [x22, #2484]
  407b04:	cmp	w8, #0x1
  407b08:	b.lt	407b84 <ferror@plt+0x5f94>  // b.tstop
  407b0c:	adrp	x19, 422000 <ferror@plt+0x20410>
  407b10:	mov	x24, xzr
  407b14:	mov	w25, #0x8                   	// #8
  407b18:	adrp	x26, 462000 <stdin@@GLIBC_2.17+0x5330>
  407b1c:	adrp	x27, 45c000 <ferror@plt+0x5a410>
  407b20:	add	x19, x19, #0x61d
  407b24:	b	407b3c <ferror@plt+0x5f4c>
  407b28:	ldrsw	x8, [x22, #2484]
  407b2c:	add	x24, x24, #0x1
  407b30:	add	x25, x25, #0x8
  407b34:	cmp	x24, x8
  407b38:	b.ge	407b84 <ferror@plt+0x5f94>  // b.tcont
  407b3c:	ldr	x8, [x23, #3312]
  407b40:	ldr	w20, [x8, x25]
  407b44:	mov	w0, w20
  407b48:	bl	411a14 <ferror@plt+0xfe24>
  407b4c:	cbz	w20, 407b28 <ferror@plt+0x5f38>
  407b50:	ldr	w8, [x26, #608]
  407b54:	cbz	w8, 407b28 <ferror@plt+0x5f38>
  407b58:	ldr	x21, [x27, #3264]
  407b5c:	mov	w2, #0x5                   	// #5
  407b60:	mov	x0, xzr
  407b64:	mov	x1, x19
  407b68:	bl	401ae0 <dcgettext@plt>
  407b6c:	mov	x1, x0
  407b70:	add	w2, w24, #0x1
  407b74:	mov	x0, x21
  407b78:	mov	w3, w20
  407b7c:	bl	401bc0 <fprintf@plt>
  407b80:	b	407b28 <ferror@plt+0x5f38>
  407b84:	bl	4115b4 <ferror@plt+0xf9c4>
  407b88:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  407b8c:	ldr	w8, [x8, #580]
  407b90:	cbz	w8, 407bb0 <ferror@plt+0x5fc0>
  407b94:	ldp	x20, x19, [sp, #80]
  407b98:	ldp	x22, x21, [sp, #64]
  407b9c:	ldp	x24, x23, [sp, #48]
  407ba0:	ldp	x26, x25, [sp, #32]
  407ba4:	ldr	x27, [sp, #16]
  407ba8:	ldp	x29, x30, [sp], #96
  407bac:	b	4062b4 <ferror@plt+0x46c4>
  407bb0:	ldp	x20, x19, [sp, #80]
  407bb4:	ldp	x22, x21, [sp, #64]
  407bb8:	ldp	x24, x23, [sp, #48]
  407bbc:	ldp	x26, x25, [sp, #32]
  407bc0:	ldr	x27, [sp, #16]
  407bc4:	ldp	x29, x30, [sp], #96
  407bc8:	ret
  407bcc:	stp	x29, x30, [sp, #-48]!
  407bd0:	stp	x20, x19, [sp, #32]
  407bd4:	adrp	x20, 45c000 <ferror@plt+0x5a410>
  407bd8:	ldr	w8, [x20, #3576]
  407bdc:	str	x21, [sp, #16]
  407be0:	mov	x19, x0
  407be4:	mov	x29, sp
  407be8:	cmp	w8, #0x1
  407bec:	lsl	w21, w8, #3
  407bf0:	b.lt	407c18 <ferror@plt+0x6028>  // b.tstop
  407bf4:	mov	w0, #0x9                   	// #9
  407bf8:	bl	4116e8 <ferror@plt+0xfaf8>
  407bfc:	sub	w8, w21, #0x8
  407c00:	cmp	w21, #0xf
  407c04:	mov	w21, w8
  407c08:	b.gt	407bf4 <ferror@plt+0x6004>
  407c0c:	cmp	w8, #0x1
  407c10:	b.ge	407c24 <ferror@plt+0x6034>  // b.tcont
  407c14:	b	407c3c <ferror@plt+0x604c>
  407c18:	mov	w8, w21
  407c1c:	cmp	w8, #0x1
  407c20:	b.lt	407c3c <ferror@plt+0x604c>  // b.tstop
  407c24:	add	w21, w8, #0x1
  407c28:	mov	w0, #0x20                  	// #32
  407c2c:	bl	4116e8 <ferror@plt+0xfaf8>
  407c30:	sub	w21, w21, #0x1
  407c34:	cmp	w21, #0x1
  407c38:	b.gt	407c28 <ferror@plt+0x6038>
  407c3c:	adrp	x0, 422000 <ferror@plt+0x20410>
  407c40:	add	x0, x0, #0x675
  407c44:	mov	x1, x19
  407c48:	bl	411cb0 <ferror@plt+0x100c0>
  407c4c:	adrp	x0, 43c000 <ferror@plt+0x3a410>
  407c50:	add	x0, x0, #0x42b
  407c54:	bl	4116bc <ferror@plt+0xfacc>
  407c58:	bl	405968 <ferror@plt+0x3d78>
  407c5c:	ldr	w8, [x20, #3576]
  407c60:	cmp	w8, #0x1
  407c64:	lsl	w19, w8, #3
  407c68:	b.lt	407c90 <ferror@plt+0x60a0>  // b.tstop
  407c6c:	mov	w0, #0x9                   	// #9
  407c70:	bl	4116e8 <ferror@plt+0xfaf8>
  407c74:	sub	w8, w19, #0x8
  407c78:	cmp	w19, #0xf
  407c7c:	mov	w19, w8
  407c80:	b.gt	407c6c <ferror@plt+0x607c>
  407c84:	cmp	w8, #0x1
  407c88:	b.ge	407c9c <ferror@plt+0x60ac>  // b.tcont
  407c8c:	b	407cb4 <ferror@plt+0x60c4>
  407c90:	mov	w8, w19
  407c94:	cmp	w8, #0x1
  407c98:	b.lt	407cb4 <ferror@plt+0x60c4>  // b.tstop
  407c9c:	add	w19, w8, #0x1
  407ca0:	mov	w0, #0x20                  	// #32
  407ca4:	bl	4116e8 <ferror@plt+0xfaf8>
  407ca8:	sub	w19, w19, #0x1
  407cac:	cmp	w19, #0x1
  407cb0:	b.gt	407ca0 <ferror@plt+0x60b0>
  407cb4:	adrp	x0, 422000 <ferror@plt+0x20410>
  407cb8:	add	x0, x0, #0x688
  407cbc:	bl	4116bc <ferror@plt+0xfacc>
  407cc0:	ldr	w8, [x20, #3576]
  407cc4:	add	w9, w8, #0x1
  407cc8:	str	w9, [x20, #3576]
  407ccc:	tbnz	w8, #31, 407cfc <ferror@plt+0x610c>
  407cd0:	lsl	w8, w8, #3
  407cd4:	add	w19, w8, #0x10
  407cd8:	mov	w0, #0x9                   	// #9
  407cdc:	bl	4116e8 <ferror@plt+0xfaf8>
  407ce0:	sub	w19, w19, #0x8
  407ce4:	cmp	w19, #0xf
  407ce8:	b.gt	407cd8 <ferror@plt+0x60e8>
  407cec:	sub	w8, w19, #0x8
  407cf0:	cmp	w8, #0x1
  407cf4:	b.ge	407d08 <ferror@plt+0x6118>  // b.tcont
  407cf8:	b	407d20 <ferror@plt+0x6130>
  407cfc:	lsl	w8, w9, #3
  407d00:	cmp	w8, #0x1
  407d04:	b.lt	407d20 <ferror@plt+0x6130>  // b.tstop
  407d08:	add	w19, w8, #0x1
  407d0c:	mov	w0, #0x20                  	// #32
  407d10:	bl	4116e8 <ferror@plt+0xfaf8>
  407d14:	sub	w19, w19, #0x1
  407d18:	cmp	w19, #0x1
  407d1c:	b.gt	407d0c <ferror@plt+0x611c>
  407d20:	adrp	x0, 430000 <ferror@plt+0x2e410>
  407d24:	add	x0, x0, #0xf94
  407d28:	bl	4116bc <ferror@plt+0xfacc>
  407d2c:	ldr	w8, [x20, #3576]
  407d30:	cmp	w8, #0x1
  407d34:	lsl	w19, w8, #3
  407d38:	b.lt	407d60 <ferror@plt+0x6170>  // b.tstop
  407d3c:	mov	w0, #0x9                   	// #9
  407d40:	bl	4116e8 <ferror@plt+0xfaf8>
  407d44:	sub	w8, w19, #0x8
  407d48:	cmp	w19, #0xf
  407d4c:	mov	w19, w8
  407d50:	b.gt	407d3c <ferror@plt+0x614c>
  407d54:	cmp	w8, #0x1
  407d58:	b.ge	407d6c <ferror@plt+0x617c>  // b.tcont
  407d5c:	b	407d84 <ferror@plt+0x6194>
  407d60:	mov	w8, w19
  407d64:	cmp	w8, #0x1
  407d68:	b.lt	407d84 <ferror@plt+0x6194>  // b.tstop
  407d6c:	add	w19, w8, #0x1
  407d70:	mov	w0, #0x20                  	// #32
  407d74:	bl	4116e8 <ferror@plt+0xfaf8>
  407d78:	sub	w19, w19, #0x1
  407d7c:	cmp	w19, #0x1
  407d80:	b.gt	407d70 <ferror@plt+0x6180>
  407d84:	adrp	x0, 422000 <ferror@plt+0x20410>
  407d88:	add	x0, x0, #0x6cf
  407d8c:	bl	4116bc <ferror@plt+0xfacc>
  407d90:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  407d94:	ldr	w9, [x8, #1312]
  407d98:	ldr	w8, [x20, #3576]
  407d9c:	cbz	w9, 407e84 <ferror@plt+0x6294>
  407da0:	cmp	w8, #0x1
  407da4:	lsl	w19, w8, #3
  407da8:	b.lt	407dd0 <ferror@plt+0x61e0>  // b.tstop
  407dac:	mov	w0, #0x9                   	// #9
  407db0:	bl	4116e8 <ferror@plt+0xfaf8>
  407db4:	sub	w8, w19, #0x8
  407db8:	cmp	w19, #0xf
  407dbc:	mov	w19, w8
  407dc0:	b.gt	407dac <ferror@plt+0x61bc>
  407dc4:	cmp	w8, #0x1
  407dc8:	b.ge	407ddc <ferror@plt+0x61ec>  // b.tcont
  407dcc:	b	407df4 <ferror@plt+0x6204>
  407dd0:	mov	w8, w19
  407dd4:	cmp	w8, #0x1
  407dd8:	b.lt	407df4 <ferror@plt+0x6204>  // b.tstop
  407ddc:	add	w19, w8, #0x1
  407de0:	mov	w0, #0x20                  	// #32
  407de4:	bl	4116e8 <ferror@plt+0xfaf8>
  407de8:	sub	w19, w19, #0x1
  407dec:	cmp	w19, #0x1
  407df0:	b.gt	407de0 <ferror@plt+0x61f0>
  407df4:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  407df8:	ldr	w8, [x8, #2484]
  407dfc:	adrp	x0, 422000 <ferror@plt+0x20410>
  407e00:	add	x0, x0, #0x702
  407e04:	add	w1, w8, #0x2
  407e08:	bl	4119fc <ferror@plt+0xfe0c>
  407e0c:	ldr	w8, [x20, #3576]
  407e10:	add	w9, w8, #0x1
  407e14:	str	w9, [x20, #3576]
  407e18:	tbnz	w8, #31, 407e48 <ferror@plt+0x6258>
  407e1c:	lsl	w8, w8, #3
  407e20:	add	w19, w8, #0x10
  407e24:	mov	w0, #0x9                   	// #9
  407e28:	bl	4116e8 <ferror@plt+0xfaf8>
  407e2c:	sub	w19, w19, #0x8
  407e30:	cmp	w19, #0xf
  407e34:	b.gt	407e24 <ferror@plt+0x6234>
  407e38:	sub	w8, w19, #0x8
  407e3c:	cmp	w8, #0x1
  407e40:	b.ge	407e54 <ferror@plt+0x6264>  // b.tcont
  407e44:	b	407e6c <ferror@plt+0x627c>
  407e48:	lsl	w8, w9, #3
  407e4c:	cmp	w8, #0x1
  407e50:	b.lt	407e6c <ferror@plt+0x627c>  // b.tstop
  407e54:	add	w19, w8, #0x1
  407e58:	mov	w0, #0x20                  	// #32
  407e5c:	bl	4116e8 <ferror@plt+0xfaf8>
  407e60:	sub	w19, w19, #0x1
  407e64:	cmp	w19, #0x1
  407e68:	b.gt	407e58 <ferror@plt+0x6268>
  407e6c:	adrp	x0, 422000 <ferror@plt+0x20410>
  407e70:	add	x0, x0, #0x721
  407e74:	bl	4116bc <ferror@plt+0xfacc>
  407e78:	ldr	w8, [x20, #3576]
  407e7c:	sub	w8, w8, #0x1
  407e80:	str	w8, [x20, #3576]
  407e84:	cmp	w8, #0x1
  407e88:	lsl	w19, w8, #3
  407e8c:	b.lt	407eb4 <ferror@plt+0x62c4>  // b.tstop
  407e90:	mov	w0, #0x9                   	// #9
  407e94:	bl	4116e8 <ferror@plt+0xfaf8>
  407e98:	sub	w8, w19, #0x8
  407e9c:	cmp	w19, #0xf
  407ea0:	mov	w19, w8
  407ea4:	b.gt	407e90 <ferror@plt+0x62a0>
  407ea8:	cmp	w8, #0x1
  407eac:	b.ge	407ec0 <ferror@plt+0x62d0>  // b.tcont
  407eb0:	b	407ed8 <ferror@plt+0x62e8>
  407eb4:	mov	w8, w19
  407eb8:	cmp	w8, #0x1
  407ebc:	b.lt	407ed8 <ferror@plt+0x62e8>  // b.tstop
  407ec0:	add	w19, w8, #0x1
  407ec4:	mov	w0, #0x20                  	// #32
  407ec8:	bl	4116e8 <ferror@plt+0xfaf8>
  407ecc:	sub	w19, w19, #0x1
  407ed0:	cmp	w19, #0x1
  407ed4:	b.gt	407ec4 <ferror@plt+0x62d4>
  407ed8:	adrp	x0, 431000 <ferror@plt+0x2f410>
  407edc:	add	x0, x0, #0x15e
  407ee0:	bl	4116bc <ferror@plt+0xfacc>
  407ee4:	ldr	w8, [x20, #3576]
  407ee8:	subs	w9, w8, #0x1
  407eec:	str	w9, [x20, #3576]
  407ef0:	b.le	407f1c <ferror@plt+0x632c>
  407ef4:	lsl	w19, w8, #3
  407ef8:	mov	w0, #0x9                   	// #9
  407efc:	bl	4116e8 <ferror@plt+0xfaf8>
  407f00:	sub	w19, w19, #0x8
  407f04:	cmp	w19, #0xf
  407f08:	b.gt	407ef8 <ferror@plt+0x6308>
  407f0c:	sub	w8, w19, #0x8
  407f10:	cmp	w8, #0x1
  407f14:	b.ge	407f28 <ferror@plt+0x6338>  // b.tcont
  407f18:	b	407f40 <ferror@plt+0x6350>
  407f1c:	lsl	w8, w9, #3
  407f20:	cmp	w8, #0x1
  407f24:	b.lt	407f40 <ferror@plt+0x6350>  // b.tstop
  407f28:	add	w19, w8, #0x1
  407f2c:	mov	w0, #0x20                  	// #32
  407f30:	bl	4116e8 <ferror@plt+0xfaf8>
  407f34:	sub	w19, w19, #0x1
  407f38:	cmp	w19, #0x1
  407f3c:	b.gt	407f2c <ferror@plt+0x633c>
  407f40:	ldp	x20, x19, [sp, #32]
  407f44:	ldr	x21, [sp, #16]
  407f48:	adrp	x0, 422000 <ferror@plt+0x20410>
  407f4c:	add	x0, x0, #0x737
  407f50:	ldp	x29, x30, [sp], #48
  407f54:	b	4116bc <ferror@plt+0xfacc>
  407f58:	stp	x29, x30, [sp, #-48]!
  407f5c:	stp	x20, x19, [sp, #32]
  407f60:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  407f64:	ldr	w8, [x8, #3576]
  407f68:	str	x21, [sp, #16]
  407f6c:	mov	x19, x1
  407f70:	mov	x20, x0
  407f74:	cmp	w8, #0x1
  407f78:	lsl	w21, w8, #3
  407f7c:	mov	x29, sp
  407f80:	b.lt	407fa8 <ferror@plt+0x63b8>  // b.tstop
  407f84:	mov	w0, #0x9                   	// #9
  407f88:	bl	4116e8 <ferror@plt+0xfaf8>
  407f8c:	sub	w8, w21, #0x8
  407f90:	cmp	w21, #0xf
  407f94:	mov	w21, w8
  407f98:	b.gt	407f84 <ferror@plt+0x6394>
  407f9c:	cmp	w8, #0x1
  407fa0:	b.ge	407fb4 <ferror@plt+0x63c4>  // b.tcont
  407fa4:	b	407fcc <ferror@plt+0x63dc>
  407fa8:	mov	w8, w21
  407fac:	cmp	w8, #0x1
  407fb0:	b.lt	407fcc <ferror@plt+0x63dc>  // b.tstop
  407fb4:	add	w21, w8, #0x1
  407fb8:	mov	w0, #0x20                  	// #32
  407fbc:	bl	4116e8 <ferror@plt+0xfaf8>
  407fc0:	sub	w21, w21, #0x1
  407fc4:	cmp	w21, #0x1
  407fc8:	b.gt	407fb8 <ferror@plt+0x63c8>
  407fcc:	mov	x0, x20
  407fd0:	mov	x1, x19
  407fd4:	bl	411cb0 <ferror@plt+0x100c0>
  407fd8:	ldp	x20, x19, [sp, #32]
  407fdc:	ldr	x21, [sp, #16]
  407fe0:	adrp	x0, 43c000 <ferror@plt+0x3a410>
  407fe4:	add	x0, x0, #0x42b
  407fe8:	ldp	x29, x30, [sp], #48
  407fec:	b	4116bc <ferror@plt+0xfacc>
  407ff0:	stp	x29, x30, [sp, #-48]!
  407ff4:	stp	x22, x21, [sp, #16]
  407ff8:	stp	x20, x19, [sp, #32]
  407ffc:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  408000:	ldr	w8, [x8, #580]
  408004:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  408008:	ldr	w13, [x13, #2420]
  40800c:	adrp	x9, 422000 <ferror@plt+0x20410>
  408010:	adrp	x10, 422000 <ferror@plt+0x20410>
  408014:	adrp	x11, 422000 <ferror@plt+0x20410>
  408018:	adrp	x12, 422000 <ferror@plt+0x20410>
  40801c:	add	x9, x9, #0x790
  408020:	add	x10, x10, #0x774
  408024:	add	x11, x11, #0x7c2
  408028:	add	x12, x12, #0x7a4
  40802c:	cmp	w8, #0x0
  408030:	csel	x20, x10, x9, ne  // ne = any
  408034:	csel	x19, x12, x11, ne  // ne = any
  408038:	adrp	x21, 45c000 <ferror@plt+0x5a410>
  40803c:	mov	x29, sp
  408040:	cbz	w13, 4080a4 <ferror@plt+0x64b4>
  408044:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  408048:	ldrb	w9, [x8, #2432]
  40804c:	ldr	w8, [x21, #3576]
  408050:	lsl	w19, w8, #3
  408054:	cmp	w8, #0x1
  408058:	cbz	w9, 4080e4 <ferror@plt+0x64f4>
  40805c:	b.lt	40812c <ferror@plt+0x653c>  // b.tstop
  408060:	mov	w0, #0x9                   	// #9
  408064:	bl	4116e8 <ferror@plt+0xfaf8>
  408068:	sub	w8, w19, #0x8
  40806c:	cmp	w19, #0xf
  408070:	mov	w19, w8
  408074:	b.gt	408060 <ferror@plt+0x6470>
  408078:	cmp	w8, #0x1
  40807c:	b.lt	408138 <ferror@plt+0x6548>  // b.tstop
  408080:	adrp	x19, 422000 <ferror@plt+0x20410>
  408084:	add	w22, w8, #0x1
  408088:	add	x19, x19, #0x7d8
  40808c:	mov	w0, #0x20                  	// #32
  408090:	bl	4116e8 <ferror@plt+0xfaf8>
  408094:	sub	w22, w22, #0x1
  408098:	cmp	w22, #0x1
  40809c:	b.gt	40808c <ferror@plt+0x649c>
  4080a0:	b	4081e4 <ferror@plt+0x65f4>
  4080a4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4080a8:	ldr	w9, [x8, #2620]
  4080ac:	ldr	w8, [x21, #3576]
  4080b0:	lsl	w22, w8, #3
  4080b4:	cmp	w8, #0x1
  4080b8:	cbz	w9, 408144 <ferror@plt+0x6554>
  4080bc:	b.lt	40816c <ferror@plt+0x657c>  // b.tstop
  4080c0:	mov	w0, #0x9                   	// #9
  4080c4:	bl	4116e8 <ferror@plt+0xfaf8>
  4080c8:	sub	w8, w22, #0x8
  4080cc:	cmp	w22, #0xf
  4080d0:	mov	w22, w8
  4080d4:	b.gt	4080c0 <ferror@plt+0x64d0>
  4080d8:	cmp	w8, #0x1
  4080dc:	b.ge	408178 <ferror@plt+0x6588>  // b.tcont
  4080e0:	b	408190 <ferror@plt+0x65a0>
  4080e4:	b.lt	4081d0 <ferror@plt+0x65e0>  // b.tstop
  4080e8:	mov	w0, #0x9                   	// #9
  4080ec:	bl	4116e8 <ferror@plt+0xfaf8>
  4080f0:	sub	w8, w19, #0x8
  4080f4:	cmp	w19, #0xf
  4080f8:	mov	w19, w8
  4080fc:	b.gt	4080e8 <ferror@plt+0x64f8>
  408100:	cmp	w8, #0x1
  408104:	b.lt	4081dc <ferror@plt+0x65ec>  // b.tstop
  408108:	adrp	x19, 422000 <ferror@plt+0x20410>
  40810c:	add	w22, w8, #0x1
  408110:	add	x19, x19, #0x81a
  408114:	mov	w0, #0x20                  	// #32
  408118:	bl	4116e8 <ferror@plt+0xfaf8>
  40811c:	sub	w22, w22, #0x1
  408120:	cmp	w22, #0x1
  408124:	b.gt	408114 <ferror@plt+0x6524>
  408128:	b	4081e4 <ferror@plt+0x65f4>
  40812c:	mov	w8, w19
  408130:	cmp	w8, #0x1
  408134:	b.ge	408080 <ferror@plt+0x6490>  // b.tcont
  408138:	adrp	x19, 422000 <ferror@plt+0x20410>
  40813c:	add	x19, x19, #0x7d8
  408140:	b	4081e4 <ferror@plt+0x65f4>
  408144:	b.lt	4087f8 <ferror@plt+0x6c08>  // b.tstop
  408148:	mov	w0, #0x9                   	// #9
  40814c:	bl	4116e8 <ferror@plt+0xfaf8>
  408150:	sub	w8, w22, #0x8
  408154:	cmp	w22, #0xf
  408158:	mov	w22, w8
  40815c:	b.gt	408148 <ferror@plt+0x6558>
  408160:	cmp	w8, #0x1
  408164:	b.ge	408804 <ferror@plt+0x6c14>  // b.tcont
  408168:	b	40881c <ferror@plt+0x6c2c>
  40816c:	mov	w8, w22
  408170:	cmp	w8, #0x1
  408174:	b.lt	408190 <ferror@plt+0x65a0>  // b.tstop
  408178:	add	w22, w8, #0x1
  40817c:	mov	w0, #0x20                  	// #32
  408180:	bl	4116e8 <ferror@plt+0xfaf8>
  408184:	sub	w22, w22, #0x1
  408188:	cmp	w22, #0x1
  40818c:	b.gt	40817c <ferror@plt+0x658c>
  408190:	adrp	x0, 430000 <ferror@plt+0x2e410>
  408194:	add	x0, x0, #0xf94
  408198:	bl	4116bc <ferror@plt+0xfacc>
  40819c:	ldr	w8, [x21, #3576]
  4081a0:	cmp	w8, #0x1
  4081a4:	lsl	w22, w8, #3
  4081a8:	b.lt	4083d8 <ferror@plt+0x67e8>  // b.tstop
  4081ac:	mov	w0, #0x9                   	// #9
  4081b0:	bl	4116e8 <ferror@plt+0xfaf8>
  4081b4:	sub	w8, w22, #0x8
  4081b8:	cmp	w22, #0xf
  4081bc:	mov	w22, w8
  4081c0:	b.gt	4081ac <ferror@plt+0x65bc>
  4081c4:	cmp	w8, #0x1
  4081c8:	b.ge	4083e4 <ferror@plt+0x67f4>  // b.tcont
  4081cc:	b	4083fc <ferror@plt+0x680c>
  4081d0:	mov	w8, w19
  4081d4:	cmp	w8, #0x1
  4081d8:	b.ge	408108 <ferror@plt+0x6518>  // b.tcont
  4081dc:	adrp	x19, 422000 <ferror@plt+0x20410>
  4081e0:	add	x19, x19, #0x81a
  4081e4:	mov	x0, x19
  4081e8:	mov	x1, x20
  4081ec:	bl	411cb0 <ferror@plt+0x100c0>
  4081f0:	adrp	x0, 43c000 <ferror@plt+0x3a410>
  4081f4:	add	x0, x0, #0x42b
  4081f8:	bl	4116bc <ferror@plt+0xfacc>
  4081fc:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x3330>
  408200:	ldr	w9, [x21, #3576]
  408204:	ldr	w10, [x19, #3084]
  408208:	add	w8, w9, #0x1
  40820c:	cmp	w10, #0x1
  408210:	str	w8, [x21, #3576]
  408214:	b.lt	408288 <ferror@plt+0x6698>  // b.tstop
  408218:	tbnz	w9, #31, 408248 <ferror@plt+0x6658>
  40821c:	lsl	w8, w9, #3
  408220:	add	w20, w8, #0x10
  408224:	mov	w0, #0x9                   	// #9
  408228:	bl	4116e8 <ferror@plt+0xfaf8>
  40822c:	sub	w20, w20, #0x8
  408230:	cmp	w20, #0xf
  408234:	b.gt	408224 <ferror@plt+0x6634>
  408238:	sub	w8, w20, #0x8
  40823c:	cmp	w8, #0x1
  408240:	b.ge	408254 <ferror@plt+0x6664>  // b.tcont
  408244:	b	40826c <ferror@plt+0x667c>
  408248:	lsl	w8, w8, #3
  40824c:	cmp	w8, #0x1
  408250:	b.lt	40826c <ferror@plt+0x667c>  // b.tstop
  408254:	add	w20, w8, #0x1
  408258:	mov	w0, #0x20                  	// #32
  40825c:	bl	4116e8 <ferror@plt+0xfaf8>
  408260:	sub	w20, w20, #0x1
  408264:	cmp	w20, #0x1
  408268:	b.gt	408258 <ferror@plt+0x6668>
  40826c:	adrp	x0, 430000 <ferror@plt+0x2e410>
  408270:	add	x0, x0, #0xf94
  408274:	bl	4116bc <ferror@plt+0xfacc>
  408278:	bl	405968 <ferror@plt+0x3d78>
  40827c:	mov	w0, #0xa                   	// #10
  408280:	bl	4116e8 <ferror@plt+0xfaf8>
  408284:	ldr	w8, [x21, #3576]
  408288:	cmp	w8, #0x1
  40828c:	lsl	w20, w8, #3
  408290:	b.lt	4082b8 <ferror@plt+0x66c8>  // b.tstop
  408294:	mov	w0, #0x9                   	// #9
  408298:	bl	4116e8 <ferror@plt+0xfaf8>
  40829c:	sub	w8, w20, #0x8
  4082a0:	cmp	w20, #0xf
  4082a4:	mov	w20, w8
  4082a8:	b.gt	408294 <ferror@plt+0x66a4>
  4082ac:	cmp	w8, #0x1
  4082b0:	b.ge	4082c4 <ferror@plt+0x66d4>  // b.tcont
  4082b4:	b	4082dc <ferror@plt+0x66ec>
  4082b8:	mov	w8, w20
  4082bc:	cmp	w8, #0x1
  4082c0:	b.lt	4082dc <ferror@plt+0x66ec>  // b.tstop
  4082c4:	add	w20, w8, #0x1
  4082c8:	mov	w0, #0x20                  	// #32
  4082cc:	bl	4116e8 <ferror@plt+0xfaf8>
  4082d0:	sub	w20, w20, #0x1
  4082d4:	cmp	w20, #0x1
  4082d8:	b.gt	4082c8 <ferror@plt+0x66d8>
  4082dc:	adrp	x0, 422000 <ferror@plt+0x20410>
  4082e0:	add	x0, x0, #0x86a
  4082e4:	bl	4116bc <ferror@plt+0xfacc>
  4082e8:	ldr	w8, [x19, #3084]
  4082ec:	cmp	w8, #0x1
  4082f0:	b.lt	408358 <ferror@plt+0x6768>  // b.tstop
  4082f4:	ldr	w8, [x21, #3576]
  4082f8:	cmp	w8, #0x1
  4082fc:	lsl	w19, w8, #3
  408300:	b.lt	408328 <ferror@plt+0x6738>  // b.tstop
  408304:	mov	w0, #0x9                   	// #9
  408308:	bl	4116e8 <ferror@plt+0xfaf8>
  40830c:	sub	w8, w19, #0x8
  408310:	cmp	w19, #0xf
  408314:	mov	w19, w8
  408318:	b.gt	408304 <ferror@plt+0x6714>
  40831c:	cmp	w8, #0x1
  408320:	b.ge	408334 <ferror@plt+0x6744>  // b.tcont
  408324:	b	40834c <ferror@plt+0x675c>
  408328:	mov	w8, w19
  40832c:	cmp	w8, #0x1
  408330:	b.lt	40834c <ferror@plt+0x675c>  // b.tstop
  408334:	add	w19, w8, #0x1
  408338:	mov	w0, #0x20                  	// #32
  40833c:	bl	4116e8 <ferror@plt+0xfaf8>
  408340:	sub	w19, w19, #0x1
  408344:	cmp	w19, #0x1
  408348:	b.gt	408338 <ferror@plt+0x6748>
  40834c:	adrp	x0, 431000 <ferror@plt+0x2f410>
  408350:	add	x0, x0, #0x15e
  408354:	bl	4116bc <ferror@plt+0xfacc>
  408358:	ldr	w8, [x21, #3576]
  40835c:	mov	w0, #0xa                   	// #10
  408360:	sub	w8, w8, #0x1
  408364:	str	w8, [x21, #3576]
  408368:	bl	4116e8 <ferror@plt+0xfaf8>
  40836c:	ldr	w8, [x21, #3576]
  408370:	cmp	w8, #0x1
  408374:	lsl	w19, w8, #3
  408378:	b.lt	4083c0 <ferror@plt+0x67d0>  // b.tstop
  40837c:	mov	w0, #0x9                   	// #9
  408380:	bl	4116e8 <ferror@plt+0xfaf8>
  408384:	sub	w8, w19, #0x8
  408388:	cmp	w19, #0xf
  40838c:	mov	w19, w8
  408390:	b.gt	40837c <ferror@plt+0x678c>
  408394:	cmp	w8, #0x1
  408398:	b.lt	4083cc <ferror@plt+0x67dc>  // b.tstop
  40839c:	adrp	x19, 422000 <ferror@plt+0x20410>
  4083a0:	add	w20, w8, #0x1
  4083a4:	add	x19, x19, #0x873
  4083a8:	mov	w0, #0x20                  	// #32
  4083ac:	bl	4116e8 <ferror@plt+0xfaf8>
  4083b0:	sub	w20, w20, #0x1
  4083b4:	cmp	w20, #0x1
  4083b8:	b.gt	4083a8 <ferror@plt+0x67b8>
  4083bc:	b	4087e4 <ferror@plt+0x6bf4>
  4083c0:	mov	w8, w19
  4083c4:	cmp	w8, #0x1
  4083c8:	b.ge	40839c <ferror@plt+0x67ac>  // b.tcont
  4083cc:	adrp	x19, 422000 <ferror@plt+0x20410>
  4083d0:	add	x19, x19, #0x873
  4083d4:	b	4087e4 <ferror@plt+0x6bf4>
  4083d8:	mov	w8, w22
  4083dc:	cmp	w8, #0x1
  4083e0:	b.lt	4083fc <ferror@plt+0x680c>  // b.tstop
  4083e4:	add	w22, w8, #0x1
  4083e8:	mov	w0, #0x20                  	// #32
  4083ec:	bl	4116e8 <ferror@plt+0xfaf8>
  4083f0:	sub	w22, w22, #0x1
  4083f4:	cmp	w22, #0x1
  4083f8:	b.gt	4083e8 <ferror@plt+0x67f8>
  4083fc:	adrp	x0, 422000 <ferror@plt+0x20410>
  408400:	add	x0, x0, #0x899
  408404:	bl	4116bc <ferror@plt+0xfacc>
  408408:	ldr	w8, [x21, #3576]
  40840c:	cmp	w8, #0x1
  408410:	lsl	w22, w8, #3
  408414:	b.lt	40843c <ferror@plt+0x684c>  // b.tstop
  408418:	mov	w0, #0x9                   	// #9
  40841c:	bl	4116e8 <ferror@plt+0xfaf8>
  408420:	sub	w8, w22, #0x8
  408424:	cmp	w22, #0xf
  408428:	mov	w22, w8
  40842c:	b.gt	408418 <ferror@plt+0x6828>
  408430:	cmp	w8, #0x1
  408434:	b.ge	408448 <ferror@plt+0x6858>  // b.tcont
  408438:	b	408460 <ferror@plt+0x6870>
  40843c:	mov	w8, w22
  408440:	cmp	w8, #0x1
  408444:	b.lt	408460 <ferror@plt+0x6870>  // b.tstop
  408448:	add	w22, w8, #0x1
  40844c:	mov	w0, #0x20                  	// #32
  408450:	bl	4116e8 <ferror@plt+0xfaf8>
  408454:	sub	w22, w22, #0x1
  408458:	cmp	w22, #0x1
  40845c:	b.gt	40844c <ferror@plt+0x685c>
  408460:	adrp	x0, 422000 <ferror@plt+0x20410>
  408464:	add	x0, x0, #0x8c5
  408468:	bl	4116bc <ferror@plt+0xfacc>
  40846c:	ldr	w8, [x21, #3576]
  408470:	cmp	w8, #0x1
  408474:	lsl	w22, w8, #3
  408478:	b.lt	4084a0 <ferror@plt+0x68b0>  // b.tstop
  40847c:	mov	w0, #0x9                   	// #9
  408480:	bl	4116e8 <ferror@plt+0xfaf8>
  408484:	sub	w8, w22, #0x8
  408488:	cmp	w22, #0xf
  40848c:	mov	w22, w8
  408490:	b.gt	40847c <ferror@plt+0x688c>
  408494:	cmp	w8, #0x1
  408498:	b.ge	4084ac <ferror@plt+0x68bc>  // b.tcont
  40849c:	b	4084c4 <ferror@plt+0x68d4>
  4084a0:	mov	w8, w22
  4084a4:	cmp	w8, #0x1
  4084a8:	b.lt	4084c4 <ferror@plt+0x68d4>  // b.tstop
  4084ac:	add	w22, w8, #0x1
  4084b0:	mov	w0, #0x20                  	// #32
  4084b4:	bl	4116e8 <ferror@plt+0xfaf8>
  4084b8:	sub	w22, w22, #0x1
  4084bc:	cmp	w22, #0x1
  4084c0:	b.gt	4084b0 <ferror@plt+0x68c0>
  4084c4:	adrp	x0, 422000 <ferror@plt+0x20410>
  4084c8:	add	x0, x0, #0x8d4
  4084cc:	mov	x1, x20
  4084d0:	bl	411cb0 <ferror@plt+0x100c0>
  4084d4:	adrp	x0, 43c000 <ferror@plt+0x3a410>
  4084d8:	add	x0, x0, #0x42b
  4084dc:	bl	4116bc <ferror@plt+0xfacc>
  4084e0:	ldr	w8, [x21, #3576]
  4084e4:	cmp	w8, #0x1
  4084e8:	lsl	w20, w8, #3
  4084ec:	b.lt	408514 <ferror@plt+0x6924>  // b.tstop
  4084f0:	mov	w0, #0x9                   	// #9
  4084f4:	bl	4116e8 <ferror@plt+0xfaf8>
  4084f8:	sub	w8, w20, #0x8
  4084fc:	cmp	w20, #0xf
  408500:	mov	w20, w8
  408504:	b.gt	4084f0 <ferror@plt+0x6900>
  408508:	cmp	w8, #0x1
  40850c:	b.ge	408520 <ferror@plt+0x6930>  // b.tcont
  408510:	b	408538 <ferror@plt+0x6948>
  408514:	mov	w8, w20
  408518:	cmp	w8, #0x1
  40851c:	b.lt	408538 <ferror@plt+0x6948>  // b.tstop
  408520:	add	w20, w8, #0x1
  408524:	mov	w0, #0x20                  	// #32
  408528:	bl	4116e8 <ferror@plt+0xfaf8>
  40852c:	sub	w20, w20, #0x1
  408530:	cmp	w20, #0x1
  408534:	b.gt	408524 <ferror@plt+0x6934>
  408538:	adrp	x0, 422000 <ferror@plt+0x20410>
  40853c:	add	x0, x0, #0x8e5
  408540:	bl	4116bc <ferror@plt+0xfacc>
  408544:	ldr	w8, [x21, #3576]
  408548:	cmp	w8, #0x1
  40854c:	lsl	w20, w8, #3
  408550:	b.lt	408578 <ferror@plt+0x6988>  // b.tstop
  408554:	mov	w0, #0x9                   	// #9
  408558:	bl	4116e8 <ferror@plt+0xfaf8>
  40855c:	sub	w8, w20, #0x8
  408560:	cmp	w20, #0xf
  408564:	mov	w20, w8
  408568:	b.gt	408554 <ferror@plt+0x6964>
  40856c:	cmp	w8, #0x1
  408570:	b.ge	408584 <ferror@plt+0x6994>  // b.tcont
  408574:	b	40859c <ferror@plt+0x69ac>
  408578:	mov	w8, w20
  40857c:	cmp	w8, #0x1
  408580:	b.lt	40859c <ferror@plt+0x69ac>  // b.tstop
  408584:	add	w20, w8, #0x1
  408588:	mov	w0, #0x20                  	// #32
  40858c:	bl	4116e8 <ferror@plt+0xfaf8>
  408590:	sub	w20, w20, #0x1
  408594:	cmp	w20, #0x1
  408598:	b.gt	408588 <ferror@plt+0x6998>
  40859c:	adrp	x0, 422000 <ferror@plt+0x20410>
  4085a0:	add	x0, x0, #0x917
  4085a4:	bl	4116bc <ferror@plt+0xfacc>
  4085a8:	ldr	w8, [x21, #3576]
  4085ac:	cmp	w8, #0x1
  4085b0:	lsl	w20, w8, #3
  4085b4:	b.lt	4085dc <ferror@plt+0x69ec>  // b.tstop
  4085b8:	mov	w0, #0x9                   	// #9
  4085bc:	bl	4116e8 <ferror@plt+0xfaf8>
  4085c0:	sub	w8, w20, #0x8
  4085c4:	cmp	w20, #0xf
  4085c8:	mov	w20, w8
  4085cc:	b.gt	4085b8 <ferror@plt+0x69c8>
  4085d0:	cmp	w8, #0x1
  4085d4:	b.ge	4085e8 <ferror@plt+0x69f8>  // b.tcont
  4085d8:	b	408600 <ferror@plt+0x6a10>
  4085dc:	mov	w8, w20
  4085e0:	cmp	w8, #0x1
  4085e4:	b.lt	408600 <ferror@plt+0x6a10>  // b.tstop
  4085e8:	add	w20, w8, #0x1
  4085ec:	mov	w0, #0x20                  	// #32
  4085f0:	bl	4116e8 <ferror@plt+0xfaf8>
  4085f4:	sub	w20, w20, #0x1
  4085f8:	cmp	w20, #0x1
  4085fc:	b.gt	4085ec <ferror@plt+0x69fc>
  408600:	adrp	x0, 422000 <ferror@plt+0x20410>
  408604:	add	x0, x0, #0x92a
  408608:	mov	x1, x19
  40860c:	bl	411cb0 <ferror@plt+0x100c0>
  408610:	adrp	x0, 43c000 <ferror@plt+0x3a410>
  408614:	add	x0, x0, #0x42b
  408618:	bl	4116bc <ferror@plt+0xfacc>
  40861c:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x3330>
  408620:	ldr	w9, [x21, #3576]
  408624:	ldr	w10, [x19, #3084]
  408628:	add	w8, w9, #0x1
  40862c:	cmp	w10, #0x1
  408630:	str	w8, [x21, #3576]
  408634:	b.lt	40869c <ferror@plt+0x6aac>  // b.tstop
  408638:	tbnz	w9, #31, 408668 <ferror@plt+0x6a78>
  40863c:	lsl	w8, w9, #3
  408640:	add	w20, w8, #0x10
  408644:	mov	w0, #0x9                   	// #9
  408648:	bl	4116e8 <ferror@plt+0xfaf8>
  40864c:	sub	w20, w20, #0x8
  408650:	cmp	w20, #0xf
  408654:	b.gt	408644 <ferror@plt+0x6a54>
  408658:	sub	w8, w20, #0x8
  40865c:	cmp	w8, #0x1
  408660:	b.ge	408674 <ferror@plt+0x6a84>  // b.tcont
  408664:	b	40868c <ferror@plt+0x6a9c>
  408668:	lsl	w8, w8, #3
  40866c:	cmp	w8, #0x1
  408670:	b.lt	40868c <ferror@plt+0x6a9c>  // b.tstop
  408674:	add	w20, w8, #0x1
  408678:	mov	w0, #0x20                  	// #32
  40867c:	bl	4116e8 <ferror@plt+0xfaf8>
  408680:	sub	w20, w20, #0x1
  408684:	cmp	w20, #0x1
  408688:	b.gt	408678 <ferror@plt+0x6a88>
  40868c:	adrp	x0, 430000 <ferror@plt+0x2e410>
  408690:	add	x0, x0, #0xf94
  408694:	bl	4116bc <ferror@plt+0xfacc>
  408698:	ldr	w8, [x21, #3576]
  40869c:	cmp	w8, #0x1
  4086a0:	lsl	w20, w8, #3
  4086a4:	b.lt	4086cc <ferror@plt+0x6adc>  // b.tstop
  4086a8:	mov	w0, #0x9                   	// #9
  4086ac:	bl	4116e8 <ferror@plt+0xfaf8>
  4086b0:	sub	w8, w20, #0x8
  4086b4:	cmp	w20, #0xf
  4086b8:	mov	w20, w8
  4086bc:	b.gt	4086a8 <ferror@plt+0x6ab8>
  4086c0:	cmp	w8, #0x1
  4086c4:	b.ge	4086d8 <ferror@plt+0x6ae8>  // b.tcont
  4086c8:	b	4086f0 <ferror@plt+0x6b00>
  4086cc:	mov	w8, w20
  4086d0:	cmp	w8, #0x1
  4086d4:	b.lt	4086f0 <ferror@plt+0x6b00>  // b.tstop
  4086d8:	add	w20, w8, #0x1
  4086dc:	mov	w0, #0x20                  	// #32
  4086e0:	bl	4116e8 <ferror@plt+0xfaf8>
  4086e4:	sub	w20, w20, #0x1
  4086e8:	cmp	w20, #0x1
  4086ec:	b.gt	4086dc <ferror@plt+0x6aec>
  4086f0:	adrp	x0, 422000 <ferror@plt+0x20410>
  4086f4:	add	x0, x0, #0x93c
  4086f8:	bl	4116bc <ferror@plt+0xfacc>
  4086fc:	ldr	w8, [x19, #3084]
  408700:	cmp	w8, #0x1
  408704:	b.lt	408778 <ferror@plt+0x6b88>  // b.tstop
  408708:	mov	w0, #0xa                   	// #10
  40870c:	bl	4116e8 <ferror@plt+0xfaf8>
  408710:	bl	405968 <ferror@plt+0x3d78>
  408714:	ldr	w8, [x21, #3576]
  408718:	cmp	w8, #0x1
  40871c:	lsl	w19, w8, #3
  408720:	b.lt	408748 <ferror@plt+0x6b58>  // b.tstop
  408724:	mov	w0, #0x9                   	// #9
  408728:	bl	4116e8 <ferror@plt+0xfaf8>
  40872c:	sub	w8, w19, #0x8
  408730:	cmp	w19, #0xf
  408734:	mov	w19, w8
  408738:	b.gt	408724 <ferror@plt+0x6b34>
  40873c:	cmp	w8, #0x1
  408740:	b.ge	408754 <ferror@plt+0x6b64>  // b.tcont
  408744:	b	40876c <ferror@plt+0x6b7c>
  408748:	mov	w8, w19
  40874c:	cmp	w8, #0x1
  408750:	b.lt	40876c <ferror@plt+0x6b7c>  // b.tstop
  408754:	add	w19, w8, #0x1
  408758:	mov	w0, #0x20                  	// #32
  40875c:	bl	4116e8 <ferror@plt+0xfaf8>
  408760:	sub	w19, w19, #0x1
  408764:	cmp	w19, #0x1
  408768:	b.gt	408758 <ferror@plt+0x6b68>
  40876c:	adrp	x0, 431000 <ferror@plt+0x2f410>
  408770:	add	x0, x0, #0x15e
  408774:	bl	4116bc <ferror@plt+0xfacc>
  408778:	ldr	w8, [x21, #3576]
  40877c:	subs	w9, w8, #0x1
  408780:	str	w9, [x21, #3576]
  408784:	b.le	4087b8 <ferror@plt+0x6bc8>
  408788:	lsl	w19, w8, #3
  40878c:	mov	w0, #0x9                   	// #9
  408790:	bl	4116e8 <ferror@plt+0xfaf8>
  408794:	sub	w19, w19, #0x8
  408798:	cmp	w19, #0xf
  40879c:	b.gt	40878c <ferror@plt+0x6b9c>
  4087a0:	sub	w8, w19, #0x8
  4087a4:	cmp	w8, #0x1
  4087a8:	b.ge	4087c4 <ferror@plt+0x6bd4>  // b.tcont
  4087ac:	adrp	x19, 431000 <ferror@plt+0x2f410>
  4087b0:	add	x19, x19, #0x15e
  4087b4:	b	4087e4 <ferror@plt+0x6bf4>
  4087b8:	lsl	w8, w9, #3
  4087bc:	cmp	w8, #0x1
  4087c0:	b.lt	4087ac <ferror@plt+0x6bbc>  // b.tstop
  4087c4:	adrp	x19, 431000 <ferror@plt+0x2f410>
  4087c8:	add	w20, w8, #0x1
  4087cc:	add	x19, x19, #0x15e
  4087d0:	mov	w0, #0x20                  	// #32
  4087d4:	bl	4116e8 <ferror@plt+0xfaf8>
  4087d8:	sub	w20, w20, #0x1
  4087dc:	cmp	w20, #0x1
  4087e0:	b.gt	4087d0 <ferror@plt+0x6be0>
  4087e4:	mov	x0, x19
  4087e8:	ldp	x20, x19, [sp, #32]
  4087ec:	ldp	x22, x21, [sp, #16]
  4087f0:	ldp	x29, x30, [sp], #48
  4087f4:	b	4116bc <ferror@plt+0xfacc>
  4087f8:	mov	w8, w22
  4087fc:	cmp	w8, #0x1
  408800:	b.lt	40881c <ferror@plt+0x6c2c>  // b.tstop
  408804:	add	w19, w8, #0x1
  408808:	mov	w0, #0x20                  	// #32
  40880c:	bl	4116e8 <ferror@plt+0xfaf8>
  408810:	sub	w19, w19, #0x1
  408814:	cmp	w19, #0x1
  408818:	b.gt	408808 <ferror@plt+0x6c18>
  40881c:	adrp	x0, 422000 <ferror@plt+0x20410>
  408820:	add	x0, x0, #0x967
  408824:	bl	4116bc <ferror@plt+0xfacc>
  408828:	ldr	w8, [x21, #3576]
  40882c:	add	w9, w8, #0x1
  408830:	str	w9, [x21, #3576]
  408834:	tbnz	w8, #31, 408864 <ferror@plt+0x6c74>
  408838:	lsl	w8, w8, #3
  40883c:	add	w19, w8, #0x10
  408840:	mov	w0, #0x9                   	// #9
  408844:	bl	4116e8 <ferror@plt+0xfaf8>
  408848:	sub	w19, w19, #0x8
  40884c:	cmp	w19, #0xf
  408850:	b.gt	408840 <ferror@plt+0x6c50>
  408854:	sub	w8, w19, #0x8
  408858:	cmp	w8, #0x1
  40885c:	b.ge	408870 <ferror@plt+0x6c80>  // b.tcont
  408860:	b	408888 <ferror@plt+0x6c98>
  408864:	lsl	w8, w9, #3
  408868:	cmp	w8, #0x1
  40886c:	b.lt	408888 <ferror@plt+0x6c98>  // b.tstop
  408870:	add	w19, w8, #0x1
  408874:	mov	w0, #0x20                  	// #32
  408878:	bl	4116e8 <ferror@plt+0xfaf8>
  40887c:	sub	w19, w19, #0x1
  408880:	cmp	w19, #0x1
  408884:	b.gt	408874 <ferror@plt+0x6c84>
  408888:	adrp	x0, 430000 <ferror@plt+0x2e410>
  40888c:	add	x0, x0, #0xf94
  408890:	bl	4116bc <ferror@plt+0xfacc>
  408894:	mov	w0, wzr
  408898:	bl	408ae8 <ferror@plt+0x6ef8>
  40889c:	ldr	w8, [x21, #3576]
  4088a0:	cmp	w8, #0x1
  4088a4:	lsl	w19, w8, #3
  4088a8:	b.lt	4088d0 <ferror@plt+0x6ce0>  // b.tstop
  4088ac:	mov	w0, #0x9                   	// #9
  4088b0:	bl	4116e8 <ferror@plt+0xfaf8>
  4088b4:	sub	w8, w19, #0x8
  4088b8:	cmp	w19, #0xf
  4088bc:	mov	w19, w8
  4088c0:	b.gt	4088ac <ferror@plt+0x6cbc>
  4088c4:	cmp	w8, #0x1
  4088c8:	b.ge	4088dc <ferror@plt+0x6cec>  // b.tcont
  4088cc:	b	4088f4 <ferror@plt+0x6d04>
  4088d0:	mov	w8, w19
  4088d4:	cmp	w8, #0x1
  4088d8:	b.lt	4088f4 <ferror@plt+0x6d04>  // b.tstop
  4088dc:	add	w19, w8, #0x1
  4088e0:	mov	w0, #0x20                  	// #32
  4088e4:	bl	4116e8 <ferror@plt+0xfaf8>
  4088e8:	sub	w19, w19, #0x1
  4088ec:	cmp	w19, #0x1
  4088f0:	b.gt	4088e0 <ferror@plt+0x6cf0>
  4088f4:	adrp	x0, 422000 <ferror@plt+0x20410>
  4088f8:	add	x0, x0, #0x86a
  4088fc:	bl	4116bc <ferror@plt+0xfacc>
  408900:	ldr	w8, [x21, #3576]
  408904:	cmp	w8, #0x1
  408908:	lsl	w19, w8, #3
  40890c:	b.lt	408934 <ferror@plt+0x6d44>  // b.tstop
  408910:	mov	w0, #0x9                   	// #9
  408914:	bl	4116e8 <ferror@plt+0xfaf8>
  408918:	sub	w8, w19, #0x8
  40891c:	cmp	w19, #0xf
  408920:	mov	w19, w8
  408924:	b.gt	408910 <ferror@plt+0x6d20>
  408928:	cmp	w8, #0x1
  40892c:	b.ge	408940 <ferror@plt+0x6d50>  // b.tcont
  408930:	b	408958 <ferror@plt+0x6d68>
  408934:	mov	w8, w19
  408938:	cmp	w8, #0x1
  40893c:	b.lt	408958 <ferror@plt+0x6d68>  // b.tstop
  408940:	add	w19, w8, #0x1
  408944:	mov	w0, #0x20                  	// #32
  408948:	bl	4116e8 <ferror@plt+0xfaf8>
  40894c:	sub	w19, w19, #0x1
  408950:	cmp	w19, #0x1
  408954:	b.gt	408944 <ferror@plt+0x6d54>
  408958:	adrp	x0, 431000 <ferror@plt+0x2f410>
  40895c:	add	x0, x0, #0x15e
  408960:	bl	4116bc <ferror@plt+0xfacc>
  408964:	ldr	w8, [x21, #3576]
  408968:	subs	w9, w8, #0x1
  40896c:	str	w9, [x21, #3576]
  408970:	b.le	40899c <ferror@plt+0x6dac>
  408974:	lsl	w19, w8, #3
  408978:	mov	w0, #0x9                   	// #9
  40897c:	bl	4116e8 <ferror@plt+0xfaf8>
  408980:	sub	w19, w19, #0x8
  408984:	cmp	w19, #0xf
  408988:	b.gt	408978 <ferror@plt+0x6d88>
  40898c:	sub	w8, w19, #0x8
  408990:	cmp	w8, #0x1
  408994:	b.ge	4089a8 <ferror@plt+0x6db8>  // b.tcont
  408998:	b	4089c0 <ferror@plt+0x6dd0>
  40899c:	lsl	w8, w9, #3
  4089a0:	cmp	w8, #0x1
  4089a4:	b.lt	4089c0 <ferror@plt+0x6dd0>  // b.tstop
  4089a8:	add	w19, w8, #0x1
  4089ac:	mov	w0, #0x20                  	// #32
  4089b0:	bl	4116e8 <ferror@plt+0xfaf8>
  4089b4:	sub	w19, w19, #0x1
  4089b8:	cmp	w19, #0x1
  4089bc:	b.gt	4089ac <ferror@plt+0x6dbc>
  4089c0:	adrp	x19, 461000 <stdin@@GLIBC_2.17+0x4330>
  4089c4:	ldr	w8, [x19, #1320]
  4089c8:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4089cc:	add	x9, x9, #0x994
  4089d0:	cmp	w8, #0x0
  4089d4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  4089d8:	add	x8, x8, #0xc04
  4089dc:	csel	x8, x9, x8, eq  // eq = none
  4089e0:	ldr	w1, [x8]
  4089e4:	adrp	x8, 422000 <ferror@plt+0x20410>
  4089e8:	adrp	x9, 422000 <ferror@plt+0x20410>
  4089ec:	add	x8, x8, #0x96a
  4089f0:	add	x9, x9, #0x996
  4089f4:	csel	x0, x9, x8, eq  // eq = none
  4089f8:	bl	4119fc <ferror@plt+0xfe0c>
  4089fc:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  408a00:	ldr	w8, [x8, #2744]
  408a04:	ldr	w9, [x19, #1320]
  408a08:	orr	w8, w9, w8
  408a0c:	cbz	w8, 408a20 <ferror@plt+0x6e30>
  408a10:	ldp	x20, x19, [sp, #32]
  408a14:	ldp	x22, x21, [sp, #16]
  408a18:	ldp	x29, x30, [sp], #48
  408a1c:	ret
  408a20:	ldr	w8, [x21, #3576]
  408a24:	cmp	w8, #0x1
  408a28:	lsl	w19, w8, #3
  408a2c:	b.lt	408a4c <ferror@plt+0x6e5c>  // b.tstop
  408a30:	mov	w0, #0x9                   	// #9
  408a34:	bl	4116e8 <ferror@plt+0xfaf8>
  408a38:	sub	w8, w19, #0x8
  408a3c:	cmp	w19, #0xf
  408a40:	mov	w19, w8
  408a44:	b.gt	408a30 <ferror@plt+0x6e40>
  408a48:	b	408a50 <ferror@plt+0x6e60>
  408a4c:	mov	w8, w19
  408a50:	cmp	w8, #0x1
  408a54:	b.lt	408a70 <ferror@plt+0x6e80>  // b.tstop
  408a58:	add	w19, w8, #0x1
  408a5c:	mov	w0, #0x20                  	// #32
  408a60:	bl	4116e8 <ferror@plt+0xfaf8>
  408a64:	sub	w19, w19, #0x1
  408a68:	cmp	w19, #0x1
  408a6c:	b.gt	408a5c <ferror@plt+0x6e6c>
  408a70:	adrp	x0, 422000 <ferror@plt+0x20410>
  408a74:	add	x0, x0, #0xd1
  408a78:	bl	4116bc <ferror@plt+0xfacc>
  408a7c:	ldr	w8, [x21, #3576]
  408a80:	cmp	w8, #0x1
  408a84:	lsl	w19, w8, #3
  408a88:	b.lt	408ad0 <ferror@plt+0x6ee0>  // b.tstop
  408a8c:	mov	w0, #0x9                   	// #9
  408a90:	bl	4116e8 <ferror@plt+0xfaf8>
  408a94:	sub	w8, w19, #0x8
  408a98:	cmp	w19, #0xf
  408a9c:	mov	w19, w8
  408aa0:	b.gt	408a8c <ferror@plt+0x6e9c>
  408aa4:	cmp	w8, #0x1
  408aa8:	b.lt	408adc <ferror@plt+0x6eec>  // b.tstop
  408aac:	adrp	x19, 422000 <ferror@plt+0x20410>
  408ab0:	add	w20, w8, #0x1
  408ab4:	add	x19, x19, #0xf7
  408ab8:	mov	w0, #0x20                  	// #32
  408abc:	bl	4116e8 <ferror@plt+0xfaf8>
  408ac0:	sub	w20, w20, #0x1
  408ac4:	cmp	w20, #0x1
  408ac8:	b.gt	408ab8 <ferror@plt+0x6ec8>
  408acc:	b	4087e4 <ferror@plt+0x6bf4>
  408ad0:	mov	w8, w19
  408ad4:	cmp	w8, #0x1
  408ad8:	b.ge	408aac <ferror@plt+0x6ebc>  // b.tcont
  408adc:	adrp	x19, 422000 <ferror@plt+0x20410>
  408ae0:	add	x19, x19, #0xf7
  408ae4:	b	4087e4 <ferror@plt+0x6bf4>
  408ae8:	sub	sp, sp, #0x150
  408aec:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  408af0:	ldr	w8, [x8, #580]
  408af4:	stp	x24, x23, [sp, #288]
  408af8:	stp	x20, x19, [sp, #320]
  408afc:	mov	w19, w0
  408b00:	adrp	x23, 45e000 <stdin@@GLIBC_2.17+0x1330>
  408b04:	stp	x29, x30, [sp, #256]
  408b08:	str	x28, [sp, #272]
  408b0c:	stp	x22, x21, [sp, #304]
  408b10:	add	x29, sp, #0x100
  408b14:	cbz	w0, 408b38 <ferror@plt+0x6f48>
  408b18:	ldr	x9, [x23, #2496]
  408b1c:	cbnz	x9, 408b38 <ferror@plt+0x6f48>
  408b20:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  408b24:	ldr	w3, [x9, #3016]
  408b28:	cbz	w8, 408b5c <ferror@plt+0x6f6c>
  408b2c:	adrp	x2, 422000 <ferror@plt+0x20410>
  408b30:	add	x2, x2, #0x9b9
  408b34:	b	408b64 <ferror@plt+0x6f74>
  408b38:	adrp	x9, 422000 <ferror@plt+0x20410>
  408b3c:	adrp	x10, 422000 <ferror@plt+0x20410>
  408b40:	add	x9, x9, #0x774
  408b44:	add	x10, x10, #0x790
  408b48:	cmp	w8, #0x0
  408b4c:	csel	x1, x10, x9, eq  // eq = none
  408b50:	mov	x0, sp
  408b54:	bl	401ac0 <strcpy@plt>
  408b58:	b	408b70 <ferror@plt+0x6f80>
  408b5c:	adrp	x2, 422000 <ferror@plt+0x20410>
  408b60:	add	x2, x2, #0x9e4
  408b64:	mov	x0, sp
  408b68:	mov	w1, #0x100                 	// #256
  408b6c:	bl	401860 <snprintf@plt>
  408b70:	adrp	x21, 45e000 <stdin@@GLIBC_2.17+0x1330>
  408b74:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  408b78:	adrp	x20, 45c000 <ferror@plt+0x5a410>
  408b7c:	cbz	w19, 408c6c <ferror@plt+0x707c>
  408b80:	ldr	x8, [x23, #2496]
  408b84:	cbz	x8, 408c6c <ferror@plt+0x707c>
  408b88:	ldr	w8, [x21, #2420]
  408b8c:	ldr	w9, [x22, #2620]
  408b90:	orr	w8, w9, w8
  408b94:	cbnz	w8, 408b9c <ferror@plt+0x6fac>
  408b98:	bl	405968 <ferror@plt+0x3d78>
  408b9c:	ldr	w8, [x20, #3576]
  408ba0:	cmp	w8, #0x1
  408ba4:	lsl	w24, w8, #3
  408ba8:	b.lt	408bd0 <ferror@plt+0x6fe0>  // b.tstop
  408bac:	mov	w0, #0x9                   	// #9
  408bb0:	bl	4116e8 <ferror@plt+0xfaf8>
  408bb4:	sub	w8, w24, #0x8
  408bb8:	cmp	w24, #0xf
  408bbc:	mov	w24, w8
  408bc0:	b.gt	408bac <ferror@plt+0x6fbc>
  408bc4:	cmp	w8, #0x1
  408bc8:	b.ge	408bdc <ferror@plt+0x6fec>  // b.tcont
  408bcc:	b	408bf4 <ferror@plt+0x7004>
  408bd0:	mov	w8, w24
  408bd4:	cmp	w8, #0x1
  408bd8:	b.lt	408bf4 <ferror@plt+0x7004>  // b.tstop
  408bdc:	add	w24, w8, #0x1
  408be0:	mov	w0, #0x20                  	// #32
  408be4:	bl	4116e8 <ferror@plt+0xfaf8>
  408be8:	sub	w24, w24, #0x1
  408bec:	cmp	w24, #0x1
  408bf0:	b.gt	408be0 <ferror@plt+0x6ff0>
  408bf4:	adrp	x0, 422000 <ferror@plt+0x20410>
  408bf8:	add	x0, x0, #0xa08
  408bfc:	bl	4116bc <ferror@plt+0xfacc>
  408c00:	ldr	w8, [x20, #3576]
  408c04:	add	w9, w8, #0x1
  408c08:	str	w9, [x20, #3576]
  408c0c:	tbnz	w8, #31, 408c3c <ferror@plt+0x704c>
  408c10:	lsl	w8, w8, #3
  408c14:	add	w24, w8, #0x10
  408c18:	mov	w0, #0x9                   	// #9
  408c1c:	bl	4116e8 <ferror@plt+0xfaf8>
  408c20:	sub	w24, w24, #0x8
  408c24:	cmp	w24, #0xf
  408c28:	b.gt	408c18 <ferror@plt+0x7028>
  408c2c:	sub	w8, w24, #0x8
  408c30:	cmp	w8, #0x1
  408c34:	b.ge	408c48 <ferror@plt+0x7058>  // b.tcont
  408c38:	b	408c60 <ferror@plt+0x7070>
  408c3c:	lsl	w8, w9, #3
  408c40:	cmp	w8, #0x1
  408c44:	b.lt	408c60 <ferror@plt+0x7070>  // b.tstop
  408c48:	add	w24, w8, #0x1
  408c4c:	mov	w0, #0x20                  	// #32
  408c50:	bl	4116e8 <ferror@plt+0xfaf8>
  408c54:	sub	w24, w24, #0x1
  408c58:	cmp	w24, #0x1
  408c5c:	b.gt	408c4c <ferror@plt+0x705c>
  408c60:	adrp	x0, 430000 <ferror@plt+0x2e410>
  408c64:	add	x0, x0, #0xf94
  408c68:	bl	4116bc <ferror@plt+0xfacc>
  408c6c:	ldr	w8, [x21, #2420]
  408c70:	cbz	w8, 408cb4 <ferror@plt+0x70c4>
  408c74:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  408c78:	ldrb	w9, [x8, #2432]
  408c7c:	ldr	w8, [x20, #3576]
  408c80:	lsl	w24, w8, #3
  408c84:	cmp	w8, #0x1
  408c88:	cbz	w9, 408cf0 <ferror@plt+0x7100>
  408c8c:	b.lt	408d18 <ferror@plt+0x7128>  // b.tstop
  408c90:	mov	w0, #0x9                   	// #9
  408c94:	bl	4116e8 <ferror@plt+0xfaf8>
  408c98:	sub	w8, w24, #0x8
  408c9c:	cmp	w24, #0xf
  408ca0:	mov	w24, w8
  408ca4:	b.gt	408c90 <ferror@plt+0x70a0>
  408ca8:	cmp	w8, #0x1
  408cac:	b.ge	408d24 <ferror@plt+0x7134>  // b.tcont
  408cb0:	b	408d3c <ferror@plt+0x714c>
  408cb4:	ldr	w8, [x22, #2620]
  408cb8:	cbz	w8, 408d48 <ferror@plt+0x7158>
  408cbc:	ldr	w8, [x20, #3576]
  408cc0:	cmp	w8, #0x1
  408cc4:	lsl	w24, w8, #3
  408cc8:	b.lt	408d58 <ferror@plt+0x7168>  // b.tstop
  408ccc:	mov	w0, #0x9                   	// #9
  408cd0:	bl	4116e8 <ferror@plt+0xfaf8>
  408cd4:	sub	w8, w24, #0x8
  408cd8:	cmp	w24, #0xf
  408cdc:	mov	w24, w8
  408ce0:	b.gt	408ccc <ferror@plt+0x70dc>
  408ce4:	cmp	w8, #0x1
  408ce8:	b.ge	408d64 <ferror@plt+0x7174>  // b.tcont
  408cec:	b	408d7c <ferror@plt+0x718c>
  408cf0:	b.lt	408d88 <ferror@plt+0x7198>  // b.tstop
  408cf4:	mov	w0, #0x9                   	// #9
  408cf8:	bl	4116e8 <ferror@plt+0xfaf8>
  408cfc:	sub	w8, w24, #0x8
  408d00:	cmp	w24, #0xf
  408d04:	mov	w24, w8
  408d08:	b.gt	408cf4 <ferror@plt+0x7104>
  408d0c:	cmp	w8, #0x1
  408d10:	b.ge	408d94 <ferror@plt+0x71a4>  // b.tcont
  408d14:	b	408dac <ferror@plt+0x71bc>
  408d18:	mov	w8, w24
  408d1c:	cmp	w8, #0x1
  408d20:	b.lt	408d3c <ferror@plt+0x714c>  // b.tstop
  408d24:	add	w24, w8, #0x1
  408d28:	mov	w0, #0x20                  	// #32
  408d2c:	bl	4116e8 <ferror@plt+0xfaf8>
  408d30:	sub	w24, w24, #0x1
  408d34:	cmp	w24, #0x1
  408d38:	b.gt	408d28 <ferror@plt+0x7138>
  408d3c:	adrp	x0, 422000 <ferror@plt+0x20410>
  408d40:	add	x0, x0, #0xa16
  408d44:	b	408db4 <ferror@plt+0x71c4>
  408d48:	mov	x0, sp
  408d4c:	bl	407bcc <ferror@plt+0x5fdc>
  408d50:	cbnz	w19, 408dcc <ferror@plt+0x71dc>
  408d54:	b	408f18 <ferror@plt+0x7328>
  408d58:	mov	w8, w24
  408d5c:	cmp	w8, #0x1
  408d60:	b.lt	408d7c <ferror@plt+0x718c>  // b.tstop
  408d64:	add	w24, w8, #0x1
  408d68:	mov	w0, #0x20                  	// #32
  408d6c:	bl	4116e8 <ferror@plt+0xfaf8>
  408d70:	sub	w24, w24, #0x1
  408d74:	cmp	w24, #0x1
  408d78:	b.gt	408d68 <ferror@plt+0x7178>
  408d7c:	adrp	x0, 422000 <ferror@plt+0x20410>
  408d80:	add	x0, x0, #0xa86
  408d84:	b	408db4 <ferror@plt+0x71c4>
  408d88:	mov	w8, w24
  408d8c:	cmp	w8, #0x1
  408d90:	b.lt	408dac <ferror@plt+0x71bc>  // b.tstop
  408d94:	add	w24, w8, #0x1
  408d98:	mov	w0, #0x20                  	// #32
  408d9c:	bl	4116e8 <ferror@plt+0xfaf8>
  408da0:	sub	w24, w24, #0x1
  408da4:	cmp	w24, #0x1
  408da8:	b.gt	408d98 <ferror@plt+0x71a8>
  408dac:	adrp	x0, 422000 <ferror@plt+0x20410>
  408db0:	add	x0, x0, #0xa47
  408db4:	mov	x1, sp
  408db8:	bl	411cb0 <ferror@plt+0x100c0>
  408dbc:	adrp	x0, 43c000 <ferror@plt+0x3a410>
  408dc0:	add	x0, x0, #0x42b
  408dc4:	bl	4116bc <ferror@plt+0xfacc>
  408dc8:	cbz	w19, 408f18 <ferror@plt+0x7328>
  408dcc:	ldr	x8, [x23, #2496]
  408dd0:	cbz	x8, 408f18 <ferror@plt+0x7328>
  408dd4:	ldr	w8, [x20, #3576]
  408dd8:	cmp	w8, #0x1
  408ddc:	lsl	w19, w8, #3
  408de0:	b.lt	408e08 <ferror@plt+0x7218>  // b.tstop
  408de4:	mov	w0, #0x9                   	// #9
  408de8:	bl	4116e8 <ferror@plt+0xfaf8>
  408dec:	sub	w8, w19, #0x8
  408df0:	cmp	w19, #0xf
  408df4:	mov	w19, w8
  408df8:	b.gt	408de4 <ferror@plt+0x71f4>
  408dfc:	cmp	w8, #0x1
  408e00:	b.ge	408e14 <ferror@plt+0x7224>  // b.tcont
  408e04:	b	408e2c <ferror@plt+0x723c>
  408e08:	mov	w8, w19
  408e0c:	cmp	w8, #0x1
  408e10:	b.lt	408e2c <ferror@plt+0x723c>  // b.tstop
  408e14:	add	w19, w8, #0x1
  408e18:	mov	w0, #0x20                  	// #32
  408e1c:	bl	4116e8 <ferror@plt+0xfaf8>
  408e20:	sub	w19, w19, #0x1
  408e24:	cmp	w19, #0x1
  408e28:	b.gt	408e18 <ferror@plt+0x7228>
  408e2c:	adrp	x0, 431000 <ferror@plt+0x2f410>
  408e30:	add	x0, x0, #0x15e
  408e34:	bl	4116bc <ferror@plt+0xfacc>
  408e38:	ldr	w8, [x20, #3576]
  408e3c:	subs	w9, w8, #0x1
  408e40:	str	w9, [x20, #3576]
  408e44:	b.le	408e70 <ferror@plt+0x7280>
  408e48:	lsl	w19, w8, #3
  408e4c:	mov	w0, #0x9                   	// #9
  408e50:	bl	4116e8 <ferror@plt+0xfaf8>
  408e54:	sub	w19, w19, #0x8
  408e58:	cmp	w19, #0xf
  408e5c:	b.gt	408e4c <ferror@plt+0x725c>
  408e60:	sub	w8, w19, #0x8
  408e64:	cmp	w8, #0x1
  408e68:	b.ge	408e7c <ferror@plt+0x728c>  // b.tcont
  408e6c:	b	408e94 <ferror@plt+0x72a4>
  408e70:	lsl	w8, w9, #3
  408e74:	cmp	w8, #0x1
  408e78:	b.lt	408e94 <ferror@plt+0x72a4>  // b.tstop
  408e7c:	add	w19, w8, #0x1
  408e80:	mov	w0, #0x20                  	// #32
  408e84:	bl	4116e8 <ferror@plt+0xfaf8>
  408e88:	sub	w19, w19, #0x1
  408e8c:	cmp	w19, #0x1
  408e90:	b.gt	408e80 <ferror@plt+0x7290>
  408e94:	adrp	x0, 431000 <ferror@plt+0x2f410>
  408e98:	add	x0, x0, #0x164
  408e9c:	bl	4116bc <ferror@plt+0xfacc>
  408ea0:	ldr	w8, [x20, #3576]
  408ea4:	add	w9, w8, #0x1
  408ea8:	str	w9, [x20, #3576]
  408eac:	tbnz	w8, #31, 408edc <ferror@plt+0x72ec>
  408eb0:	lsl	w8, w8, #3
  408eb4:	add	w19, w8, #0x10
  408eb8:	mov	w0, #0x9                   	// #9
  408ebc:	bl	4116e8 <ferror@plt+0xfaf8>
  408ec0:	sub	w19, w19, #0x8
  408ec4:	cmp	w19, #0xf
  408ec8:	b.gt	408eb8 <ferror@plt+0x72c8>
  408ecc:	sub	w8, w19, #0x8
  408ed0:	cmp	w8, #0x1
  408ed4:	b.ge	408ee8 <ferror@plt+0x72f8>  // b.tcont
  408ed8:	b	408f00 <ferror@plt+0x7310>
  408edc:	lsl	w8, w9, #3
  408ee0:	cmp	w8, #0x1
  408ee4:	b.lt	408f00 <ferror@plt+0x7310>  // b.tstop
  408ee8:	add	w19, w8, #0x1
  408eec:	mov	w0, #0x20                  	// #32
  408ef0:	bl	4116e8 <ferror@plt+0xfaf8>
  408ef4:	sub	w19, w19, #0x1
  408ef8:	cmp	w19, #0x1
  408efc:	b.gt	408eec <ferror@plt+0x72fc>
  408f00:	adrp	x0, 422000 <ferror@plt+0x20410>
  408f04:	add	x0, x0, #0xab7
  408f08:	bl	4116bc <ferror@plt+0xfacc>
  408f0c:	ldr	w8, [x20, #3576]
  408f10:	sub	w8, w8, #0x1
  408f14:	str	w8, [x20, #3576]
  408f18:	ldr	w8, [x22, #2620]
  408f1c:	ldr	w9, [x21, #2420]
  408f20:	orr	w8, w9, w8
  408f24:	cbz	w8, 408f2c <ferror@plt+0x733c>
  408f28:	bl	405968 <ferror@plt+0x3d78>
  408f2c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  408f30:	ldr	w8, [x8, #2744]
  408f34:	cbz	w8, 408f9c <ferror@plt+0x73ac>
  408f38:	ldr	w8, [x20, #3576]
  408f3c:	cmp	w8, #0x1
  408f40:	lsl	w19, w8, #3
  408f44:	b.lt	408f6c <ferror@plt+0x737c>  // b.tstop
  408f48:	mov	w0, #0x9                   	// #9
  408f4c:	bl	4116e8 <ferror@plt+0xfaf8>
  408f50:	sub	w8, w19, #0x8
  408f54:	cmp	w19, #0xf
  408f58:	mov	w19, w8
  408f5c:	b.gt	408f48 <ferror@plt+0x7358>
  408f60:	cmp	w8, #0x1
  408f64:	b.ge	408f78 <ferror@plt+0x7388>  // b.tcont
  408f68:	b	408f90 <ferror@plt+0x73a0>
  408f6c:	mov	w8, w19
  408f70:	cmp	w8, #0x1
  408f74:	b.lt	408f90 <ferror@plt+0x73a0>  // b.tstop
  408f78:	add	w19, w8, #0x1
  408f7c:	mov	w0, #0x20                  	// #32
  408f80:	bl	4116e8 <ferror@plt+0xfaf8>
  408f84:	sub	w19, w19, #0x1
  408f88:	cmp	w19, #0x1
  408f8c:	b.gt	408f7c <ferror@plt+0x738c>
  408f90:	adrp	x0, 422000 <ferror@plt+0x20410>
  408f94:	add	x0, x0, #0xaea
  408f98:	bl	4116bc <ferror@plt+0xfacc>
  408f9c:	ldp	x20, x19, [sp, #320]
  408fa0:	ldp	x22, x21, [sp, #304]
  408fa4:	ldp	x24, x23, [sp, #288]
  408fa8:	ldr	x28, [sp, #272]
  408fac:	ldp	x29, x30, [sp, #256]
  408fb0:	add	sp, sp, #0x150
  408fb4:	ret
  408fb8:	sub	sp, sp, #0x60
  408fbc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  408fc0:	stp	x24, x23, [sp, #48]
  408fc4:	ldr	w8, [x8, #3084]
  408fc8:	adrp	x23, 45e000 <stdin@@GLIBC_2.17+0x1330>
  408fcc:	ldr	w9, [x23, #2744]
  408fd0:	stp	x22, x21, [sp, #64]
  408fd4:	cmp	w8, #0x0
  408fd8:	cset	w8, gt
  408fdc:	cmp	w9, #0x0
  408fe0:	cset	w9, eq  // eq = none
  408fe4:	and	w21, w8, w9
  408fe8:	stp	x20, x19, [sp, #80]
  408fec:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  408ff0:	cmp	w21, #0x1
  408ff4:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x6330>
  408ff8:	adrp	x19, 45e000 <stdin@@GLIBC_2.17+0x1330>
  408ffc:	stp	x29, x30, [sp, #32]
  409000:	add	x29, sp, #0x20
  409004:	b.ne	409088 <ferror@plt+0x7498>  // b.any
  409008:	ldr	x8, [x22, #2496]
  40900c:	cbz	x8, 409020 <ferror@plt+0x7430>
  409010:	ldr	w8, [x20, #2620]
  409014:	ldr	w9, [x19, #2420]
  409018:	orr	w8, w9, w8
  40901c:	cbz	w8, 409088 <ferror@plt+0x7498>
  409020:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  409024:	ldr	w8, [x8, #3576]
  409028:	cmp	w8, #0x1
  40902c:	lsl	w24, w8, #3
  409030:	b.lt	409058 <ferror@plt+0x7468>  // b.tstop
  409034:	mov	w0, #0x9                   	// #9
  409038:	bl	4116e8 <ferror@plt+0xfaf8>
  40903c:	sub	w8, w24, #0x8
  409040:	cmp	w24, #0xf
  409044:	mov	w24, w8
  409048:	b.gt	409034 <ferror@plt+0x7444>
  40904c:	cmp	w8, #0x1
  409050:	b.ge	409064 <ferror@plt+0x7474>  // b.tcont
  409054:	b	40907c <ferror@plt+0x748c>
  409058:	mov	w8, w24
  40905c:	cmp	w8, #0x1
  409060:	b.lt	40907c <ferror@plt+0x748c>  // b.tstop
  409064:	add	w24, w8, #0x1
  409068:	mov	w0, #0x20                  	// #32
  40906c:	bl	4116e8 <ferror@plt+0xfaf8>
  409070:	sub	w24, w24, #0x1
  409074:	cmp	w24, #0x1
  409078:	b.gt	409068 <ferror@plt+0x7478>
  40907c:	adrp	x0, 422000 <ferror@plt+0x20410>
  409080:	add	x0, x0, #0xb14
  409084:	bl	4116bc <ferror@plt+0xfacc>
  409088:	mov	w0, #0xa                   	// #10
  40908c:	bl	4116e8 <ferror@plt+0xfaf8>
  409090:	ldr	x8, [x22, #2496]
  409094:	cbz	x8, 4090d0 <ferror@plt+0x74e0>
  409098:	adrp	x22, 45c000 <ferror@plt+0x5a410>
  40909c:	ldr	w8, [x22, #3576]
  4090a0:	cmp	w8, #0x1
  4090a4:	lsl	w23, w8, #3
  4090a8:	b.lt	409110 <ferror@plt+0x7520>  // b.tstop
  4090ac:	mov	w0, #0x9                   	// #9
  4090b0:	bl	4116e8 <ferror@plt+0xfaf8>
  4090b4:	sub	w8, w23, #0x8
  4090b8:	cmp	w23, #0xf
  4090bc:	mov	w23, w8
  4090c0:	b.gt	4090ac <ferror@plt+0x74bc>
  4090c4:	cmp	w8, #0x1
  4090c8:	b.ge	40911c <ferror@plt+0x752c>  // b.tcont
  4090cc:	b	409134 <ferror@plt+0x7544>
  4090d0:	ldr	w8, [x19, #2420]
  4090d4:	cbz	w8, 4091a4 <ferror@plt+0x75b4>
  4090d8:	adrp	x22, 45c000 <ferror@plt+0x5a410>
  4090dc:	ldr	w8, [x22, #3576]
  4090e0:	cmp	w8, #0x1
  4090e4:	lsl	w23, w8, #3
  4090e8:	b.lt	4091e4 <ferror@plt+0x75f4>  // b.tstop
  4090ec:	mov	w0, #0x9                   	// #9
  4090f0:	bl	4116e8 <ferror@plt+0xfaf8>
  4090f4:	sub	w8, w23, #0x8
  4090f8:	cmp	w23, #0xf
  4090fc:	mov	w23, w8
  409100:	b.gt	4090ec <ferror@plt+0x74fc>
  409104:	cmp	w8, #0x1
  409108:	b.ge	4091f0 <ferror@plt+0x7600>  // b.tcont
  40910c:	b	409208 <ferror@plt+0x7618>
  409110:	mov	w8, w23
  409114:	cmp	w8, #0x1
  409118:	b.lt	409134 <ferror@plt+0x7544>  // b.tstop
  40911c:	add	w23, w8, #0x1
  409120:	mov	w0, #0x20                  	// #32
  409124:	bl	4116e8 <ferror@plt+0xfaf8>
  409128:	sub	w23, w23, #0x1
  40912c:	cmp	w23, #0x1
  409130:	b.gt	409120 <ferror@plt+0x7530>
  409134:	adrp	x0, 422000 <ferror@plt+0x20410>
  409138:	add	x0, x0, #0xab7
  40913c:	bl	4116bc <ferror@plt+0xfacc>
  409140:	ldr	w8, [x22, #3576]
  409144:	cmp	w8, #0x1
  409148:	lsl	w22, w8, #3
  40914c:	b.lt	409174 <ferror@plt+0x7584>  // b.tstop
  409150:	mov	w0, #0x9                   	// #9
  409154:	bl	4116e8 <ferror@plt+0xfaf8>
  409158:	sub	w8, w22, #0x8
  40915c:	cmp	w22, #0xf
  409160:	mov	w22, w8
  409164:	b.gt	409150 <ferror@plt+0x7560>
  409168:	cmp	w8, #0x1
  40916c:	b.ge	409180 <ferror@plt+0x7590>  // b.tcont
  409170:	b	409198 <ferror@plt+0x75a8>
  409174:	mov	w8, w22
  409178:	cmp	w8, #0x1
  40917c:	b.lt	409198 <ferror@plt+0x75a8>  // b.tstop
  409180:	add	w22, w8, #0x1
  409184:	mov	w0, #0x20                  	// #32
  409188:	bl	4116e8 <ferror@plt+0xfaf8>
  40918c:	sub	w22, w22, #0x1
  409190:	cmp	w22, #0x1
  409194:	b.gt	409184 <ferror@plt+0x7594>
  409198:	adrp	x0, 422000 <ferror@plt+0x20410>
  40919c:	add	x0, x0, #0xb34
  4091a0:	b	4094b8 <ferror@plt+0x78c8>
  4091a4:	ldr	w8, [x20, #2620]
  4091a8:	cbz	w8, 409298 <ferror@plt+0x76a8>
  4091ac:	adrp	x22, 45c000 <ferror@plt+0x5a410>
  4091b0:	ldr	w8, [x22, #3576]
  4091b4:	cmp	w8, #0x1
  4091b8:	lsl	w23, w8, #3
  4091bc:	b.lt	4092f4 <ferror@plt+0x7704>  // b.tstop
  4091c0:	mov	w0, #0x9                   	// #9
  4091c4:	bl	4116e8 <ferror@plt+0xfaf8>
  4091c8:	sub	w8, w23, #0x8
  4091cc:	cmp	w23, #0xf
  4091d0:	mov	w23, w8
  4091d4:	b.gt	4091c0 <ferror@plt+0x75d0>
  4091d8:	cmp	w8, #0x1
  4091dc:	b.ge	409300 <ferror@plt+0x7710>  // b.tcont
  4091e0:	b	409318 <ferror@plt+0x7728>
  4091e4:	mov	w8, w23
  4091e8:	cmp	w8, #0x1
  4091ec:	b.lt	409208 <ferror@plt+0x7618>  // b.tstop
  4091f0:	add	w23, w8, #0x1
  4091f4:	mov	w0, #0x20                  	// #32
  4091f8:	bl	4116e8 <ferror@plt+0xfaf8>
  4091fc:	sub	w23, w23, #0x1
  409200:	cmp	w23, #0x1
  409204:	b.gt	4091f4 <ferror@plt+0x7604>
  409208:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40920c:	ldrb	w8, [x8, #2432]
  409210:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  409214:	ldr	w1, [x9, #3016]
  409218:	adrp	x9, 422000 <ferror@plt+0x20410>
  40921c:	adrp	x10, 422000 <ferror@plt+0x20410>
  409220:	add	x9, x9, #0xb59
  409224:	add	x10, x10, #0xb8b
  409228:	cmp	w8, #0x0
  40922c:	csel	x0, x10, x9, eq  // eq = none
  409230:	bl	4119fc <ferror@plt+0xfe0c>
  409234:	ldr	w8, [x22, #3576]
  409238:	cmp	w8, #0x1
  40923c:	lsl	w22, w8, #3
  409240:	b.lt	409268 <ferror@plt+0x7678>  // b.tstop
  409244:	mov	w0, #0x9                   	// #9
  409248:	bl	4116e8 <ferror@plt+0xfaf8>
  40924c:	sub	w8, w22, #0x8
  409250:	cmp	w22, #0xf
  409254:	mov	w22, w8
  409258:	b.gt	409244 <ferror@plt+0x7654>
  40925c:	cmp	w8, #0x1
  409260:	b.ge	409274 <ferror@plt+0x7684>  // b.tcont
  409264:	b	40928c <ferror@plt+0x769c>
  409268:	mov	w8, w22
  40926c:	cmp	w8, #0x1
  409270:	b.lt	40928c <ferror@plt+0x769c>  // b.tstop
  409274:	add	w22, w8, #0x1
  409278:	mov	w0, #0x20                  	// #32
  40927c:	bl	4116e8 <ferror@plt+0xfaf8>
  409280:	sub	w22, w22, #0x1
  409284:	cmp	w22, #0x1
  409288:	b.gt	409278 <ferror@plt+0x7688>
  40928c:	adrp	x0, 422000 <ferror@plt+0x20410>
  409290:	add	x0, x0, #0xbcb
  409294:	b	4094b8 <ferror@plt+0x78c8>
  409298:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40929c:	ldr	w3, [x8, #3016]
  4092a0:	adrp	x2, 421000 <ferror@plt+0x1f410>
  4092a4:	add	x2, x2, #0xa56
  4092a8:	add	x0, sp, #0xc
  4092ac:	mov	w1, #0x14                  	// #20
  4092b0:	bl	401860 <snprintf@plt>
  4092b4:	add	x0, sp, #0xc
  4092b8:	bl	407bcc <ferror@plt+0x5fdc>
  4092bc:	adrp	x22, 45c000 <ferror@plt+0x5a410>
  4092c0:	ldr	w8, [x22, #3576]
  4092c4:	cmp	w8, #0x1
  4092c8:	lsl	w24, w8, #3
  4092cc:	b.lt	409638 <ferror@plt+0x7a48>  // b.tstop
  4092d0:	mov	w0, #0x9                   	// #9
  4092d4:	bl	4116e8 <ferror@plt+0xfaf8>
  4092d8:	sub	w8, w24, #0x8
  4092dc:	cmp	w24, #0xf
  4092e0:	mov	w24, w8
  4092e4:	b.gt	4092d0 <ferror@plt+0x76e0>
  4092e8:	cmp	w8, #0x1
  4092ec:	b.ge	409644 <ferror@plt+0x7a54>  // b.tcont
  4092f0:	b	40965c <ferror@plt+0x7a6c>
  4092f4:	mov	w8, w23
  4092f8:	cmp	w8, #0x1
  4092fc:	b.lt	409318 <ferror@plt+0x7728>  // b.tstop
  409300:	add	w23, w8, #0x1
  409304:	mov	w0, #0x20                  	// #32
  409308:	bl	4116e8 <ferror@plt+0xfaf8>
  40930c:	sub	w23, w23, #0x1
  409310:	cmp	w23, #0x1
  409314:	b.gt	409304 <ferror@plt+0x7714>
  409318:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40931c:	ldr	w1, [x8, #3016]
  409320:	adrp	x0, 422000 <ferror@plt+0x20410>
  409324:	add	x0, x0, #0xbf0
  409328:	bl	4119fc <ferror@plt+0xfe0c>
  40932c:	ldr	w8, [x22, #3576]
  409330:	cmp	w8, #0x1
  409334:	lsl	w23, w8, #3
  409338:	b.lt	409360 <ferror@plt+0x7770>  // b.tstop
  40933c:	mov	w0, #0x9                   	// #9
  409340:	bl	4116e8 <ferror@plt+0xfaf8>
  409344:	sub	w8, w23, #0x8
  409348:	cmp	w23, #0xf
  40934c:	mov	w23, w8
  409350:	b.gt	40933c <ferror@plt+0x774c>
  409354:	cmp	w8, #0x1
  409358:	b.ge	40936c <ferror@plt+0x777c>  // b.tcont
  40935c:	b	409384 <ferror@plt+0x7794>
  409360:	mov	w8, w23
  409364:	cmp	w8, #0x1
  409368:	b.lt	409384 <ferror@plt+0x7794>  // b.tstop
  40936c:	add	w23, w8, #0x1
  409370:	mov	w0, #0x20                  	// #32
  409374:	bl	4116e8 <ferror@plt+0xfaf8>
  409378:	sub	w23, w23, #0x1
  40937c:	cmp	w23, #0x1
  409380:	b.gt	409370 <ferror@plt+0x7780>
  409384:	adrp	x0, 422000 <ferror@plt+0x20410>
  409388:	add	x0, x0, #0x899
  40938c:	bl	4116bc <ferror@plt+0xfacc>
  409390:	ldr	w8, [x22, #3576]
  409394:	cmp	w8, #0x1
  409398:	lsl	w23, w8, #3
  40939c:	b.lt	4093c4 <ferror@plt+0x77d4>  // b.tstop
  4093a0:	mov	w0, #0x9                   	// #9
  4093a4:	bl	4116e8 <ferror@plt+0xfaf8>
  4093a8:	sub	w8, w23, #0x8
  4093ac:	cmp	w23, #0xf
  4093b0:	mov	w23, w8
  4093b4:	b.gt	4093a0 <ferror@plt+0x77b0>
  4093b8:	cmp	w8, #0x1
  4093bc:	b.ge	4093d0 <ferror@plt+0x77e0>  // b.tcont
  4093c0:	b	4093e8 <ferror@plt+0x77f8>
  4093c4:	mov	w8, w23
  4093c8:	cmp	w8, #0x1
  4093cc:	b.lt	4093e8 <ferror@plt+0x77f8>  // b.tstop
  4093d0:	add	w23, w8, #0x1
  4093d4:	mov	w0, #0x20                  	// #32
  4093d8:	bl	4116e8 <ferror@plt+0xfaf8>
  4093dc:	sub	w23, w23, #0x1
  4093e0:	cmp	w23, #0x1
  4093e4:	b.gt	4093d4 <ferror@plt+0x77e4>
  4093e8:	adrp	x0, 422000 <ferror@plt+0x20410>
  4093ec:	add	x0, x0, #0xc00
  4093f0:	bl	4116bc <ferror@plt+0xfacc>
  4093f4:	ldr	w8, [x22, #3576]
  4093f8:	cmp	w8, #0x1
  4093fc:	lsl	w23, w8, #3
  409400:	b.lt	409428 <ferror@plt+0x7838>  // b.tstop
  409404:	mov	w0, #0x9                   	// #9
  409408:	bl	4116e8 <ferror@plt+0xfaf8>
  40940c:	sub	w8, w23, #0x8
  409410:	cmp	w23, #0xf
  409414:	mov	w23, w8
  409418:	b.gt	409404 <ferror@plt+0x7814>
  40941c:	cmp	w8, #0x1
  409420:	b.ge	409434 <ferror@plt+0x7844>  // b.tcont
  409424:	b	40944c <ferror@plt+0x785c>
  409428:	mov	w8, w23
  40942c:	cmp	w8, #0x1
  409430:	b.lt	40944c <ferror@plt+0x785c>  // b.tstop
  409434:	add	w23, w8, #0x1
  409438:	mov	w0, #0x20                  	// #32
  40943c:	bl	4116e8 <ferror@plt+0xfaf8>
  409440:	sub	w23, w23, #0x1
  409444:	cmp	w23, #0x1
  409448:	b.gt	409438 <ferror@plt+0x7848>
  40944c:	adrp	x0, 422000 <ferror@plt+0x20410>
  409450:	add	x0, x0, #0x93c
  409454:	bl	4116bc <ferror@plt+0xfacc>
  409458:	ldr	w8, [x22, #3576]
  40945c:	cmp	w8, #0x1
  409460:	lsl	w22, w8, #3
  409464:	b.lt	40948c <ferror@plt+0x789c>  // b.tstop
  409468:	mov	w0, #0x9                   	// #9
  40946c:	bl	4116e8 <ferror@plt+0xfaf8>
  409470:	sub	w8, w22, #0x8
  409474:	cmp	w22, #0xf
  409478:	mov	w22, w8
  40947c:	b.gt	409468 <ferror@plt+0x7878>
  409480:	cmp	w8, #0x1
  409484:	b.ge	409498 <ferror@plt+0x78a8>  // b.tcont
  409488:	b	4094b0 <ferror@plt+0x78c0>
  40948c:	mov	w8, w22
  409490:	cmp	w8, #0x1
  409494:	b.lt	4094b0 <ferror@plt+0x78c0>  // b.tstop
  409498:	add	w22, w8, #0x1
  40949c:	mov	w0, #0x20                  	// #32
  4094a0:	bl	4116e8 <ferror@plt+0xfaf8>
  4094a4:	sub	w22, w22, #0x1
  4094a8:	cmp	w22, #0x1
  4094ac:	b.gt	40949c <ferror@plt+0x78ac>
  4094b0:	adrp	x0, 422000 <ferror@plt+0x20410>
  4094b4:	add	x0, x0, #0xc38
  4094b8:	bl	4116bc <ferror@plt+0xfacc>
  4094bc:	cbz	w21, 409620 <ferror@plt+0x7a30>
  4094c0:	ldr	w8, [x20, #2620]
  4094c4:	ldr	w9, [x19, #2420]
  4094c8:	orr	w8, w9, w8
  4094cc:	cbz	w8, 409620 <ferror@plt+0x7a30>
  4094d0:	mov	w0, #0xa                   	// #10
  4094d4:	bl	4116e8 <ferror@plt+0xfaf8>
  4094d8:	adrp	x19, 45c000 <ferror@plt+0x5a410>
  4094dc:	ldr	w8, [x19, #3576]
  4094e0:	cmp	w8, #0x1
  4094e4:	lsl	w20, w8, #3
  4094e8:	b.lt	409510 <ferror@plt+0x7920>  // b.tstop
  4094ec:	mov	w0, #0x9                   	// #9
  4094f0:	bl	4116e8 <ferror@plt+0xfaf8>
  4094f4:	sub	w8, w20, #0x8
  4094f8:	cmp	w20, #0xf
  4094fc:	mov	w20, w8
  409500:	b.gt	4094ec <ferror@plt+0x78fc>
  409504:	cmp	w8, #0x1
  409508:	b.ge	40951c <ferror@plt+0x792c>  // b.tcont
  40950c:	b	409534 <ferror@plt+0x7944>
  409510:	mov	w8, w20
  409514:	cmp	w8, #0x1
  409518:	b.lt	409534 <ferror@plt+0x7944>  // b.tstop
  40951c:	add	w20, w8, #0x1
  409520:	mov	w0, #0x20                  	// #32
  409524:	bl	4116e8 <ferror@plt+0xfaf8>
  409528:	sub	w20, w20, #0x1
  40952c:	cmp	w20, #0x1
  409530:	b.gt	409520 <ferror@plt+0x7930>
  409534:	adrp	x0, 422000 <ferror@plt+0x20410>
  409538:	add	x0, x0, #0xc8f
  40953c:	bl	4116bc <ferror@plt+0xfacc>
  409540:	ldr	w8, [x19, #3576]
  409544:	add	w9, w8, #0x1
  409548:	str	w9, [x19, #3576]
  40954c:	tbnz	w8, #31, 40957c <ferror@plt+0x798c>
  409550:	lsl	w8, w8, #3
  409554:	add	w20, w8, #0x10
  409558:	mov	w0, #0x9                   	// #9
  40955c:	bl	4116e8 <ferror@plt+0xfaf8>
  409560:	sub	w20, w20, #0x8
  409564:	cmp	w20, #0xf
  409568:	b.gt	409558 <ferror@plt+0x7968>
  40956c:	sub	w8, w20, #0x8
  409570:	cmp	w8, #0x1
  409574:	b.ge	409588 <ferror@plt+0x7998>  // b.tcont
  409578:	b	4095a0 <ferror@plt+0x79b0>
  40957c:	lsl	w8, w9, #3
  409580:	cmp	w8, #0x1
  409584:	b.lt	4095a0 <ferror@plt+0x79b0>  // b.tstop
  409588:	add	w20, w8, #0x1
  40958c:	mov	w0, #0x20                  	// #32
  409590:	bl	4116e8 <ferror@plt+0xfaf8>
  409594:	sub	w20, w20, #0x1
  409598:	cmp	w20, #0x1
  40959c:	b.gt	40958c <ferror@plt+0x799c>
  4095a0:	adrp	x0, 430000 <ferror@plt+0x2e410>
  4095a4:	add	x0, x0, #0xf94
  4095a8:	bl	4116bc <ferror@plt+0xfacc>
  4095ac:	bl	405968 <ferror@plt+0x3d78>
  4095b0:	ldr	w8, [x19, #3576]
  4095b4:	cmp	w8, #0x1
  4095b8:	lsl	w20, w8, #3
  4095bc:	b.lt	4095e4 <ferror@plt+0x79f4>  // b.tstop
  4095c0:	mov	w0, #0x9                   	// #9
  4095c4:	bl	4116e8 <ferror@plt+0xfaf8>
  4095c8:	sub	w8, w20, #0x8
  4095cc:	cmp	w20, #0xf
  4095d0:	mov	w20, w8
  4095d4:	b.gt	4095c0 <ferror@plt+0x79d0>
  4095d8:	cmp	w8, #0x1
  4095dc:	b.ge	4095f0 <ferror@plt+0x7a00>  // b.tcont
  4095e0:	b	409608 <ferror@plt+0x7a18>
  4095e4:	mov	w8, w20
  4095e8:	cmp	w8, #0x1
  4095ec:	b.lt	409608 <ferror@plt+0x7a18>  // b.tstop
  4095f0:	add	w20, w8, #0x1
  4095f4:	mov	w0, #0x20                  	// #32
  4095f8:	bl	4116e8 <ferror@plt+0xfaf8>
  4095fc:	sub	w20, w20, #0x1
  409600:	cmp	w20, #0x1
  409604:	b.gt	4095f4 <ferror@plt+0x7a04>
  409608:	adrp	x0, 431000 <ferror@plt+0x2f410>
  40960c:	add	x0, x0, #0x15e
  409610:	bl	4116bc <ferror@plt+0xfacc>
  409614:	ldr	w8, [x19, #3576]
  409618:	sub	w8, w8, #0x1
  40961c:	str	w8, [x19, #3576]
  409620:	ldp	x20, x19, [sp, #80]
  409624:	ldp	x22, x21, [sp, #64]
  409628:	ldp	x24, x23, [sp, #48]
  40962c:	ldp	x29, x30, [sp, #32]
  409630:	add	sp, sp, #0x60
  409634:	ret
  409638:	mov	w8, w24
  40963c:	cmp	w8, #0x1
  409640:	b.lt	40965c <ferror@plt+0x7a6c>  // b.tstop
  409644:	add	w24, w8, #0x1
  409648:	mov	w0, #0x20                  	// #32
  40964c:	bl	4116e8 <ferror@plt+0xfaf8>
  409650:	sub	w24, w24, #0x1
  409654:	cmp	w24, #0x1
  409658:	b.gt	409648 <ferror@plt+0x7a58>
  40965c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  409660:	ldr	w1, [x8, #2452]
  409664:	adrp	x0, 422000 <ferror@plt+0x20410>
  409668:	add	x0, x0, #0xc68
  40966c:	bl	4119fc <ferror@plt+0xfe0c>
  409670:	ldr	w8, [x23, #2744]
  409674:	cbz	w8, 4094bc <ferror@plt+0x78cc>
  409678:	ldr	w8, [x22, #3576]
  40967c:	cmp	w8, #0x1
  409680:	lsl	w23, w8, #3
  409684:	b.lt	4096a4 <ferror@plt+0x7ab4>  // b.tstop
  409688:	mov	w0, #0x9                   	// #9
  40968c:	bl	4116e8 <ferror@plt+0xfaf8>
  409690:	sub	w8, w23, #0x8
  409694:	cmp	w23, #0xf
  409698:	mov	w23, w8
  40969c:	b.gt	409688 <ferror@plt+0x7a98>
  4096a0:	b	4096a8 <ferror@plt+0x7ab8>
  4096a4:	mov	w8, w23
  4096a8:	cmp	w8, #0x1
  4096ac:	b.lt	4096c8 <ferror@plt+0x7ad8>  // b.tstop
  4096b0:	add	w23, w8, #0x1
  4096b4:	mov	w0, #0x20                  	// #32
  4096b8:	bl	4116e8 <ferror@plt+0xfaf8>
  4096bc:	sub	w23, w23, #0x1
  4096c0:	cmp	w23, #0x1
  4096c4:	b.gt	4096b4 <ferror@plt+0x7ac4>
  4096c8:	adrp	x0, 422000 <ferror@plt+0x20410>
  4096cc:	add	x0, x0, #0xc8f
  4096d0:	bl	4116bc <ferror@plt+0xfacc>
  4096d4:	ldr	w8, [x22, #3576]
  4096d8:	add	w9, w8, #0x1
  4096dc:	str	w9, [x22, #3576]
  4096e0:	tbnz	w8, #31, 409708 <ferror@plt+0x7b18>
  4096e4:	lsl	w8, w8, #3
  4096e8:	add	w23, w8, #0x10
  4096ec:	mov	w0, #0x9                   	// #9
  4096f0:	bl	4116e8 <ferror@plt+0xfaf8>
  4096f4:	sub	w23, w23, #0x8
  4096f8:	cmp	w23, #0xf
  4096fc:	b.gt	4096ec <ferror@plt+0x7afc>
  409700:	sub	w8, w23, #0x8
  409704:	b	40970c <ferror@plt+0x7b1c>
  409708:	lsl	w8, w9, #3
  40970c:	cmp	w8, #0x1
  409710:	b.lt	40972c <ferror@plt+0x7b3c>  // b.tstop
  409714:	add	w23, w8, #0x1
  409718:	mov	w0, #0x20                  	// #32
  40971c:	bl	4116e8 <ferror@plt+0xfaf8>
  409720:	sub	w23, w23, #0x1
  409724:	cmp	w23, #0x1
  409728:	b.gt	409718 <ferror@plt+0x7b28>
  40972c:	adrp	x0, 422000 <ferror@plt+0x20410>
  409730:	add	x0, x0, #0xaea
  409734:	bl	4116bc <ferror@plt+0xfacc>
  409738:	ldr	w8, [x22, #3576]
  40973c:	sub	w8, w8, #0x1
  409740:	str	w8, [x22, #3576]
  409744:	b	4094bc <ferror@plt+0x78cc>
  409748:	stp	x29, x30, [sp, #-32]!
  40974c:	stp	x20, x19, [sp, #16]
  409750:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  409754:	ldr	w8, [x8, #2620]
  409758:	mov	x29, sp
  40975c:	cbz	w8, 4097c4 <ferror@plt+0x7bd4>
  409760:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  409764:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  409768:	ldr	w10, [x8, #3040]
  40976c:	ldr	w8, [x9, #3576]
  409770:	lsl	w19, w8, #3
  409774:	cmp	w8, #0x1
  409778:	cbz	w10, 4097fc <ferror@plt+0x7c0c>
  40977c:	b.lt	409844 <ferror@plt+0x7c54>  // b.tstop
  409780:	mov	w0, #0x9                   	// #9
  409784:	bl	4116e8 <ferror@plt+0xfaf8>
  409788:	sub	w8, w19, #0x8
  40978c:	cmp	w19, #0xf
  409790:	mov	w19, w8
  409794:	b.gt	409780 <ferror@plt+0x7b90>
  409798:	cmp	w8, #0x1
  40979c:	b.lt	409850 <ferror@plt+0x7c60>  // b.tstop
  4097a0:	adrp	x19, 422000 <ferror@plt+0x20410>
  4097a4:	add	w20, w8, #0x1
  4097a8:	add	x19, x19, #0xca2
  4097ac:	mov	w0, #0x20                  	// #32
  4097b0:	bl	4116e8 <ferror@plt+0xfaf8>
  4097b4:	sub	w20, w20, #0x1
  4097b8:	cmp	w20, #0x1
  4097bc:	b.gt	4097ac <ferror@plt+0x7bbc>
  4097c0:	b	409a08 <ferror@plt+0x7e18>
  4097c4:	adrp	x19, 45c000 <ferror@plt+0x5a410>
  4097c8:	ldr	w8, [x19, #3576]
  4097cc:	cmp	w8, #0x1
  4097d0:	lsl	w20, w8, #3
  4097d4:	b.lt	40985c <ferror@plt+0x7c6c>  // b.tstop
  4097d8:	mov	w0, #0x9                   	// #9
  4097dc:	bl	4116e8 <ferror@plt+0xfaf8>
  4097e0:	sub	w8, w20, #0x8
  4097e4:	cmp	w20, #0xf
  4097e8:	mov	w20, w8
  4097ec:	b.gt	4097d8 <ferror@plt+0x7be8>
  4097f0:	cmp	w8, #0x1
  4097f4:	b.ge	409868 <ferror@plt+0x7c78>  // b.tcont
  4097f8:	b	409880 <ferror@plt+0x7c90>
  4097fc:	b.lt	4098cc <ferror@plt+0x7cdc>  // b.tstop
  409800:	mov	w0, #0x9                   	// #9
  409804:	bl	4116e8 <ferror@plt+0xfaf8>
  409808:	sub	w8, w19, #0x8
  40980c:	cmp	w19, #0xf
  409810:	mov	w19, w8
  409814:	b.gt	409800 <ferror@plt+0x7c10>
  409818:	cmp	w8, #0x1
  40981c:	b.lt	4098d8 <ferror@plt+0x7ce8>  // b.tstop
  409820:	adrp	x19, 422000 <ferror@plt+0x20410>
  409824:	add	w20, w8, #0x1
  409828:	add	x19, x19, #0xce8
  40982c:	mov	w0, #0x20                  	// #32
  409830:	bl	4116e8 <ferror@plt+0xfaf8>
  409834:	sub	w20, w20, #0x1
  409838:	cmp	w20, #0x1
  40983c:	b.gt	40982c <ferror@plt+0x7c3c>
  409840:	b	409a08 <ferror@plt+0x7e18>
  409844:	mov	w8, w19
  409848:	cmp	w8, #0x1
  40984c:	b.ge	4097a0 <ferror@plt+0x7bb0>  // b.tcont
  409850:	adrp	x19, 422000 <ferror@plt+0x20410>
  409854:	add	x19, x19, #0xca2
  409858:	b	409a08 <ferror@plt+0x7e18>
  40985c:	mov	w8, w20
  409860:	cmp	w8, #0x1
  409864:	b.lt	409880 <ferror@plt+0x7c90>  // b.tstop
  409868:	add	w20, w8, #0x1
  40986c:	mov	w0, #0x20                  	// #32
  409870:	bl	4116e8 <ferror@plt+0xfaf8>
  409874:	sub	w20, w20, #0x1
  409878:	cmp	w20, #0x1
  40987c:	b.gt	40986c <ferror@plt+0x7c7c>
  409880:	adrp	x0, 422000 <ferror@plt+0x20410>
  409884:	add	x0, x0, #0xd20
  409888:	bl	4116bc <ferror@plt+0xfacc>
  40988c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  409890:	ldr	w8, [x8, #3040]
  409894:	cbz	w8, 409914 <ferror@plt+0x7d24>
  409898:	ldr	w8, [x19, #3576]
  40989c:	cmp	w8, #0x1
  4098a0:	lsl	w20, w8, #3
  4098a4:	b.lt	4098e4 <ferror@plt+0x7cf4>  // b.tstop
  4098a8:	mov	w0, #0x9                   	// #9
  4098ac:	bl	4116e8 <ferror@plt+0xfaf8>
  4098b0:	sub	w8, w20, #0x8
  4098b4:	cmp	w20, #0xf
  4098b8:	mov	w20, w8
  4098bc:	b.gt	4098a8 <ferror@plt+0x7cb8>
  4098c0:	cmp	w8, #0x1
  4098c4:	b.ge	4098f0 <ferror@plt+0x7d00>  // b.tcont
  4098c8:	b	409908 <ferror@plt+0x7d18>
  4098cc:	mov	w8, w19
  4098d0:	cmp	w8, #0x1
  4098d4:	b.ge	409820 <ferror@plt+0x7c30>  // b.tcont
  4098d8:	adrp	x19, 422000 <ferror@plt+0x20410>
  4098dc:	add	x19, x19, #0xce8
  4098e0:	b	409a08 <ferror@plt+0x7e18>
  4098e4:	mov	w8, w20
  4098e8:	cmp	w8, #0x1
  4098ec:	b.lt	409908 <ferror@plt+0x7d18>  // b.tstop
  4098f0:	add	w20, w8, #0x1
  4098f4:	mov	w0, #0x20                  	// #32
  4098f8:	bl	4116e8 <ferror@plt+0xfaf8>
  4098fc:	sub	w20, w20, #0x1
  409900:	cmp	w20, #0x1
  409904:	b.gt	4098f4 <ferror@plt+0x7d04>
  409908:	adrp	x0, 422000 <ferror@plt+0x20410>
  40990c:	add	x0, x0, #0xd43
  409910:	bl	4116bc <ferror@plt+0xfacc>
  409914:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  409918:	ldr	w8, [x8, #2744]
  40991c:	cbz	w8, 409960 <ferror@plt+0x7d70>
  409920:	adrp	x0, 422000 <ferror@plt+0x20410>
  409924:	add	x0, x0, #0x302
  409928:	bl	4116bc <ferror@plt+0xfacc>
  40992c:	ldr	w8, [x19, #3576]
  409930:	cmp	w8, #0x1
  409934:	lsl	w20, w8, #3
  409938:	b.lt	40996c <ferror@plt+0x7d7c>  // b.tstop
  40993c:	mov	w0, #0x9                   	// #9
  409940:	bl	4116e8 <ferror@plt+0xfaf8>
  409944:	sub	w8, w20, #0x8
  409948:	cmp	w20, #0xf
  40994c:	mov	w20, w8
  409950:	b.gt	40993c <ferror@plt+0x7d4c>
  409954:	cmp	w8, #0x1
  409958:	b.ge	409978 <ferror@plt+0x7d88>  // b.tcont
  40995c:	b	409990 <ferror@plt+0x7da0>
  409960:	ldp	x20, x19, [sp, #16]
  409964:	ldp	x29, x30, [sp], #32
  409968:	ret
  40996c:	mov	w8, w20
  409970:	cmp	w8, #0x1
  409974:	b.lt	409990 <ferror@plt+0x7da0>  // b.tstop
  409978:	add	w20, w8, #0x1
  40997c:	mov	w0, #0x20                  	// #32
  409980:	bl	4116e8 <ferror@plt+0xfaf8>
  409984:	sub	w20, w20, #0x1
  409988:	cmp	w20, #0x1
  40998c:	b.gt	40997c <ferror@plt+0x7d8c>
  409990:	adrp	x0, 422000 <ferror@plt+0x20410>
  409994:	add	x0, x0, #0xd64
  409998:	bl	4116bc <ferror@plt+0xfacc>
  40999c:	ldr	w8, [x19, #3576]
  4099a0:	cmp	w8, #0x1
  4099a4:	lsl	w19, w8, #3
  4099a8:	b.lt	4099d0 <ferror@plt+0x7de0>  // b.tstop
  4099ac:	mov	w0, #0x9                   	// #9
  4099b0:	bl	4116e8 <ferror@plt+0xfaf8>
  4099b4:	sub	w8, w19, #0x8
  4099b8:	cmp	w19, #0xf
  4099bc:	mov	w19, w8
  4099c0:	b.gt	4099ac <ferror@plt+0x7dbc>
  4099c4:	cmp	w8, #0x1
  4099c8:	b.ge	4099dc <ferror@plt+0x7dec>  // b.tcont
  4099cc:	b	4099f4 <ferror@plt+0x7e04>
  4099d0:	mov	w8, w19
  4099d4:	cmp	w8, #0x1
  4099d8:	b.lt	4099f4 <ferror@plt+0x7e04>  // b.tstop
  4099dc:	add	w19, w8, #0x1
  4099e0:	mov	w0, #0x20                  	// #32
  4099e4:	bl	4116e8 <ferror@plt+0xfaf8>
  4099e8:	sub	w19, w19, #0x1
  4099ec:	cmp	w19, #0x1
  4099f0:	b.gt	4099e0 <ferror@plt+0x7df0>
  4099f4:	adrp	x0, 422000 <ferror@plt+0x20410>
  4099f8:	add	x0, x0, #0xaea
  4099fc:	bl	4116bc <ferror@plt+0xfacc>
  409a00:	adrp	x19, 428000 <ferror@plt+0x26410>
  409a04:	add	x19, x19, #0xf9c
  409a08:	mov	x0, x19
  409a0c:	ldp	x20, x19, [sp, #16]
  409a10:	ldp	x29, x30, [sp], #32
  409a14:	b	4116bc <ferror@plt+0xfacc>
  409a18:	sub	sp, sp, #0xa0
  409a1c:	stp	x28, x27, [sp, #80]
  409a20:	adrp	x27, 463000 <stdin@@GLIBC_2.17+0x6330>
  409a24:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  409a28:	ldr	w8, [x27, #560]
  409a2c:	ldr	w0, [x9, #2632]
  409a30:	mov	w1, #0x4                   	// #4
  409a34:	stp	x29, x30, [sp, #64]
  409a38:	stp	x26, x25, [sp, #96]
  409a3c:	stp	x24, x23, [sp, #112]
  409a40:	stp	x22, x21, [sp, #128]
  409a44:	stp	x20, x19, [sp, #144]
  409a48:	add	x29, sp, #0x40
  409a4c:	add	w19, w8, #0x1
  409a50:	bl	411148 <ferror@plt+0xf558>
  409a54:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  409a58:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  409a5c:	ldr	w9, [x8, #3084]
  409a60:	ldr	w10, [x10, #2744]
  409a64:	adrp	x13, 424000 <ferror@plt+0x22410>
  409a68:	adrp	x14, 424000 <ferror@plt+0x22410>
  409a6c:	adrp	x15, 424000 <ferror@plt+0x22410>
  409a70:	adrp	x16, 424000 <ferror@plt+0x22410>
  409a74:	adrp	x22, 421000 <ferror@plt+0x1f410>
  409a78:	adrp	x12, 421000 <ferror@plt+0x1f410>
  409a7c:	mov	x26, x0
  409a80:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x3330>
  409a84:	adrp	x24, 45e000 <stdin@@GLIBC_2.17+0x1330>
  409a88:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  409a8c:	adrp	x23, 45e000 <stdin@@GLIBC_2.17+0x1330>
  409a90:	add	x13, x13, #0x1d9
  409a94:	add	x14, x14, #0x208
  409a98:	add	x15, x15, #0x22d
  409a9c:	add	x16, x16, #0x25c
  409aa0:	add	x22, x22, #0xae9
  409aa4:	add	x12, x12, #0xaf6
  409aa8:	adrp	x28, 462000 <stdin@@GLIBC_2.17+0x5330>
  409aac:	add	w9, w9, #0x1
  409ab0:	str	w9, [x8, #3084]
  409ab4:	str	wzr, [x11, #3056]
  409ab8:	str	x0, [sp, #24]
  409abc:	cbz	w10, 409db4 <ferror@plt+0x81c4>
  409ac0:	adrp	x25, 460000 <stdin@@GLIBC_2.17+0x3330>
  409ac4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  409ac8:	ldr	x9, [x25, #2656]
  409acc:	ldrsw	x10, [x8, #2624]
  409ad0:	stp	wzr, w19, [x29, #-8]
  409ad4:	mov	w19, #0x1                   	// #1
  409ad8:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x3330>
  409adc:	str	w19, [x9, x10, lsl #2]
  409ae0:	ldr	x9, [x11, #3312]
  409ae4:	ldrsw	x8, [x8, #2624]
  409ae8:	sub	x10, x29, #0x8
  409aec:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x3330>
  409af0:	adrp	x1, 422000 <ferror@plt+0x20410>
  409af4:	str	x10, [x9, x8, lsl #3]
  409af8:	ldrb	w8, [x23, #2432]
  409afc:	ldr	w9, [x21, #2620]
  409b00:	ldr	w10, [x20, #3060]
  409b04:	add	x1, x1, #0xd8d
  409b08:	cmp	w8, #0x0
  409b0c:	csel	x8, x14, x13, eq  // eq = none
  409b10:	csel	x11, x16, x15, eq  // eq = none
  409b14:	cmp	w9, #0x0
  409b18:	csel	x0, x11, x8, eq  // eq = none
  409b1c:	cmp	w10, #0x1
  409b20:	csinc	w8, w10, wzr, gt
  409b24:	add	w2, w8, #0x1
  409b28:	mov	x23, x12
  409b2c:	bl	411ce8 <ferror@plt+0x100f8>
  409b30:	ldr	w8, [x21, #2620]
  409b34:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  409b38:	adrp	x1, 422000 <ferror@plt+0x20410>
  409b3c:	add	x0, x0, #0x100
  409b40:	cmp	w8, #0x0
  409b44:	csel	x2, x23, x22, eq  // eq = none
  409b48:	add	x1, x1, #0xd98
  409b4c:	bl	401d7c <ferror@plt+0x18c>
  409b50:	mov	w0, #0x1                   	// #1
  409b54:	mov	w1, #0x18                  	// #24
  409b58:	bl	401920 <calloc@plt>
  409b5c:	mov	w1, #0xc                   	// #12
  409b60:	mov	x21, x0
  409b64:	bl	417b4c <ferror@plt+0x15f5c>
  409b68:	ldr	w8, [x20, #3060]
  409b6c:	mov	w1, #0x4                   	// #4
  409b70:	cmp	w8, #0x1
  409b74:	csinc	w8, w8, wzr, gt
  409b78:	add	w0, w8, #0x1
  409b7c:	str	w0, [x21, #8]
  409b80:	bl	401920 <calloc@plt>
  409b84:	ldr	w8, [x24, #2484]
  409b88:	stp	x21, x0, [sp, #8]
  409b8c:	str	x0, [x21, #16]
  409b90:	str	w19, [x26, #4]
  409b94:	cmp	w8, #0x1
  409b98:	b.lt	409d3c <ferror@plt+0x814c>  // b.tstop
  409b9c:	mov	w22, #0x1                   	// #1
  409ba0:	adrp	x19, 461000 <stdin@@GLIBC_2.17+0x4330>
  409ba4:	adrp	x21, 45e000 <stdin@@GLIBC_2.17+0x1330>
  409ba8:	mov	w8, #0x1                   	// #1
  409bac:	mov	w23, #0x1                   	// #1
  409bb0:	stur	w8, [x29, #-24]
  409bb4:	b	409bf0 <ferror@plt+0x8000>
  409bb8:	ldur	w23, [x29, #-28]
  409bbc:	ldur	x8, [x29, #-16]
  409bc0:	ldr	x26, [sp, #24]
  409bc4:	adrp	x25, 460000 <stdin@@GLIBC_2.17+0x3330>
  409bc8:	add	w23, w23, w8
  409bcc:	ldur	w8, [x29, #-24]
  409bd0:	add	w8, w8, w24
  409bd4:	adrp	x24, 45e000 <stdin@@GLIBC_2.17+0x1330>
  409bd8:	stur	w8, [x29, #-24]
  409bdc:	ldrsw	x8, [x24, #2484]
  409be0:	cmp	x22, x8
  409be4:	add	x22, x22, #0x1
  409be8:	str	w23, [x26, x22, lsl #2]
  409bec:	b.ge	409d3c <ferror@plt+0x814c>  // b.tcont
  409bf0:	ldr	x8, [x25, #2656]
  409bf4:	ldr	w8, [x8, x22, lsl #2]
  409bf8:	cbz	w8, 409bdc <ferror@plt+0x7fec>
  409bfc:	stur	x8, [x29, #-16]
  409c00:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  409c04:	ldr	x8, [x8, #3312]
  409c08:	ldr	w9, [x28, #608]
  409c0c:	ldr	x20, [x8, x22, lsl #3]
  409c10:	cbnz	w9, 409d08 <ferror@plt+0x8118>
  409c14:	ldur	x8, [x29, #-16]
  409c18:	cmp	w8, #0x1
  409c1c:	b.lt	409bdc <ferror@plt+0x7fec>  // b.tstop
  409c20:	add	w8, w8, #0x1
  409c24:	stur	w23, [x29, #-28]
  409c28:	add	x23, x20, #0x4
  409c2c:	sub	x20, x8, #0x1
  409c30:	ldr	x8, [sp, #16]
  409c34:	ldur	w9, [x29, #-24]
  409c38:	mov	x24, xzr
  409c3c:	add	x25, x8, w9, sxtw #2
  409c40:	b	409c64 <ferror@plt+0x8074>
  409c44:	mov	w0, w26
  409c48:	bl	411a14 <ferror@plt+0xfe24>
  409c4c:	ldr	w8, [x28, #608]
  409c50:	str	w26, [x25, x24, lsl #2]
  409c54:	cbnz	w8, 409ca0 <ferror@plt+0x80b0>
  409c58:	add	x24, x24, #0x1
  409c5c:	cmp	x20, x24
  409c60:	b.eq	409bb8 <ferror@plt+0x7fc8>  // b.none
  409c64:	ldr	w8, [x19, #2364]
  409c68:	ldr	w26, [x23, x24, lsl #2]
  409c6c:	cbz	w8, 409c44 <ferror@plt+0x8054>
  409c70:	cmp	w26, #0x1
  409c74:	b.lt	409c44 <ferror@plt+0x8054>  // b.tstop
  409c78:	tbnz	w26, #14, 409c44 <ferror@plt+0x8054>
  409c7c:	ldr	w8, [x27, #560]
  409c80:	cmp	w26, w8
  409c84:	b.gt	409c44 <ferror@plt+0x8054>
  409c88:	ldr	x8, [x21, #2752]
  409c8c:	orr	w9, w26, #0x2000
  409c90:	ldr	w8, [x8, x26, lsl #2]
  409c94:	cmp	w8, #0x1
  409c98:	csel	w26, w9, w26, eq  // eq = none
  409c9c:	b	409c44 <ferror@plt+0x8054>
  409ca0:	mov	x21, x28
  409ca4:	mov	x28, x27
  409ca8:	adrp	x27, 45c000 <ferror@plt+0x5a410>
  409cac:	ldr	x0, [x27, #3264]
  409cb0:	ldr	w2, [x23, x24, lsl #2]
  409cb4:	adrp	x1, 426000 <ferror@plt+0x24410>
  409cb8:	add	x1, x1, #0x5f1
  409cbc:	add	x26, x24, #0x1
  409cc0:	bl	401bc0 <fprintf@plt>
  409cc4:	ldur	x8, [x29, #-16]
  409cc8:	ldr	x3, [x27, #3264]
  409ccc:	cmp	x26, x8
  409cd0:	b.cc	409cf0 <ferror@plt+0x8100>  // b.lo, b.ul, b.last
  409cd4:	mov	w0, #0xa                   	// #10
  409cd8:	mov	x1, x3
  409cdc:	bl	401800 <putc@plt>
  409ce0:	mov	x27, x28
  409ce4:	mov	x28, x21
  409ce8:	adrp	x21, 45e000 <stdin@@GLIBC_2.17+0x1330>
  409cec:	b	409c58 <ferror@plt+0x8068>
  409cf0:	adrp	x0, 424000 <ferror@plt+0x22410>
  409cf4:	mov	w1, #0x2                   	// #2
  409cf8:	mov	w2, #0x1                   	// #1
  409cfc:	add	x0, x0, #0x380
  409d00:	bl	401a80 <fwrite@plt>
  409d04:	b	409ce0 <ferror@plt+0x80f0>
  409d08:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  409d0c:	ldr	x26, [x8, #3264]
  409d10:	adrp	x1, 422000 <ferror@plt+0x20410>
  409d14:	mov	w2, #0x5                   	// #5
  409d18:	mov	x0, xzr
  409d1c:	add	x1, x1, #0xdce
  409d20:	bl	401ae0 <dcgettext@plt>
  409d24:	mov	x1, x0
  409d28:	mov	x0, x26
  409d2c:	ldr	x26, [sp, #24]
  409d30:	mov	w2, w22
  409d34:	bl	401bc0 <fprintf@plt>
  409d38:	b	409c14 <ferror@plt+0x8024>
  409d3c:	bl	4115b4 <ferror@plt+0xf9c4>
  409d40:	adrp	x27, 460000 <stdin@@GLIBC_2.17+0x3330>
  409d44:	ldrb	w8, [x27, #3044]
  409d48:	adrp	x23, 45e000 <stdin@@GLIBC_2.17+0x1330>
  409d4c:	cbz	w8, 409d90 <ferror@plt+0x81a0>
  409d50:	ldr	x19, [sp, #8]
  409d54:	mov	x0, x19
  409d58:	bl	4187cc <ferror@plt+0x16bdc>
  409d5c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  409d60:	add	x0, x0, #0x168
  409d64:	mov	x1, x19
  409d68:	bl	418144 <ferror@plt+0x16554>
  409d6c:	tbz	w0, #31, 409d88 <ferror@plt+0x8198>
  409d70:	adrp	x1, 422000 <ferror@plt+0x20410>
  409d74:	add	x1, x1, #0xde3
  409d78:	mov	w2, #0x5                   	// #5
  409d7c:	mov	x0, xzr
  409d80:	bl	401ae0 <dcgettext@plt>
  409d84:	bl	4116f4 <ferror@plt+0xfb04>
  409d88:	mov	x0, x19
  409d8c:	bl	417b68 <ferror@plt+0x15f78>
  409d90:	adrp	x13, 424000 <ferror@plt+0x22410>
  409d94:	adrp	x14, 424000 <ferror@plt+0x22410>
  409d98:	adrp	x15, 424000 <ferror@plt+0x22410>
  409d9c:	adrp	x16, 424000 <ferror@plt+0x22410>
  409da0:	add	x13, x13, #0x1d9
  409da4:	add	x14, x14, #0x208
  409da8:	add	x15, x15, #0x22d
  409dac:	add	x16, x16, #0x25c
  409db0:	b	409e0c <ferror@plt+0x821c>
  409db4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  409db8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  409dbc:	ldrsw	x9, [x9, #2624]
  409dc0:	ldr	x10, [x8, #3312]
  409dc4:	lsl	x9, x9, #3
  409dc8:	str	w19, [x10, x9]
  409dcc:	ldr	w9, [x24, #2484]
  409dd0:	cmp	w9, #0x1
  409dd4:	b.lt	409e04 <ferror@plt+0x8214>  // b.tstop
  409dd8:	ldr	x8, [x8, #3312]
  409ddc:	mov	w9, #0x1                   	// #1
  409de0:	add	x8, x8, #0x8
  409de4:	ldr	w10, [x8], #8
  409de8:	str	w10, [x26, x9, lsl #2]
  409dec:	ldrsw	x11, [x24, #2484]
  409df0:	add	x10, x9, #0x1
  409df4:	cmp	x9, x11
  409df8:	mov	x9, x10
  409dfc:	b.lt	409de4 <ferror@plt+0x81f4>  // b.tstop
  409e00:	b	409e08 <ferror@plt+0x8218>
  409e04:	mov	w10, #0x1                   	// #1
  409e08:	str	wzr, [x26, w10, uxtw #2]
  409e0c:	adrp	x27, 45e000 <stdin@@GLIBC_2.17+0x1330>
  409e10:	ldr	w9, [x27, #2744]
  409e14:	ldrb	w10, [x23, #2432]
  409e18:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x3330>
  409e1c:	ldr	w8, [x24, #2484]
  409e20:	ldr	w11, [x20, #2620]
  409e24:	mov	w19, #0x2                   	// #2
  409e28:	cmp	w9, #0x0
  409e2c:	cinc	w9, w19, ne  // ne = any
  409e30:	cmp	w10, #0x0
  409e34:	add	w21, w9, w8
  409e38:	csel	x8, x14, x13, eq  // eq = none
  409e3c:	csel	x9, x16, x15, eq  // eq = none
  409e40:	cmp	w11, #0x0
  409e44:	adrp	x1, 422000 <ferror@plt+0x20410>
  409e48:	csel	x0, x9, x8, eq  // eq = none
  409e4c:	add	x1, x1, #0x66b
  409e50:	mov	w2, w21
  409e54:	bl	411ce8 <ferror@plt+0x100f8>
  409e58:	ldr	w8, [x20, #2620]
  409e5c:	adrp	x9, 421000 <ferror@plt+0x1f410>
  409e60:	add	x9, x9, #0xaf6
  409e64:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  409e68:	cmp	w8, #0x0
  409e6c:	adrp	x8, 421000 <ferror@plt+0x1f410>
  409e70:	add	x8, x8, #0xae9
  409e74:	adrp	x1, 422000 <ferror@plt+0x20410>
  409e78:	csel	x2, x9, x8, eq  // eq = none
  409e7c:	add	x0, x0, #0x100
  409e80:	add	x1, x1, #0x637
  409e84:	bl	401d7c <ferror@plt+0x18c>
  409e88:	mov	w0, #0x1                   	// #1
  409e8c:	mov	w1, #0x18                  	// #24
  409e90:	bl	401920 <calloc@plt>
  409e94:	mov	w1, #0x1                   	// #1
  409e98:	mov	x20, x0
  409e9c:	bl	417b4c <ferror@plt+0x15f5c>
  409ea0:	mov	w1, #0x4                   	// #4
  409ea4:	mov	x0, x21
  409ea8:	str	w21, [x20, #8]
  409eac:	bl	401920 <calloc@plt>
  409eb0:	str	x0, [x20, #16]
  409eb4:	mov	x25, x26
  409eb8:	mov	x21, x0
  409ebc:	ldr	w22, [x24, #2484]
  409ec0:	ldr	w0, [x25, #4]!
  409ec4:	bl	411a14 <ferror@plt+0xfe24>
  409ec8:	ldr	w8, [x27, #2744]
  409ecc:	ldr	w9, [x25]
  409ed0:	cmp	w8, #0x0
  409ed4:	cset	w8, ne  // ne = any
  409ed8:	cmp	w22, #0x1
  409edc:	str	w9, [x21, #4]
  409ee0:	b.lt	40a340 <ferror@plt+0x8750>  // b.tstop
  409ee4:	adrp	x22, 422000 <ferror@plt+0x20410>
  409ee8:	mov	w19, #0x2                   	// #2
  409eec:	add	x22, x22, #0x61d
  409ef0:	adrp	x27, 460000 <stdin@@GLIBC_2.17+0x3330>
  409ef4:	b	409f30 <ferror@plt+0x8340>
  409ef8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  409efc:	ldrsw	x23, [x8, #2484]
  409f00:	ldr	w0, [x25, #4]!
  409f04:	bl	411a14 <ferror@plt+0xfe24>
  409f08:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  409f0c:	ldr	w8, [x8, #2744]
  409f10:	ldr	w9, [x25]
  409f14:	sub	x10, x24, #0x1
  409f18:	add	x19, x24, #0x1
  409f1c:	cmp	w8, #0x0
  409f20:	cset	w8, ne  // ne = any
  409f24:	cmp	x10, x23
  409f28:	str	w9, [x21, x24, lsl #2]
  409f2c:	b.ge	409f78 <ferror@plt+0x8388>  // b.tcont
  409f30:	ldr	w9, [x28, #608]
  409f34:	mov	x24, x19
  409f38:	cbz	w9, 409ef8 <ferror@plt+0x8308>
  409f3c:	tbnz	w8, #0, 409ef8 <ferror@plt+0x8308>
  409f40:	ldr	w8, [x25]
  409f44:	cbz	w8, 409ef8 <ferror@plt+0x8308>
  409f48:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  409f4c:	ldr	x23, [x8, #3264]
  409f50:	mov	w2, #0x5                   	// #5
  409f54:	mov	x0, xzr
  409f58:	mov	x1, x22
  409f5c:	bl	401ae0 <dcgettext@plt>
  409f60:	ldr	w3, [x25]
  409f64:	mov	x1, x0
  409f68:	sub	w2, w24, #0x1
  409f6c:	mov	x0, x23
  409f70:	bl	401bc0 <fprintf@plt>
  409f74:	b	409ef8 <ferror@plt+0x8308>
  409f78:	adrp	x23, 45e000 <stdin@@GLIBC_2.17+0x1330>
  409f7c:	cbz	w8, 409f90 <ferror@plt+0x83a0>
  409f80:	ldr	w0, [x25]
  409f84:	bl	411a14 <ferror@plt+0xfe24>
  409f88:	ldr	w8, [x25]
  409f8c:	str	w8, [x21, w19, uxtw #2]
  409f90:	bl	4115b4 <ferror@plt+0xf9c4>
  409f94:	ldrb	w8, [x27, #3044]
  409f98:	adrp	x21, 45e000 <stdin@@GLIBC_2.17+0x1330>
  409f9c:	cbz	w8, 409fdc <ferror@plt+0x83ec>
  409fa0:	mov	x0, x20
  409fa4:	bl	4187cc <ferror@plt+0x16bdc>
  409fa8:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  409fac:	add	x0, x0, #0x168
  409fb0:	mov	x1, x20
  409fb4:	bl	418144 <ferror@plt+0x16554>
  409fb8:	tbz	w0, #31, 409fd4 <ferror@plt+0x83e4>
  409fbc:	adrp	x1, 422000 <ferror@plt+0x20410>
  409fc0:	add	x1, x1, #0xe01
  409fc4:	mov	w2, #0x5                   	// #5
  409fc8:	mov	x0, xzr
  409fcc:	bl	401ae0 <dcgettext@plt>
  409fd0:	bl	4116f4 <ferror@plt+0xfb04>
  409fd4:	mov	x0, x20
  409fd8:	bl	417b68 <ferror@plt+0x15f78>
  409fdc:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  409fe0:	ldr	w8, [x8, #580]
  409fe4:	cbz	w8, 40a034 <ferror@plt+0x8444>
  409fe8:	bl	4062b4 <ferror@plt+0x46c4>
  409fec:	ldrb	w8, [x27, #3044]
  409ff0:	cbz	w8, 40a034 <ferror@plt+0x8444>
  409ff4:	bl	40a8d8 <ferror@plt+0x8ce8>
  409ff8:	mov	x20, x0
  409ffc:	bl	4187cc <ferror@plt+0x16bdc>
  40a000:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a004:	add	x0, x0, #0x168
  40a008:	mov	x1, x20
  40a00c:	bl	418144 <ferror@plt+0x16554>
  40a010:	tbz	w0, #31, 40a02c <ferror@plt+0x843c>
  40a014:	adrp	x1, 422000 <ferror@plt+0x20410>
  40a018:	add	x1, x1, #0xe1b
  40a01c:	mov	w2, #0x5                   	// #5
  40a020:	mov	x0, xzr
  40a024:	bl	401ae0 <dcgettext@plt>
  40a028:	bl	4116f4 <ferror@plt+0xfb04>
  40a02c:	mov	x0, x20
  40a030:	bl	417b68 <ferror@plt+0x15f78>
  40a034:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40a038:	ldr	w8, [x8, #1312]
  40a03c:	cbz	w8, 40a1a0 <ferror@plt+0x85b0>
  40a040:	mov	w0, #0x1                   	// #1
  40a044:	mov	w1, #0x18                  	// #24
  40a048:	bl	401920 <calloc@plt>
  40a04c:	mov	w1, #0x6                   	// #6
  40a050:	mov	x20, x0
  40a054:	bl	417b4c <ferror@plt+0x15f5c>
  40a058:	adrp	x19, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a05c:	ldr	w8, [x19, #2424]
  40a060:	mov	w1, #0x4                   	// #4
  40a064:	add	w22, w8, #0x1
  40a068:	mov	x0, x22
  40a06c:	str	w22, [x20, #8]
  40a070:	bl	401920 <calloc@plt>
  40a074:	ldr	w8, [x28, #608]
  40a078:	mov	x21, x0
  40a07c:	str	x0, [x20, #16]
  40a080:	cbnz	w8, 40a8ac <ferror@plt+0x8cbc>
  40a084:	ldrb	w8, [x23, #2432]
  40a088:	adrp	x9, 424000 <ferror@plt+0x22410>
  40a08c:	adrp	x10, 424000 <ferror@plt+0x22410>
  40a090:	add	x9, x9, #0x18f
  40a094:	add	x10, x10, #0x1b9
  40a098:	cmp	w8, #0x0
  40a09c:	adrp	x1, 422000 <ferror@plt+0x20410>
  40a0a0:	csel	x0, x10, x9, eq  // eq = none
  40a0a4:	add	x1, x1, #0xe4f
  40a0a8:	mov	w2, w22
  40a0ac:	bl	411ce8 <ferror@plt+0x100f8>
  40a0b0:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a0b4:	adrp	x1, 422000 <ferror@plt+0x20410>
  40a0b8:	adrp	x2, 422000 <ferror@plt+0x20410>
  40a0bc:	add	x0, x0, #0x100
  40a0c0:	add	x1, x1, #0xe57
  40a0c4:	add	x2, x2, #0xe87
  40a0c8:	bl	401d7c <ferror@plt+0x18c>
  40a0cc:	ldr	w8, [x19, #2424]
  40a0d0:	cmp	w8, #0x1
  40a0d4:	b.lt	40a150 <ferror@plt+0x8560>  // b.tstop
  40a0d8:	adrp	x24, 461000 <stdin@@GLIBC_2.17+0x4330>
  40a0dc:	adrp	x23, 422000 <ferror@plt+0x20410>
  40a0e0:	mov	w22, #0x1                   	// #1
  40a0e4:	add	x24, x24, #0x104
  40a0e8:	add	x23, x23, #0xe8f
  40a0ec:	b	40a124 <ferror@plt+0x8534>
  40a0f0:	lsl	x25, x22, #2
  40a0f4:	ldr	w8, [x24, x25]
  40a0f8:	cmp	w8, #0x0
  40a0fc:	cneg	w0, w8, mi  // mi = first
  40a100:	bl	411a14 <ferror@plt+0xfe24>
  40a104:	ldr	w8, [x24, x25]
  40a108:	ldrsw	x9, [x19, #2424]
  40a10c:	cmp	w8, #0x0
  40a110:	cneg	w8, w8, mi  // mi = first
  40a114:	cmp	x22, x9
  40a118:	add	x22, x22, #0x1
  40a11c:	str	w8, [x21, x25]
  40a120:	b.ge	40a150 <ferror@plt+0x8560>  // b.tcont
  40a124:	ldr	w8, [x28, #608]
  40a128:	cbz	w8, 40a0f0 <ferror@plt+0x8500>
  40a12c:	ldr	w8, [x24, x22, lsl #2]
  40a130:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  40a134:	ldr	x0, [x9, #3264]
  40a138:	mov	x1, x23
  40a13c:	cmp	w8, #0x0
  40a140:	cneg	w3, w8, mi  // mi = first
  40a144:	mov	w2, w22
  40a148:	bl	401bc0 <fprintf@plt>
  40a14c:	b	40a0f0 <ferror@plt+0x8500>
  40a150:	bl	4115b4 <ferror@plt+0xf9c4>
  40a154:	ldrb	w8, [x27, #3044]
  40a158:	adrp	x23, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a15c:	adrp	x21, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a160:	cbz	w8, 40a1a0 <ferror@plt+0x85b0>
  40a164:	mov	x0, x20
  40a168:	bl	4187cc <ferror@plt+0x16bdc>
  40a16c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a170:	add	x0, x0, #0x168
  40a174:	mov	x1, x20
  40a178:	bl	418144 <ferror@plt+0x16554>
  40a17c:	tbz	w0, #31, 40a198 <ferror@plt+0x85a8>
  40a180:	adrp	x1, 422000 <ferror@plt+0x20410>
  40a184:	add	x1, x1, #0xe98
  40a188:	mov	w2, #0x5                   	// #5
  40a18c:	mov	x0, xzr
  40a190:	bl	401ae0 <dcgettext@plt>
  40a194:	bl	4116f4 <ferror@plt+0xfb04>
  40a198:	mov	x0, x20
  40a19c:	bl	417b68 <ferror@plt+0x15f78>
  40a1a0:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40a1a4:	ldr	w8, [x21, #2484]
  40a1a8:	ldr	w9, [x9, #2652]
  40a1ac:	ldrb	w10, [x23, #2432]
  40a1b0:	adrp	x28, 460000 <stdin@@GLIBC_2.17+0x3330>
  40a1b4:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x3330>
  40a1b8:	ldr	w11, [x28, #2620]
  40a1bc:	add	w13, w9, w8
  40a1c0:	adrp	x8, 424000 <ferror@plt+0x22410>
  40a1c4:	adrp	x9, 424000 <ferror@plt+0x22410>
  40a1c8:	ldr	w12, [x22, #3004]
  40a1cc:	cmp	w10, #0x0
  40a1d0:	add	x8, x8, #0x1d9
  40a1d4:	add	x9, x9, #0x208
  40a1d8:	csel	x8, x9, x8, eq  // eq = none
  40a1dc:	adrp	x9, 424000 <ferror@plt+0x22410>
  40a1e0:	adrp	x10, 424000 <ferror@plt+0x22410>
  40a1e4:	add	x9, x9, #0x22d
  40a1e8:	add	x10, x10, #0x25c
  40a1ec:	csel	x9, x10, x9, eq  // eq = none
  40a1f0:	cmp	w11, #0x0
  40a1f4:	mov	w19, #0x7ffe                	// #32766
  40a1f8:	ccmp	w12, w19, #0x0, eq  // eq = none
  40a1fc:	add	w20, w13, #0x1
  40a200:	adrp	x1, 422000 <ferror@plt+0x20410>
  40a204:	csel	x0, x8, x9, gt
  40a208:	add	x1, x1, #0xeb3
  40a20c:	mov	w2, w20
  40a210:	stur	w13, [x29, #-16]
  40a214:	bl	411ce8 <ferror@plt+0x100f8>
  40a218:	ldr	w8, [x28, #2620]
  40a21c:	ldr	w9, [x22, #3004]
  40a220:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a224:	adrp	x1, 422000 <ferror@plt+0x20410>
  40a228:	cmp	w8, #0x0
  40a22c:	ccmp	w9, w19, #0x0, eq  // eq = none
  40a230:	adrp	x8, 421000 <ferror@plt+0x1f410>
  40a234:	adrp	x9, 421000 <ferror@plt+0x1f410>
  40a238:	add	x8, x8, #0xae9
  40a23c:	add	x9, x9, #0xaf6
  40a240:	csel	x2, x8, x9, gt
  40a244:	add	x0, x0, #0x100
  40a248:	add	x1, x1, #0xebb
  40a24c:	bl	401d7c <ferror@plt+0x18c>
  40a250:	mov	w0, #0x1                   	// #1
  40a254:	mov	w1, #0x18                  	// #24
  40a258:	mov	w25, #0x1                   	// #1
  40a25c:	bl	401920 <calloc@plt>
  40a260:	mov	w1, #0x2                   	// #2
  40a264:	mov	x23, x0
  40a268:	bl	417b4c <ferror@plt+0x15f5c>
  40a26c:	mov	w1, #0x4                   	// #4
  40a270:	mov	x0, x20
  40a274:	str	w20, [x23, #8]
  40a278:	bl	401920 <calloc@plt>
  40a27c:	ldr	w9, [x21, #2484]
  40a280:	adrp	x19, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a284:	ldr	x8, [x19, #344]
  40a288:	mov	x22, x0
  40a28c:	cmp	w9, #0x1
  40a290:	adrp	x27, 462000 <stdin@@GLIBC_2.17+0x5330>
  40a294:	str	x0, [x23, #16]
  40a298:	stur	x23, [x29, #-24]
  40a29c:	b.lt	40a34c <ferror@plt+0x875c>  // b.tstop
  40a2a0:	mov	w24, #0x1                   	// #1
  40a2a4:	mov	w28, #0xffff8002            	// #-32766
  40a2a8:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  40a2ac:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x3330>
  40a2b0:	b	40a2e8 <ferror@plt+0x86f8>
  40a2b4:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a2b8:	ldr	w10, [x10, #2452]
  40a2bc:	str	w10, [x9, x24, lsl #2]
  40a2c0:	ldr	w0, [x8, x26]
  40a2c4:	bl	411a14 <ferror@plt+0xfe24>
  40a2c8:	ldr	x8, [x19, #344]
  40a2cc:	ldrsw	x9, [x25, #2484]
  40a2d0:	add	x25, x24, #0x1
  40a2d4:	ldr	w10, [x8, x26]
  40a2d8:	cmp	x24, x9
  40a2dc:	mov	x24, x25
  40a2e0:	str	w10, [x22, x26]
  40a2e4:	b.ge	40a334 <ferror@plt+0x8744>  // b.tcont
  40a2e8:	ldr	x9, [x27, #584]
  40a2ec:	lsl	x26, x24, #2
  40a2f0:	ldr	w11, [x8, x26]
  40a2f4:	ldr	w10, [x9, x26]
  40a2f8:	cmp	w11, w28
  40a2fc:	b.ne	40a308 <ferror@plt+0x8718>  // b.any
  40a300:	ldr	w11, [x21, #3076]
  40a304:	str	w11, [x8, x24, lsl #2]
  40a308:	cmp	w10, w28
  40a30c:	adrp	x25, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a310:	b.eq	40a2b4 <ferror@plt+0x86c4>  // b.none
  40a314:	tbz	w10, #31, 40a2c0 <ferror@plt+0x86d0>
  40a318:	ldr	w12, [x25, #2484]
  40a31c:	ldr	w11, [x23, #2644]
  40a320:	sub	w10, w12, w10
  40a324:	add	w11, w11, #0x1
  40a328:	add	w10, w10, #0x1
  40a32c:	str	w11, [x23, #2644]
  40a330:	b	40a2bc <ferror@plt+0x86cc>
  40a334:	ldr	x26, [sp, #24]
  40a338:	mov	w21, w25
  40a33c:	b	40a350 <ferror@plt+0x8760>
  40a340:	adrp	x27, 460000 <stdin@@GLIBC_2.17+0x3330>
  40a344:	cbnz	w8, 409f80 <ferror@plt+0x8390>
  40a348:	b	409f90 <ferror@plt+0x83a0>
  40a34c:	mov	w21, #0x1                   	// #1
  40a350:	mov	w23, w21
  40a354:	lsl	x24, x23, #2
  40a358:	ldr	w0, [x8, x24]
  40a35c:	bl	411a14 <ferror@plt+0xfe24>
  40a360:	ldr	x8, [x19, #344]
  40a364:	ldur	w10, [x29, #-16]
  40a368:	adrp	x28, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a36c:	ldr	w9, [x8, x24]
  40a370:	cmp	w21, w10
  40a374:	str	w9, [x22, x25, lsl #2]
  40a378:	b.ge	40a3c4 <ferror@plt+0x87d4>  // b.tcont
  40a37c:	ldur	w9, [x29, #-16]
  40a380:	add	x23, x23, #0x1
  40a384:	neg	w21, w9
  40a388:	add	x9, x22, x25, lsl #2
  40a38c:	add	x22, x9, #0x4
  40a390:	lsl	x24, x23, #2
  40a394:	ldr	w0, [x8, x24]
  40a398:	bl	411a14 <ferror@plt+0xfe24>
  40a39c:	ldr	x8, [x19, #344]
  40a3a0:	ldr	w9, [x28, #2452]
  40a3a4:	ldr	x10, [x27, #584]
  40a3a8:	add	x23, x23, #0x1
  40a3ac:	ldr	w11, [x8, x24]
  40a3b0:	add	w12, w21, w23
  40a3b4:	cmp	w12, #0x1
  40a3b8:	str	w11, [x22], #4
  40a3bc:	str	w9, [x10, x24]
  40a3c0:	b.ne	40a390 <ferror@plt+0x87a0>  // b.any
  40a3c4:	bl	4115b4 <ferror@plt+0xf9c4>
  40a3c8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40a3cc:	ldrb	w8, [x8, #3044]
  40a3d0:	adrp	x19, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a3d4:	adrp	x28, 460000 <stdin@@GLIBC_2.17+0x3330>
  40a3d8:	cbz	w8, 40a41c <ferror@plt+0x882c>
  40a3dc:	ldur	x21, [x29, #-24]
  40a3e0:	mov	x0, x21
  40a3e4:	bl	4187cc <ferror@plt+0x16bdc>
  40a3e8:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a3ec:	add	x0, x0, #0x168
  40a3f0:	mov	x1, x21
  40a3f4:	bl	418144 <ferror@plt+0x16554>
  40a3f8:	tbz	w0, #31, 40a414 <ferror@plt+0x8824>
  40a3fc:	adrp	x1, 422000 <ferror@plt+0x20410>
  40a400:	add	x1, x1, #0xeeb
  40a404:	mov	w2, #0x5                   	// #5
  40a408:	mov	x0, xzr
  40a40c:	bl	401ae0 <dcgettext@plt>
  40a410:	bl	4116f4 <ferror@plt+0xfb04>
  40a414:	mov	x0, x21
  40a418:	bl	417b68 <ferror@plt+0x15f78>
  40a41c:	ldur	w23, [x29, #-16]
  40a420:	ldr	w9, [x28, #2620]
  40a424:	ldrb	w10, [x19, #2432]
  40a428:	mov	w8, #0x7ffe                	// #32766
  40a42c:	cmp	w23, w8
  40a430:	cset	w19, gt
  40a434:	cmp	w9, #0x0
  40a438:	cset	w8, ne  // ne = any
  40a43c:	cmp	w10, #0x0
  40a440:	adrp	x9, 424000 <ferror@plt+0x22410>
  40a444:	adrp	x10, 424000 <ferror@plt+0x22410>
  40a448:	add	x9, x9, #0x1d9
  40a44c:	add	x10, x10, #0x208
  40a450:	csel	x9, x10, x9, eq  // eq = none
  40a454:	adrp	x10, 424000 <ferror@plt+0x22410>
  40a458:	adrp	x11, 424000 <ferror@plt+0x22410>
  40a45c:	orr	w8, w19, w8
  40a460:	add	x10, x10, #0x22d
  40a464:	add	x11, x11, #0x25c
  40a468:	csel	x10, x11, x10, eq  // eq = none
  40a46c:	cmp	w8, #0x0
  40a470:	adrp	x1, 422000 <ferror@plt+0x20410>
  40a474:	csel	x0, x9, x10, ne  // ne = any
  40a478:	add	x1, x1, #0xf06
  40a47c:	mov	w2, w20
  40a480:	bl	411ce8 <ferror@plt+0x100f8>
  40a484:	ldr	w8, [x28, #2620]
  40a488:	adrp	x9, 421000 <ferror@plt+0x1f410>
  40a48c:	add	x9, x9, #0xaf6
  40a490:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a494:	cmp	w8, #0x0
  40a498:	cset	w8, ne  // ne = any
  40a49c:	orr	w8, w19, w8
  40a4a0:	cmp	w8, #0x0
  40a4a4:	adrp	x8, 421000 <ferror@plt+0x1f410>
  40a4a8:	add	x8, x8, #0xae9
  40a4ac:	adrp	x1, 422000 <ferror@plt+0x20410>
  40a4b0:	csel	x2, x8, x9, ne  // ne = any
  40a4b4:	add	x0, x0, #0x100
  40a4b8:	add	x1, x1, #0xf0d
  40a4bc:	bl	401d7c <ferror@plt+0x18c>
  40a4c0:	mov	w0, #0x1                   	// #1
  40a4c4:	mov	w1, #0x18                  	// #24
  40a4c8:	bl	401920 <calloc@plt>
  40a4cc:	mov	w1, #0x4                   	// #4
  40a4d0:	mov	x21, x0
  40a4d4:	bl	417b4c <ferror@plt+0x15f5c>
  40a4d8:	mov	w1, #0x4                   	// #4
  40a4dc:	mov	x0, x20
  40a4e0:	str	w20, [x21, #8]
  40a4e4:	bl	401920 <calloc@plt>
  40a4e8:	cmp	w23, #0x1
  40a4ec:	str	x0, [x21, #16]
  40a4f0:	b.lt	40a524 <ferror@plt+0x8934>  // b.tstop
  40a4f4:	ldr	x8, [x27, #584]
  40a4f8:	mov	x22, x0
  40a4fc:	mov	w19, #0x1                   	// #1
  40a500:	lsl	x23, x19, #2
  40a504:	ldr	w0, [x8, x23]
  40a508:	bl	411a14 <ferror@plt+0xfe24>
  40a50c:	ldr	x8, [x27, #584]
  40a510:	add	x19, x19, #0x1
  40a514:	cmp	x20, x19
  40a518:	ldr	w9, [x8, x23]
  40a51c:	str	w9, [x22, x23]
  40a520:	b.ne	40a500 <ferror@plt+0x8910>  // b.any
  40a524:	bl	4115b4 <ferror@plt+0xf9c4>
  40a528:	adrp	x25, 460000 <stdin@@GLIBC_2.17+0x3330>
  40a52c:	ldrb	w8, [x25, #3044]
  40a530:	adrp	x27, 421000 <ferror@plt+0x1f410>
  40a534:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x3330>
  40a538:	add	x27, x27, #0xae9
  40a53c:	adrp	x19, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a540:	cbz	w8, 40a580 <ferror@plt+0x8990>
  40a544:	mov	x0, x21
  40a548:	bl	4187cc <ferror@plt+0x16bdc>
  40a54c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a550:	add	x0, x0, #0x168
  40a554:	mov	x1, x21
  40a558:	bl	418144 <ferror@plt+0x16554>
  40a55c:	tbz	w0, #31, 40a578 <ferror@plt+0x8988>
  40a560:	adrp	x1, 422000 <ferror@plt+0x20410>
  40a564:	add	x1, x1, #0xf3b
  40a568:	mov	w2, #0x5                   	// #5
  40a56c:	mov	x0, xzr
  40a570:	bl	401ae0 <dcgettext@plt>
  40a574:	bl	4116f4 <ferror@plt+0xfb04>
  40a578:	mov	x0, x21
  40a57c:	bl	417b68 <ferror@plt+0x15f78>
  40a580:	ldur	w12, [x29, #-16]
  40a584:	ldr	w9, [x28, #2620]
  40a588:	ldrb	w10, [x19, #2432]
  40a58c:	mov	w8, #0x7ffe                	// #32766
  40a590:	cmp	w12, w8
  40a594:	cset	w19, gt
  40a598:	cmp	w9, #0x0
  40a59c:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  40a5a0:	cset	w8, ne  // ne = any
  40a5a4:	cmp	w10, #0x0
  40a5a8:	adrp	x9, 424000 <ferror@plt+0x22410>
  40a5ac:	adrp	x10, 424000 <ferror@plt+0x22410>
  40a5b0:	ldr	w11, [x21, #3004]
  40a5b4:	add	x9, x9, #0x1d9
  40a5b8:	add	x10, x10, #0x208
  40a5bc:	csel	x9, x10, x9, eq  // eq = none
  40a5c0:	adrp	x10, 424000 <ferror@plt+0x22410>
  40a5c4:	adrp	x12, 424000 <ferror@plt+0x22410>
  40a5c8:	orr	w8, w19, w8
  40a5cc:	add	x10, x10, #0x22d
  40a5d0:	add	x12, x12, #0x25c
  40a5d4:	csel	x10, x12, x10, eq  // eq = none
  40a5d8:	cmp	w8, #0x0
  40a5dc:	adrp	x1, 422000 <ferror@plt+0x20410>
  40a5e0:	csel	x0, x9, x10, ne  // ne = any
  40a5e4:	add	w2, w11, #0x1
  40a5e8:	add	x1, x1, #0xf55
  40a5ec:	bl	411ce8 <ferror@plt+0x100f8>
  40a5f0:	ldr	w8, [x28, #2620]
  40a5f4:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a5f8:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40a5fc:	add	x0, x0, #0x100
  40a600:	cmp	w8, #0x0
  40a604:	cset	w8, ne  // ne = any
  40a608:	orr	w8, w19, w8
  40a60c:	cmp	w8, #0x0
  40a610:	adrp	x8, 421000 <ferror@plt+0x1f410>
  40a614:	add	x8, x8, #0xaf6
  40a618:	csel	x2, x27, x8, ne  // ne = any
  40a61c:	add	x1, x1, #0xabb
  40a620:	bl	401d7c <ferror@plt+0x18c>
  40a624:	mov	w0, #0x1                   	// #1
  40a628:	mov	w1, #0x18                  	// #24
  40a62c:	bl	401920 <calloc@plt>
  40a630:	mov	w1, #0x8                   	// #8
  40a634:	mov	x20, x0
  40a638:	bl	417b4c <ferror@plt+0x15f5c>
  40a63c:	ldr	w19, [x21, #3004]
  40a640:	mov	w1, #0x4                   	// #4
  40a644:	add	w0, w19, #0x1
  40a648:	str	w0, [x20, #8]
  40a64c:	bl	401920 <calloc@plt>
  40a650:	cmp	w19, #0x1
  40a654:	adrp	x19, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a658:	str	x0, [x20, #16]
  40a65c:	b.lt	40a6c0 <ferror@plt+0x8ad0>  // b.tstop
  40a660:	mov	x21, x0
  40a664:	mov	w22, #0x1                   	// #1
  40a668:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x6330>
  40a66c:	b	40a6a4 <ferror@plt+0x8ab4>
  40a670:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a674:	ldr	w0, [x9, #2452]
  40a678:	str	w0, [x8, x22, lsl #2]
  40a67c:	bl	411a14 <ferror@plt+0xfe24>
  40a680:	ldr	x8, [x23, #3904]
  40a684:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40a688:	ldrsw	x9, [x9, #3004]
  40a68c:	lsl	x10, x22, #2
  40a690:	ldr	w8, [x8, x10]
  40a694:	cmp	x22, x9
  40a698:	add	x22, x22, #0x1
  40a69c:	str	w8, [x21, x10]
  40a6a0:	b.ge	40a6c0 <ferror@plt+0x8ad0>  // b.tcont
  40a6a4:	ldr	x8, [x19, #2440]
  40a6a8:	ldr	w9, [x8, x22, lsl #2]
  40a6ac:	ldr	x8, [x23, #3904]
  40a6b0:	cbz	w9, 40a670 <ferror@plt+0x8a80>
  40a6b4:	ldr	w0, [x8, x22, lsl #2]
  40a6b8:	cbnz	w0, 40a67c <ferror@plt+0x8a8c>
  40a6bc:	b	40a670 <ferror@plt+0x8a80>
  40a6c0:	bl	4115b4 <ferror@plt+0xf9c4>
  40a6c4:	ldrb	w8, [x25, #3044]
  40a6c8:	adrp	x21, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a6cc:	cbz	w8, 40a70c <ferror@plt+0x8b1c>
  40a6d0:	mov	x0, x20
  40a6d4:	bl	4187cc <ferror@plt+0x16bdc>
  40a6d8:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a6dc:	add	x0, x0, #0x168
  40a6e0:	mov	x1, x20
  40a6e4:	bl	418144 <ferror@plt+0x16554>
  40a6e8:	tbz	w0, #31, 40a704 <ferror@plt+0x8b14>
  40a6ec:	adrp	x1, 422000 <ferror@plt+0x20410>
  40a6f0:	add	x1, x1, #0xf5c
  40a6f4:	mov	w2, #0x5                   	// #5
  40a6f8:	mov	x0, xzr
  40a6fc:	bl	401ae0 <dcgettext@plt>
  40a700:	bl	4116f4 <ferror@plt+0xfb04>
  40a704:	mov	x0, x20
  40a708:	bl	417b68 <ferror@plt+0x15f78>
  40a70c:	ldur	w12, [x29, #-16]
  40a710:	ldr	w9, [x28, #2620]
  40a714:	ldrb	w10, [x21, #2432]
  40a718:	mov	w8, #0x7ffe                	// #32766
  40a71c:	cmp	w12, w8
  40a720:	cset	w20, gt
  40a724:	cmp	w9, #0x0
  40a728:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  40a72c:	cset	w8, ne  // ne = any
  40a730:	cmp	w10, #0x0
  40a734:	adrp	x9, 424000 <ferror@plt+0x22410>
  40a738:	adrp	x10, 424000 <ferror@plt+0x22410>
  40a73c:	ldr	w11, [x21, #3004]
  40a740:	add	x9, x9, #0x1d9
  40a744:	add	x10, x10, #0x208
  40a748:	csel	x9, x10, x9, eq  // eq = none
  40a74c:	adrp	x10, 424000 <ferror@plt+0x22410>
  40a750:	adrp	x12, 424000 <ferror@plt+0x22410>
  40a754:	orr	w8, w20, w8
  40a758:	add	x10, x10, #0x22d
  40a75c:	add	x12, x12, #0x25c
  40a760:	csel	x10, x12, x10, eq  // eq = none
  40a764:	cmp	w8, #0x0
  40a768:	adrp	x1, 422000 <ferror@plt+0x20410>
  40a76c:	csel	x0, x9, x10, ne  // ne = any
  40a770:	add	w2, w11, #0x1
  40a774:	add	x1, x1, #0xf76
  40a778:	bl	411ce8 <ferror@plt+0x100f8>
  40a77c:	ldr	w8, [x28, #2620]
  40a780:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a784:	adrp	x1, 422000 <ferror@plt+0x20410>
  40a788:	add	x0, x0, #0x100
  40a78c:	cmp	w8, #0x0
  40a790:	cset	w8, ne  // ne = any
  40a794:	orr	w8, w20, w8
  40a798:	cmp	w8, #0x0
  40a79c:	adrp	x8, 421000 <ferror@plt+0x1f410>
  40a7a0:	add	x8, x8, #0xaf6
  40a7a4:	csel	x2, x27, x8, ne  // ne = any
  40a7a8:	add	x1, x1, #0xf7d
  40a7ac:	bl	401d7c <ferror@plt+0x18c>
  40a7b0:	mov	w0, #0x1                   	// #1
  40a7b4:	mov	w1, #0x18                  	// #24
  40a7b8:	bl	401920 <calloc@plt>
  40a7bc:	mov	w1, #0x3                   	// #3
  40a7c0:	mov	x20, x0
  40a7c4:	bl	417b4c <ferror@plt+0x15f5c>
  40a7c8:	ldr	w22, [x21, #3004]
  40a7cc:	mov	w1, #0x4                   	// #4
  40a7d0:	add	w0, w22, #0x1
  40a7d4:	str	w0, [x20, #8]
  40a7d8:	bl	401920 <calloc@plt>
  40a7dc:	cmp	w22, #0x1
  40a7e0:	str	x0, [x20, #16]
  40a7e4:	b.lt	40a83c <ferror@plt+0x8c4c>  // b.tstop
  40a7e8:	ldr	x8, [x19, #2440]
  40a7ec:	mov	x21, x0
  40a7f0:	mov	w22, #0x1                   	// #1
  40a7f4:	b	40a820 <ferror@plt+0x8c30>
  40a7f8:	bl	411a14 <ferror@plt+0xfe24>
  40a7fc:	ldr	x8, [x19, #2440]
  40a800:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40a804:	ldrsw	x9, [x9, #3004]
  40a808:	lsl	x10, x22, #2
  40a80c:	ldr	w11, [x8, x10]
  40a810:	cmp	x22, x9
  40a814:	add	x22, x22, #0x1
  40a818:	str	w11, [x21, x10]
  40a81c:	b.ge	40a83c <ferror@plt+0x8c4c>  // b.tcont
  40a820:	ldr	w0, [x8, x22, lsl #2]
  40a824:	cbnz	w0, 40a7f8 <ferror@plt+0x8c08>
  40a828:	ldr	w9, [x24, #3056]
  40a82c:	add	w9, w9, #0x1
  40a830:	str	w9, [x24, #3056]
  40a834:	ldr	w0, [x8, x22, lsl #2]
  40a838:	b	40a7f8 <ferror@plt+0x8c08>
  40a83c:	bl	4115b4 <ferror@plt+0xf9c4>
  40a840:	ldrb	w8, [x25, #3044]
  40a844:	cbz	w8, 40a884 <ferror@plt+0x8c94>
  40a848:	mov	x0, x20
  40a84c:	bl	4187cc <ferror@plt+0x16bdc>
  40a850:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a854:	add	x0, x0, #0x168
  40a858:	mov	x1, x20
  40a85c:	bl	418144 <ferror@plt+0x16554>
  40a860:	tbz	w0, #31, 40a87c <ferror@plt+0x8c8c>
  40a864:	adrp	x1, 422000 <ferror@plt+0x20410>
  40a868:	add	x1, x1, #0xfab
  40a86c:	mov	w2, #0x5                   	// #5
  40a870:	mov	x0, xzr
  40a874:	bl	401ae0 <dcgettext@plt>
  40a878:	bl	4116f4 <ferror@plt+0xfb04>
  40a87c:	mov	x0, x20
  40a880:	bl	417b68 <ferror@plt+0x15f78>
  40a884:	mov	x0, x26
  40a888:	bl	401a30 <free@plt>
  40a88c:	ldp	x20, x19, [sp, #144]
  40a890:	ldp	x22, x21, [sp, #128]
  40a894:	ldp	x24, x23, [sp, #112]
  40a898:	ldp	x26, x25, [sp, #96]
  40a89c:	ldp	x28, x27, [sp, #80]
  40a8a0:	ldp	x29, x30, [sp, #64]
  40a8a4:	add	sp, sp, #0xa0
  40a8a8:	ret
  40a8ac:	adrp	x1, 422000 <ferror@plt+0x20410>
  40a8b0:	add	x1, x1, #0xe32
  40a8b4:	mov	w2, #0x5                   	// #5
  40a8b8:	mov	x0, xzr
  40a8bc:	bl	401ae0 <dcgettext@plt>
  40a8c0:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  40a8c4:	ldr	x1, [x8, #3264]
  40a8c8:	bl	4017a0 <fputs@plt>
  40a8cc:	ldr	w8, [x19, #2424]
  40a8d0:	add	w22, w8, #0x1
  40a8d4:	b	40a084 <ferror@plt+0x8494>
  40a8d8:	stp	x29, x30, [sp, #-32]!
  40a8dc:	mov	w0, #0x1                   	// #1
  40a8e0:	mov	w1, #0x18                  	// #24
  40a8e4:	stp	x20, x19, [sp, #16]
  40a8e8:	mov	x29, sp
  40a8ec:	bl	401920 <calloc@plt>
  40a8f0:	mov	w1, #0x5                   	// #5
  40a8f4:	mov	x19, x0
  40a8f8:	bl	417b4c <ferror@plt+0x15f5c>
  40a8fc:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40a900:	ldrh	w8, [x19, #2]
  40a904:	ldr	w20, [x9, #3000]
  40a908:	mov	w1, #0x4                   	// #4
  40a90c:	orr	w8, w8, #0x4
  40a910:	mov	x0, x20
  40a914:	strh	w8, [x19, #2]
  40a918:	stp	wzr, w20, [x19, #4]
  40a91c:	bl	401920 <calloc@plt>
  40a920:	cmp	w20, #0x2
  40a924:	str	x0, [x19, #16]
  40a928:	b.lt	40a9ac <ferror@plt+0x8dbc>  // b.tstop
  40a92c:	sub	x9, x20, #0x1
  40a930:	cmp	x9, #0x4
  40a934:	b.cs	40a940 <ferror@plt+0x8d50>  // b.hs, b.nlast
  40a938:	mov	w8, #0x1                   	// #1
  40a93c:	b	40a978 <ferror@plt+0x8d88>
  40a940:	and	x10, x9, #0xfffffffffffffffc
  40a944:	adrp	x12, 463000 <stdin@@GLIBC_2.17+0x6330>
  40a948:	add	x11, x0, #0x4
  40a94c:	orr	x8, x10, #0x1
  40a950:	add	x12, x12, #0xa6c
  40a954:	mov	x13, x10
  40a958:	ldr	q0, [x12]
  40a95c:	subs	x13, x13, #0x4
  40a960:	abs	v0.4s, v0.4s
  40a964:	str	q0, [x12], #16
  40a968:	str	q0, [x11], #16
  40a96c:	b.ne	40a958 <ferror@plt+0x8d68>  // b.any
  40a970:	cmp	x9, x10
  40a974:	b.eq	40a9ac <ferror@plt+0x8dbc>  // b.none
  40a978:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x6330>
  40a97c:	lsl	x10, x8, #2
  40a980:	add	x11, x11, #0xa68
  40a984:	add	x9, x0, x10
  40a988:	add	x10, x11, x10
  40a98c:	sub	x8, x20, x8
  40a990:	ldr	w11, [x10]
  40a994:	cmp	w11, #0x0
  40a998:	cneg	w11, w11, mi  // mi = first
  40a99c:	subs	x8, x8, #0x1
  40a9a0:	str	w11, [x10], #4
  40a9a4:	str	w11, [x9], #4
  40a9a8:	b.ne	40a990 <ferror@plt+0x8da0>  // b.any
  40a9ac:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40a9b0:	adrp	x1, 424000 <ferror@plt+0x22410>
  40a9b4:	adrp	x2, 422000 <ferror@plt+0x20410>
  40a9b8:	add	x0, x0, #0x100
  40a9bc:	add	x1, x1, #0x281
  40a9c0:	add	x2, x2, #0xe87
  40a9c4:	bl	401d7c <ferror@plt+0x18c>
  40a9c8:	mov	x0, x19
  40a9cc:	ldp	x20, x19, [sp, #16]
  40a9d0:	ldp	x29, x30, [sp], #32
  40a9d4:	ret
  40a9d8:	stp	x29, x30, [sp, #-96]!
  40a9dc:	stp	x28, x27, [sp, #16]
  40a9e0:	stp	x26, x25, [sp, #32]
  40a9e4:	stp	x24, x23, [sp, #48]
  40a9e8:	stp	x22, x21, [sp, #64]
  40a9ec:	stp	x20, x19, [sp, #80]
  40a9f0:	mov	x29, sp
  40a9f4:	bl	411d30 <ferror@plt+0x10140>
  40a9f8:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  40a9fc:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x3330>
  40aa00:	ldr	w21, [x24, #3916]
  40aa04:	ldr	w20, [x22, #2592]
  40aa08:	adrp	x27, 45c000 <ferror@plt+0x5a410>
  40aa0c:	mov	w8, #0x1                   	// #1
  40aa10:	mov	w0, #0x9                   	// #9
  40aa14:	str	w8, [x27, #3576]
  40aa18:	bl	4116e8 <ferror@plt+0xfaf8>
  40aa1c:	adrp	x19, 423000 <ferror@plt+0x21410>
  40aa20:	add	x19, x19, #0x1b
  40aa24:	cbz	w21, 40aaa0 <ferror@plt+0x8eb0>
  40aa28:	cbnz	w20, 40aaa0 <ferror@plt+0x8eb0>
  40aa2c:	adrp	x0, 422000 <ferror@plt+0x20410>
  40aa30:	add	x0, x0, #0xfc5
  40aa34:	bl	4116bc <ferror@plt+0xfacc>
  40aa38:	ldr	w8, [x27, #3576]
  40aa3c:	cmp	w8, #0x1
  40aa40:	lsl	w19, w8, #3
  40aa44:	b.lt	40aa8c <ferror@plt+0x8e9c>  // b.tstop
  40aa48:	mov	w0, #0x9                   	// #9
  40aa4c:	bl	4116e8 <ferror@plt+0xfaf8>
  40aa50:	sub	w8, w19, #0x8
  40aa54:	cmp	w19, #0xf
  40aa58:	mov	w19, w8
  40aa5c:	b.gt	40aa48 <ferror@plt+0x8e58>
  40aa60:	cmp	w8, #0x1
  40aa64:	b.lt	40aa98 <ferror@plt+0x8ea8>  // b.tstop
  40aa68:	adrp	x19, 422000 <ferror@plt+0x20410>
  40aa6c:	add	w20, w8, #0x1
  40aa70:	add	x19, x19, #0xfee
  40aa74:	mov	w0, #0x20                  	// #32
  40aa78:	bl	4116e8 <ferror@plt+0xfaf8>
  40aa7c:	sub	w20, w20, #0x1
  40aa80:	cmp	w20, #0x1
  40aa84:	b.gt	40aa74 <ferror@plt+0x8e84>
  40aa88:	b	40aaa0 <ferror@plt+0x8eb0>
  40aa8c:	mov	w8, w19
  40aa90:	cmp	w8, #0x1
  40aa94:	b.ge	40aa68 <ferror@plt+0x8e78>  // b.tcont
  40aa98:	adrp	x19, 422000 <ferror@plt+0x20410>
  40aa9c:	add	x19, x19, #0xfee
  40aaa0:	mov	x0, x19
  40aaa4:	bl	4116bc <ferror@plt+0xfacc>
  40aaa8:	bl	411d30 <ferror@plt+0x10140>
  40aaac:	ldr	w8, [x22, #2592]
  40aab0:	cbz	w8, 40adf0 <ferror@plt+0x9200>
  40aab4:	ldr	w8, [x27, #3576]
  40aab8:	ldr	w9, [x24, #3916]
  40aabc:	lsl	w19, w8, #3
  40aac0:	cmp	w8, #0x1
  40aac4:	cbz	w9, 40ab10 <ferror@plt+0x8f20>
  40aac8:	b.lt	40ab58 <ferror@plt+0x8f68>  // b.tstop
  40aacc:	mov	w0, #0x9                   	// #9
  40aad0:	bl	4116e8 <ferror@plt+0xfaf8>
  40aad4:	sub	w8, w19, #0x8
  40aad8:	cmp	w19, #0xf
  40aadc:	mov	w19, w8
  40aae0:	b.gt	40aacc <ferror@plt+0x8edc>
  40aae4:	cmp	w8, #0x1
  40aae8:	b.lt	40ab64 <ferror@plt+0x8f74>  // b.tstop
  40aaec:	adrp	x19, 423000 <ferror@plt+0x21410>
  40aaf0:	add	w20, w8, #0x1
  40aaf4:	add	x19, x19, #0x3d
  40aaf8:	mov	w0, #0x20                  	// #32
  40aafc:	bl	4116e8 <ferror@plt+0xfaf8>
  40ab00:	sub	w20, w20, #0x1
  40ab04:	cmp	w20, #0x1
  40ab08:	b.gt	40aaf8 <ferror@plt+0x8f08>
  40ab0c:	b	40ab84 <ferror@plt+0x8f94>
  40ab10:	b.lt	40ab70 <ferror@plt+0x8f80>  // b.tstop
  40ab14:	mov	w0, #0x9                   	// #9
  40ab18:	bl	4116e8 <ferror@plt+0xfaf8>
  40ab1c:	sub	w8, w19, #0x8
  40ab20:	cmp	w19, #0xf
  40ab24:	mov	w19, w8
  40ab28:	b.gt	40ab14 <ferror@plt+0x8f24>
  40ab2c:	cmp	w8, #0x1
  40ab30:	b.lt	40ab7c <ferror@plt+0x8f8c>  // b.tstop
  40ab34:	adrp	x19, 423000 <ferror@plt+0x21410>
  40ab38:	add	w20, w8, #0x1
  40ab3c:	add	x19, x19, #0x6e
  40ab40:	mov	w0, #0x20                  	// #32
  40ab44:	bl	4116e8 <ferror@plt+0xfaf8>
  40ab48:	sub	w20, w20, #0x1
  40ab4c:	cmp	w20, #0x1
  40ab50:	b.gt	40ab40 <ferror@plt+0x8f50>
  40ab54:	b	40ab84 <ferror@plt+0x8f94>
  40ab58:	mov	w8, w19
  40ab5c:	cmp	w8, #0x1
  40ab60:	b.ge	40aaec <ferror@plt+0x8efc>  // b.tcont
  40ab64:	adrp	x19, 423000 <ferror@plt+0x21410>
  40ab68:	add	x19, x19, #0x3d
  40ab6c:	b	40ab84 <ferror@plt+0x8f94>
  40ab70:	mov	w8, w19
  40ab74:	cmp	w8, #0x1
  40ab78:	b.ge	40ab34 <ferror@plt+0x8f44>  // b.tcont
  40ab7c:	adrp	x19, 423000 <ferror@plt+0x21410>
  40ab80:	add	x19, x19, #0x6e
  40ab84:	mov	x0, x19
  40ab88:	bl	4116bc <ferror@plt+0xfacc>
  40ab8c:	ldr	w8, [x27, #3576]
  40ab90:	add	w9, w8, #0x1
  40ab94:	str	w9, [x27, #3576]
  40ab98:	tbnz	w8, #31, 40abc8 <ferror@plt+0x8fd8>
  40ab9c:	lsl	w8, w8, #3
  40aba0:	add	w19, w8, #0x10
  40aba4:	mov	w0, #0x9                   	// #9
  40aba8:	bl	4116e8 <ferror@plt+0xfaf8>
  40abac:	sub	w19, w19, #0x8
  40abb0:	cmp	w19, #0xf
  40abb4:	b.gt	40aba4 <ferror@plt+0x8fb4>
  40abb8:	sub	w8, w19, #0x8
  40abbc:	cmp	w8, #0x1
  40abc0:	b.ge	40abd4 <ferror@plt+0x8fe4>  // b.tcont
  40abc4:	b	40abec <ferror@plt+0x8ffc>
  40abc8:	lsl	w8, w9, #3
  40abcc:	cmp	w8, #0x1
  40abd0:	b.lt	40abec <ferror@plt+0x8ffc>  // b.tstop
  40abd4:	add	w19, w8, #0x1
  40abd8:	mov	w0, #0x20                  	// #32
  40abdc:	bl	4116e8 <ferror@plt+0xfaf8>
  40abe0:	sub	w19, w19, #0x1
  40abe4:	cmp	w19, #0x1
  40abe8:	b.gt	40abd8 <ferror@plt+0x8fe8>
  40abec:	adrp	x0, 423000 <ferror@plt+0x21410>
  40abf0:	add	x0, x0, #0x88
  40abf4:	bl	4116bc <ferror@plt+0xfacc>
  40abf8:	ldr	w9, [x27, #3576]
  40abfc:	ldr	w10, [x24, #3916]
  40ac00:	sub	w8, w9, #0x1
  40ac04:	str	w8, [x27, #3576]
  40ac08:	lsl	w8, w8, #3
  40ac0c:	cmp	w9, #0x1
  40ac10:	cbz	w10, 40ac94 <ferror@plt+0x90a4>
  40ac14:	b.le	40ac34 <ferror@plt+0x9044>
  40ac18:	lsl	w19, w9, #3
  40ac1c:	mov	w0, #0x9                   	// #9
  40ac20:	bl	4116e8 <ferror@plt+0xfaf8>
  40ac24:	sub	w19, w19, #0x8
  40ac28:	cmp	w19, #0xf
  40ac2c:	b.gt	40ac1c <ferror@plt+0x902c>
  40ac30:	sub	w8, w19, #0x8
  40ac34:	cmp	w8, #0x1
  40ac38:	b.lt	40ac54 <ferror@plt+0x9064>  // b.tstop
  40ac3c:	add	w19, w8, #0x1
  40ac40:	mov	w0, #0x20                  	// #32
  40ac44:	bl	4116e8 <ferror@plt+0xfaf8>
  40ac48:	sub	w19, w19, #0x1
  40ac4c:	cmp	w19, #0x1
  40ac50:	b.gt	40ac40 <ferror@plt+0x9050>
  40ac54:	adrp	x0, 423000 <ferror@plt+0x21410>
  40ac58:	add	x0, x0, #0xbf
  40ac5c:	bl	4116bc <ferror@plt+0xfacc>
  40ac60:	ldr	w8, [x27, #3576]
  40ac64:	cmp	w8, #0x1
  40ac68:	lsl	w19, w8, #3
  40ac6c:	b.lt	40ace0 <ferror@plt+0x90f0>  // b.tstop
  40ac70:	mov	w0, #0x9                   	// #9
  40ac74:	bl	4116e8 <ferror@plt+0xfaf8>
  40ac78:	sub	w8, w19, #0x8
  40ac7c:	cmp	w19, #0xf
  40ac80:	mov	w19, w8
  40ac84:	b.gt	40ac70 <ferror@plt+0x9080>
  40ac88:	cmp	w8, #0x1
  40ac8c:	b.ge	40acec <ferror@plt+0x90fc>  // b.tcont
  40ac90:	b	40ad04 <ferror@plt+0x9114>
  40ac94:	b.le	40acb4 <ferror@plt+0x90c4>
  40ac98:	lsl	w19, w9, #3
  40ac9c:	mov	w0, #0x9                   	// #9
  40aca0:	bl	4116e8 <ferror@plt+0xfaf8>
  40aca4:	sub	w19, w19, #0x8
  40aca8:	cmp	w19, #0xf
  40acac:	b.gt	40ac9c <ferror@plt+0x90ac>
  40acb0:	sub	w8, w19, #0x8
  40acb4:	cmp	w8, #0x1
  40acb8:	b.lt	40ade0 <ferror@plt+0x91f0>  // b.tstop
  40acbc:	adrp	x19, 423000 <ferror@plt+0x21410>
  40acc0:	add	w20, w8, #0x1
  40acc4:	add	x19, x19, #0x196
  40acc8:	mov	w0, #0x20                  	// #32
  40accc:	bl	4116e8 <ferror@plt+0xfaf8>
  40acd0:	sub	w20, w20, #0x1
  40acd4:	cmp	w20, #0x1
  40acd8:	b.gt	40acc8 <ferror@plt+0x90d8>
  40acdc:	b	40ade8 <ferror@plt+0x91f8>
  40ace0:	mov	w8, w19
  40ace4:	cmp	w8, #0x1
  40ace8:	b.lt	40ad04 <ferror@plt+0x9114>  // b.tstop
  40acec:	add	w19, w8, #0x1
  40acf0:	mov	w0, #0x20                  	// #32
  40acf4:	bl	4116e8 <ferror@plt+0xfaf8>
  40acf8:	sub	w19, w19, #0x1
  40acfc:	cmp	w19, #0x1
  40ad00:	b.gt	40acf0 <ferror@plt+0x9100>
  40ad04:	adrp	x0, 423000 <ferror@plt+0x21410>
  40ad08:	add	x0, x0, #0x124
  40ad0c:	bl	4116bc <ferror@plt+0xfacc>
  40ad10:	ldr	w8, [x27, #3576]
  40ad14:	cmp	w8, #0x1
  40ad18:	lsl	w19, w8, #3
  40ad1c:	b.lt	40ad44 <ferror@plt+0x9154>  // b.tstop
  40ad20:	mov	w0, #0x9                   	// #9
  40ad24:	bl	4116e8 <ferror@plt+0xfaf8>
  40ad28:	sub	w8, w19, #0x8
  40ad2c:	cmp	w19, #0xf
  40ad30:	mov	w19, w8
  40ad34:	b.gt	40ad20 <ferror@plt+0x9130>
  40ad38:	cmp	w8, #0x1
  40ad3c:	b.ge	40ad50 <ferror@plt+0x9160>  // b.tcont
  40ad40:	b	40ad68 <ferror@plt+0x9178>
  40ad44:	mov	w8, w19
  40ad48:	cmp	w8, #0x1
  40ad4c:	b.lt	40ad68 <ferror@plt+0x9178>  // b.tstop
  40ad50:	add	w19, w8, #0x1
  40ad54:	mov	w0, #0x20                  	// #32
  40ad58:	bl	4116e8 <ferror@plt+0xfaf8>
  40ad5c:	sub	w19, w19, #0x1
  40ad60:	cmp	w19, #0x1
  40ad64:	b.gt	40ad54 <ferror@plt+0x9164>
  40ad68:	adrp	x0, 423000 <ferror@plt+0x21410>
  40ad6c:	add	x0, x0, #0x146
  40ad70:	bl	4116bc <ferror@plt+0xfacc>
  40ad74:	ldr	w8, [x27, #3576]
  40ad78:	cmp	w8, #0x1
  40ad7c:	lsl	w19, w8, #3
  40ad80:	b.lt	40adc8 <ferror@plt+0x91d8>  // b.tstop
  40ad84:	mov	w0, #0x9                   	// #9
  40ad88:	bl	4116e8 <ferror@plt+0xfaf8>
  40ad8c:	sub	w8, w19, #0x8
  40ad90:	cmp	w19, #0xf
  40ad94:	mov	w19, w8
  40ad98:	b.gt	40ad84 <ferror@plt+0x9194>
  40ad9c:	cmp	w8, #0x1
  40ada0:	b.lt	40add4 <ferror@plt+0x91e4>  // b.tstop
  40ada4:	adrp	x19, 423000 <ferror@plt+0x21410>
  40ada8:	add	w20, w8, #0x1
  40adac:	add	x19, x19, #0x17a
  40adb0:	mov	w0, #0x20                  	// #32
  40adb4:	bl	4116e8 <ferror@plt+0xfaf8>
  40adb8:	sub	w20, w20, #0x1
  40adbc:	cmp	w20, #0x1
  40adc0:	b.gt	40adb0 <ferror@plt+0x91c0>
  40adc4:	b	40ade8 <ferror@plt+0x91f8>
  40adc8:	mov	w8, w19
  40adcc:	cmp	w8, #0x1
  40add0:	b.ge	40ada4 <ferror@plt+0x91b4>  // b.tcont
  40add4:	adrp	x19, 423000 <ferror@plt+0x21410>
  40add8:	add	x19, x19, #0x17a
  40addc:	b	40ade8 <ferror@plt+0x91f8>
  40ade0:	adrp	x19, 423000 <ferror@plt+0x21410>
  40ade4:	add	x19, x19, #0x196
  40ade8:	mov	x0, x19
  40adec:	bl	4116bc <ferror@plt+0xfacc>
  40adf0:	str	wzr, [x27, #3576]
  40adf4:	bl	411d30 <ferror@plt+0x10140>
  40adf8:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  40adfc:	ldr	w1, [x22, #560]
  40ae00:	adrp	x0, 423000 <ferror@plt+0x21410>
  40ae04:	add	x0, x0, #0x1e4
  40ae08:	bl	4119fc <ferror@plt+0xfe0c>
  40ae0c:	ldr	w8, [x22, #560]
  40ae10:	adrp	x0, 423000 <ferror@plt+0x21410>
  40ae14:	add	x0, x0, #0x1fd
  40ae18:	add	w1, w8, #0x1
  40ae1c:	bl	4119fc <ferror@plt+0xfe0c>
  40ae20:	adrp	x28, 463000 <stdin@@GLIBC_2.17+0x6330>
  40ae24:	ldr	w8, [x28, #2620]
  40ae28:	adrp	x20, 421000 <ferror@plt+0x1f410>
  40ae2c:	adrp	x12, 421000 <ferror@plt+0x1f410>
  40ae30:	adrp	x26, 460000 <stdin@@GLIBC_2.17+0x3330>
  40ae34:	adrp	x23, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40ae38:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  40ae3c:	add	x20, x20, #0xaf6
  40ae40:	add	x12, x12, #0xae9
  40ae44:	cbz	w8, 40aeb4 <ferror@plt+0x92c4>
  40ae48:	ldr	w8, [x26, #3004]
  40ae4c:	ldr	w9, [x23, #2424]
  40ae50:	ldr	w10, [x10, #2620]
  40ae54:	mov	w11, #0x7ffd                	// #32765
  40ae58:	adrp	x0, 423000 <ferror@plt+0x21410>
  40ae5c:	add	w8, w9, w8
  40ae60:	cmp	w10, #0x0
  40ae64:	ccmp	w8, w11, #0x0, eq  // eq = none
  40ae68:	add	x0, x0, #0x21a
  40ae6c:	csel	x19, x12, x20, gt
  40ae70:	str	wzr, [x27, #3576]
  40ae74:	bl	4116bc <ferror@plt+0xfacc>
  40ae78:	ldr	w8, [x27, #3576]
  40ae7c:	add	w9, w8, #0x1
  40ae80:	str	w9, [x27, #3576]
  40ae84:	tbnz	w8, #31, 40aee8 <ferror@plt+0x92f8>
  40ae88:	lsl	w8, w8, #3
  40ae8c:	add	w21, w8, #0x10
  40ae90:	mov	w0, #0x9                   	// #9
  40ae94:	bl	4116e8 <ferror@plt+0xfaf8>
  40ae98:	sub	w21, w21, #0x8
  40ae9c:	cmp	w21, #0xf
  40aea0:	b.gt	40ae90 <ferror@plt+0x92a0>
  40aea4:	sub	w8, w21, #0x8
  40aea8:	cmp	w8, #0x1
  40aeac:	b.ge	40aef4 <ferror@plt+0x9304>  // b.tcont
  40aeb0:	b	40af0c <ferror@plt+0x931c>
  40aeb4:	ldr	w8, [x27, #3576]
  40aeb8:	cmp	w8, #0x1
  40aebc:	lsl	w19, w8, #3
  40aec0:	b.lt	40b05c <ferror@plt+0x946c>  // b.tstop
  40aec4:	mov	w0, #0x9                   	// #9
  40aec8:	bl	4116e8 <ferror@plt+0xfaf8>
  40aecc:	sub	w8, w19, #0x8
  40aed0:	cmp	w19, #0xf
  40aed4:	mov	w19, w8
  40aed8:	b.gt	40aec4 <ferror@plt+0x92d4>
  40aedc:	cmp	w8, #0x1
  40aee0:	b.ge	40b068 <ferror@plt+0x9478>  // b.tcont
  40aee4:	b	40b080 <ferror@plt+0x9490>
  40aee8:	lsl	w8, w9, #3
  40aeec:	cmp	w8, #0x1
  40aef0:	b.lt	40af0c <ferror@plt+0x931c>  // b.tstop
  40aef4:	add	w21, w8, #0x1
  40aef8:	mov	w0, #0x20                  	// #32
  40aefc:	bl	4116e8 <ferror@plt+0xfaf8>
  40af00:	sub	w21, w21, #0x1
  40af04:	cmp	w21, #0x1
  40af08:	b.gt	40aef8 <ferror@plt+0x9308>
  40af0c:	adrp	x0, 430000 <ferror@plt+0x2e410>
  40af10:	add	x0, x0, #0xf94
  40af14:	bl	4116bc <ferror@plt+0xfacc>
  40af18:	ldr	w8, [x27, #3576]
  40af1c:	cmp	w8, #0x1
  40af20:	lsl	w21, w8, #3
  40af24:	b.lt	40af4c <ferror@plt+0x935c>  // b.tstop
  40af28:	mov	w0, #0x9                   	// #9
  40af2c:	bl	4116e8 <ferror@plt+0xfaf8>
  40af30:	sub	w8, w21, #0x8
  40af34:	cmp	w21, #0xf
  40af38:	mov	w21, w8
  40af3c:	b.gt	40af28 <ferror@plt+0x9338>
  40af40:	cmp	w8, #0x1
  40af44:	b.ge	40af58 <ferror@plt+0x9368>  // b.tcont
  40af48:	b	40af70 <ferror@plt+0x9380>
  40af4c:	mov	w8, w21
  40af50:	cmp	w8, #0x1
  40af54:	b.lt	40af70 <ferror@plt+0x9380>  // b.tstop
  40af58:	add	w21, w8, #0x1
  40af5c:	mov	w0, #0x20                  	// #32
  40af60:	bl	4116e8 <ferror@plt+0xfaf8>
  40af64:	sub	w21, w21, #0x1
  40af68:	cmp	w21, #0x1
  40af6c:	b.gt	40af5c <ferror@plt+0x936c>
  40af70:	adrp	x0, 423000 <ferror@plt+0x21410>
  40af74:	add	x0, x0, #0x22f
  40af78:	mov	x1, x19
  40af7c:	bl	411cb0 <ferror@plt+0x100c0>
  40af80:	adrp	x0, 43c000 <ferror@plt+0x3a410>
  40af84:	add	x0, x0, #0x42b
  40af88:	bl	4116bc <ferror@plt+0xfacc>
  40af8c:	ldr	w8, [x27, #3576]
  40af90:	cmp	w8, #0x1
  40af94:	lsl	w21, w8, #3
  40af98:	b.lt	40afc0 <ferror@plt+0x93d0>  // b.tstop
  40af9c:	mov	w0, #0x9                   	// #9
  40afa0:	bl	4116e8 <ferror@plt+0xfaf8>
  40afa4:	sub	w8, w21, #0x8
  40afa8:	cmp	w21, #0xf
  40afac:	mov	w21, w8
  40afb0:	b.gt	40af9c <ferror@plt+0x93ac>
  40afb4:	cmp	w8, #0x1
  40afb8:	b.ge	40afcc <ferror@plt+0x93dc>  // b.tcont
  40afbc:	b	40afe4 <ferror@plt+0x93f4>
  40afc0:	mov	w8, w21
  40afc4:	cmp	w8, #0x1
  40afc8:	b.lt	40afe4 <ferror@plt+0x93f4>  // b.tstop
  40afcc:	add	w21, w8, #0x1
  40afd0:	mov	w0, #0x20                  	// #32
  40afd4:	bl	4116e8 <ferror@plt+0xfaf8>
  40afd8:	sub	w21, w21, #0x1
  40afdc:	cmp	w21, #0x1
  40afe0:	b.gt	40afd0 <ferror@plt+0x93e0>
  40afe4:	adrp	x0, 423000 <ferror@plt+0x21410>
  40afe8:	add	x0, x0, #0x23d
  40afec:	mov	x1, x19
  40aff0:	bl	411cb0 <ferror@plt+0x100c0>
  40aff4:	adrp	x0, 43c000 <ferror@plt+0x3a410>
  40aff8:	add	x0, x0, #0x42b
  40affc:	bl	4116bc <ferror@plt+0xfacc>
  40b000:	ldr	w8, [x27, #3576]
  40b004:	cmp	w8, #0x1
  40b008:	lsl	w19, w8, #3
  40b00c:	b.lt	40b034 <ferror@plt+0x9444>  // b.tstop
  40b010:	mov	w0, #0x9                   	// #9
  40b014:	bl	4116e8 <ferror@plt+0xfaf8>
  40b018:	sub	w8, w19, #0x8
  40b01c:	cmp	w19, #0xf
  40b020:	mov	w19, w8
  40b024:	b.gt	40b010 <ferror@plt+0x9420>
  40b028:	cmp	w8, #0x1
  40b02c:	b.ge	40b040 <ferror@plt+0x9450>  // b.tcont
  40b030:	b	40b2e0 <ferror@plt+0x96f0>
  40b034:	mov	w8, w19
  40b038:	cmp	w8, #0x1
  40b03c:	b.lt	40b2e0 <ferror@plt+0x96f0>  // b.tstop
  40b040:	add	w19, w8, #0x1
  40b044:	mov	w0, #0x20                  	// #32
  40b048:	bl	4116e8 <ferror@plt+0xfaf8>
  40b04c:	sub	w19, w19, #0x1
  40b050:	cmp	w19, #0x1
  40b054:	b.gt	40b044 <ferror@plt+0x9454>
  40b058:	b	40b2e0 <ferror@plt+0x96f0>
  40b05c:	mov	w8, w19
  40b060:	cmp	w8, #0x1
  40b064:	b.lt	40b080 <ferror@plt+0x9490>  // b.tstop
  40b068:	add	w19, w8, #0x1
  40b06c:	mov	w0, #0x20                  	// #32
  40b070:	bl	4116e8 <ferror@plt+0xfaf8>
  40b074:	sub	w19, w19, #0x1
  40b078:	cmp	w19, #0x1
  40b07c:	b.gt	40b06c <ferror@plt+0x947c>
  40b080:	adrp	x0, 423000 <ferror@plt+0x21410>
  40b084:	add	x0, x0, #0x248
  40b088:	bl	4116bc <ferror@plt+0xfacc>
  40b08c:	ldr	w8, [x27, #3576]
  40b090:	cmp	w8, #0x1
  40b094:	lsl	w19, w8, #3
  40b098:	b.lt	40b0c0 <ferror@plt+0x94d0>  // b.tstop
  40b09c:	mov	w0, #0x9                   	// #9
  40b0a0:	bl	4116e8 <ferror@plt+0xfaf8>
  40b0a4:	sub	w8, w19, #0x8
  40b0a8:	cmp	w19, #0xf
  40b0ac:	mov	w19, w8
  40b0b0:	b.gt	40b09c <ferror@plt+0x94ac>
  40b0b4:	cmp	w8, #0x1
  40b0b8:	b.ge	40b0cc <ferror@plt+0x94dc>  // b.tcont
  40b0bc:	b	40b0e4 <ferror@plt+0x94f4>
  40b0c0:	mov	w8, w19
  40b0c4:	cmp	w8, #0x1
  40b0c8:	b.lt	40b0e4 <ferror@plt+0x94f4>  // b.tstop
  40b0cc:	add	w19, w8, #0x1
  40b0d0:	mov	w0, #0x20                  	// #32
  40b0d4:	bl	4116e8 <ferror@plt+0xfaf8>
  40b0d8:	sub	w19, w19, #0x1
  40b0dc:	cmp	w19, #0x1
  40b0e0:	b.gt	40b0d0 <ferror@plt+0x94e0>
  40b0e4:	adrp	x0, 423000 <ferror@plt+0x21410>
  40b0e8:	add	x0, x0, #0x274
  40b0ec:	bl	4116bc <ferror@plt+0xfacc>
  40b0f0:	ldr	w8, [x27, #3576]
  40b0f4:	cmp	w8, #0x1
  40b0f8:	lsl	w19, w8, #3
  40b0fc:	b.lt	40b124 <ferror@plt+0x9534>  // b.tstop
  40b100:	mov	w0, #0x9                   	// #9
  40b104:	bl	4116e8 <ferror@plt+0xfaf8>
  40b108:	sub	w8, w19, #0x8
  40b10c:	cmp	w19, #0xf
  40b110:	mov	w19, w8
  40b114:	b.gt	40b100 <ferror@plt+0x9510>
  40b118:	cmp	w8, #0x1
  40b11c:	b.ge	40b130 <ferror@plt+0x9540>  // b.tcont
  40b120:	b	40b148 <ferror@plt+0x9558>
  40b124:	mov	w8, w19
  40b128:	cmp	w8, #0x1
  40b12c:	b.lt	40b148 <ferror@plt+0x9558>  // b.tstop
  40b130:	add	w19, w8, #0x1
  40b134:	mov	w0, #0x20                  	// #32
  40b138:	bl	4116e8 <ferror@plt+0xfaf8>
  40b13c:	sub	w19, w19, #0x1
  40b140:	cmp	w19, #0x1
  40b144:	b.gt	40b134 <ferror@plt+0x9544>
  40b148:	adrp	x0, 423000 <ferror@plt+0x21410>
  40b14c:	add	x0, x0, #0x21a
  40b150:	bl	4116bc <ferror@plt+0xfacc>
  40b154:	ldr	w8, [x27, #3576]
  40b158:	add	w9, w8, #0x1
  40b15c:	str	w9, [x27, #3576]
  40b160:	tbnz	w8, #31, 40b190 <ferror@plt+0x95a0>
  40b164:	lsl	w8, w8, #3
  40b168:	add	w19, w8, #0x10
  40b16c:	mov	w0, #0x9                   	// #9
  40b170:	bl	4116e8 <ferror@plt+0xfaf8>
  40b174:	sub	w19, w19, #0x8
  40b178:	cmp	w19, #0xf
  40b17c:	b.gt	40b16c <ferror@plt+0x957c>
  40b180:	sub	w8, w19, #0x8
  40b184:	cmp	w8, #0x1
  40b188:	b.ge	40b19c <ferror@plt+0x95ac>  // b.tcont
  40b18c:	b	40b1b4 <ferror@plt+0x95c4>
  40b190:	lsl	w8, w9, #3
  40b194:	cmp	w8, #0x1
  40b198:	b.lt	40b1b4 <ferror@plt+0x95c4>  // b.tstop
  40b19c:	add	w19, w8, #0x1
  40b1a0:	mov	w0, #0x20                  	// #32
  40b1a4:	bl	4116e8 <ferror@plt+0xfaf8>
  40b1a8:	sub	w19, w19, #0x1
  40b1ac:	cmp	w19, #0x1
  40b1b0:	b.gt	40b1a0 <ferror@plt+0x95b0>
  40b1b4:	adrp	x0, 430000 <ferror@plt+0x2e410>
  40b1b8:	add	x0, x0, #0xf94
  40b1bc:	bl	4116bc <ferror@plt+0xfacc>
  40b1c0:	ldr	w8, [x27, #3576]
  40b1c4:	cmp	w8, #0x1
  40b1c8:	lsl	w19, w8, #3
  40b1cc:	b.lt	40b1f4 <ferror@plt+0x9604>  // b.tstop
  40b1d0:	mov	w0, #0x9                   	// #9
  40b1d4:	bl	4116e8 <ferror@plt+0xfaf8>
  40b1d8:	sub	w8, w19, #0x8
  40b1dc:	cmp	w19, #0xf
  40b1e0:	mov	w19, w8
  40b1e4:	b.gt	40b1d0 <ferror@plt+0x95e0>
  40b1e8:	cmp	w8, #0x1
  40b1ec:	b.ge	40b200 <ferror@plt+0x9610>  // b.tcont
  40b1f0:	b	40b218 <ferror@plt+0x9628>
  40b1f4:	mov	w8, w19
  40b1f8:	cmp	w8, #0x1
  40b1fc:	b.lt	40b218 <ferror@plt+0x9628>  // b.tstop
  40b200:	add	w19, w8, #0x1
  40b204:	mov	w0, #0x20                  	// #32
  40b208:	bl	4116e8 <ferror@plt+0xfaf8>
  40b20c:	sub	w19, w19, #0x1
  40b210:	cmp	w19, #0x1
  40b214:	b.gt	40b204 <ferror@plt+0x9614>
  40b218:	adrp	x0, 423000 <ferror@plt+0x21410>
  40b21c:	add	x0, x0, #0x299
  40b220:	bl	4116bc <ferror@plt+0xfacc>
  40b224:	ldr	w8, [x27, #3576]
  40b228:	cmp	w8, #0x1
  40b22c:	lsl	w19, w8, #3
  40b230:	b.lt	40b258 <ferror@plt+0x9668>  // b.tstop
  40b234:	mov	w0, #0x9                   	// #9
  40b238:	bl	4116e8 <ferror@plt+0xfaf8>
  40b23c:	sub	w8, w19, #0x8
  40b240:	cmp	w19, #0xf
  40b244:	mov	w19, w8
  40b248:	b.gt	40b234 <ferror@plt+0x9644>
  40b24c:	cmp	w8, #0x1
  40b250:	b.ge	40b264 <ferror@plt+0x9674>  // b.tcont
  40b254:	b	40b27c <ferror@plt+0x968c>
  40b258:	mov	w8, w19
  40b25c:	cmp	w8, #0x1
  40b260:	b.lt	40b27c <ferror@plt+0x968c>  // b.tstop
  40b264:	add	w19, w8, #0x1
  40b268:	mov	w0, #0x20                  	// #32
  40b26c:	bl	4116e8 <ferror@plt+0xfaf8>
  40b270:	sub	w19, w19, #0x1
  40b274:	cmp	w19, #0x1
  40b278:	b.gt	40b268 <ferror@plt+0x9678>
  40b27c:	adrp	x0, 423000 <ferror@plt+0x21410>
  40b280:	add	x0, x0, #0x2b1
  40b284:	bl	4116bc <ferror@plt+0xfacc>
  40b288:	ldr	w8, [x27, #3576]
  40b28c:	cmp	w8, #0x1
  40b290:	lsl	w19, w8, #3
  40b294:	b.lt	40b2bc <ferror@plt+0x96cc>  // b.tstop
  40b298:	mov	w0, #0x9                   	// #9
  40b29c:	bl	4116e8 <ferror@plt+0xfaf8>
  40b2a0:	sub	w8, w19, #0x8
  40b2a4:	cmp	w19, #0xf
  40b2a8:	mov	w19, w8
  40b2ac:	b.gt	40b298 <ferror@plt+0x96a8>
  40b2b0:	cmp	w8, #0x1
  40b2b4:	b.ge	40b2c8 <ferror@plt+0x96d8>  // b.tcont
  40b2b8:	b	40b2e0 <ferror@plt+0x96f0>
  40b2bc:	mov	w8, w19
  40b2c0:	cmp	w8, #0x1
  40b2c4:	b.lt	40b2e0 <ferror@plt+0x96f0>  // b.tstop
  40b2c8:	add	w19, w8, #0x1
  40b2cc:	mov	w0, #0x20                  	// #32
  40b2d0:	bl	4116e8 <ferror@plt+0xfaf8>
  40b2d4:	sub	w19, w19, #0x1
  40b2d8:	cmp	w19, #0x1
  40b2dc:	b.gt	40b2cc <ferror@plt+0x96dc>
  40b2e0:	adrp	x0, 42b000 <ferror@plt+0x29410>
  40b2e4:	add	x0, x0, #0x9db
  40b2e8:	bl	4116bc <ferror@plt+0xfacc>
  40b2ec:	ldr	w8, [x27, #3576]
  40b2f0:	ldr	w9, [x28, #2620]
  40b2f4:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  40b2f8:	adrp	x25, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40b2fc:	sub	w8, w8, #0x1
  40b300:	str	w8, [x27, #3576]
  40b304:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40b308:	cbz	w9, 40b4b4 <ferror@plt+0x98c4>
  40b30c:	bl	405f8c <ferror@plt+0x439c>
  40b310:	ldrb	w8, [x21, #3044]
  40b314:	cbz	w8, 40b7d8 <ferror@plt+0x9be8>
  40b318:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x3330>
  40b31c:	ldr	w8, [x22, #560]
  40b320:	ldr	w9, [x26, #3004]
  40b324:	ldr	w10, [x23, #2424]
  40b328:	ldr	w11, [x11, #2620]
  40b32c:	mov	x24, x28
  40b330:	add	w28, w8, #0x1
  40b334:	add	w8, w10, w9
  40b338:	cmp	w11, #0x0
  40b33c:	mov	w9, #0x7ffd                	// #32765
  40b340:	ccmp	w8, w9, #0x0, eq  // eq = none
  40b344:	adrp	x8, 421000 <ferror@plt+0x1f410>
  40b348:	add	x8, x8, #0xae9
  40b34c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40b350:	adrp	x1, 424000 <ferror@plt+0x22410>
  40b354:	csel	x2, x8, x20, gt
  40b358:	add	x0, x0, #0x100
  40b35c:	add	x1, x1, #0x2ad
  40b360:	bl	401d7c <ferror@plt+0x18c>
  40b364:	mov	w0, #0x1                   	// #1
  40b368:	mov	w1, #0x18                  	// #24
  40b36c:	bl	401920 <calloc@plt>
  40b370:	mov	w1, #0xb                   	// #11
  40b374:	mov	x19, x0
  40b378:	bl	417b4c <ferror@plt+0x15f5c>
  40b37c:	ldr	w22, [x26, #3004]
  40b380:	ldr	w8, [x23, #2424]
  40b384:	mov	w9, #0x14                  	// #20
  40b388:	mov	w1, #0x4                   	// #4
  40b38c:	strh	w9, [x19, #2]
  40b390:	add	w8, w22, w8
  40b394:	add	w8, w8, #0x1
  40b398:	lsl	w0, w8, #1
  40b39c:	stp	wzr, w8, [x19, #4]
  40b3a0:	bl	401920 <calloc@plt>
  40b3a4:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x6330>
  40b3a8:	ldr	w8, [x21, #580]
  40b3ac:	add	w9, w22, #0x2
  40b3b0:	mov	x20, x0
  40b3b4:	str	x0, [x19, #16]
  40b3b8:	cmp	w9, w8
  40b3bc:	b.lt	40b3d8 <ferror@plt+0x97e8>  // b.tstop
  40b3c0:	bl	41a04c <ferror@plt+0x1845c>
  40b3c4:	ldr	w22, [x26, #3004]
  40b3c8:	ldr	w8, [x21, #580]
  40b3cc:	add	w9, w22, #0x2
  40b3d0:	cmp	w9, w8
  40b3d4:	b.ge	40b3c0 <ferror@plt+0x97d0>  // b.tcont
  40b3d8:	ldr	w8, [x25, #2484]
  40b3dc:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x5330>
  40b3e0:	ldr	w9, [x21, #2632]
  40b3e4:	add	w8, w8, #0x1
  40b3e8:	cmp	w8, w9
  40b3ec:	b.lt	40b40c <ferror@plt+0x981c>  // b.tstop
  40b3f0:	bl	403654 <ferror@plt+0x1a64>
  40b3f4:	ldr	w8, [x25, #2484]
  40b3f8:	ldr	w9, [x21, #2632]
  40b3fc:	add	w8, w8, #0x1
  40b400:	cmp	w8, w9
  40b404:	b.ge	40b3f0 <ferror@plt+0x9800>  // b.tcont
  40b408:	ldr	w22, [x26, #3004]
  40b40c:	adrp	x27, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40b410:	ldr	x10, [x27, #344]
  40b414:	add	w9, w22, #0x2
  40b418:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x6330>
  40b41c:	str	w9, [x10, w8, sxtw #2]
  40b420:	ldr	x8, [x11, #3904]
  40b424:	ldrsw	x9, [x26, #3004]
  40b428:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40b42c:	add	x9, x8, x9, lsl #2
  40b430:	str	w28, [x9, #4]
  40b434:	ldr	w12, [x23, #2424]
  40b438:	ldr	x9, [x11, #2440]
  40b43c:	ldrsw	x11, [x26, #3004]
  40b440:	add	w12, w12, #0x1
  40b444:	add	x11, x9, x11, lsl #2
  40b448:	str	w12, [x11, #4]
  40b44c:	ldrsw	x11, [x26, #3004]
  40b450:	mov	w12, #0x1                   	// #1
  40b454:	add	x11, x9, x11, lsl #2
  40b458:	str	w12, [x11, #8]
  40b45c:	ldrsw	x11, [x26, #3004]
  40b460:	add	x11, x8, x11, lsl #2
  40b464:	str	wzr, [x11, #8]
  40b468:	ldr	w15, [x25, #2484]
  40b46c:	tbnz	w15, #31, 40b518 <ferror@plt+0x9928>
  40b470:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x3330>
  40b474:	ldr	x11, [x11, #3312]
  40b478:	mov	x12, xzr
  40b47c:	mov	x13, #0xfffffffffffffffe    	// #-2
  40b480:	mov	x28, x24
  40b484:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  40b488:	ldr	w14, [x11], #8
  40b48c:	ldrsw	x15, [x10, x12, lsl #2]
  40b490:	lsl	x15, x15, #2
  40b494:	sub	x15, x15, #0x4
  40b498:	str	x13, [x9, x15]
  40b49c:	str	w14, [x8, x15]
  40b4a0:	ldrsw	x15, [x25, #2484]
  40b4a4:	cmp	x12, x15
  40b4a8:	add	x12, x12, #0x1
  40b4ac:	b.lt	40b488 <ferror@plt+0x9898>  // b.tstop
  40b4b0:	b	40b520 <ferror@plt+0x9930>
  40b4b4:	ldr	w8, [x8, #2420]
  40b4b8:	cbz	w8, 40b6bc <ferror@plt+0x9acc>
  40b4bc:	bl	407a64 <ferror@plt+0x5e74>
  40b4c0:	ldrb	w8, [x21, #3044]
  40b4c4:	cbz	w8, 40b7d8 <ferror@plt+0x9be8>
  40b4c8:	bl	40790c <ferror@plt+0x5d1c>
  40b4cc:	mov	x19, x0
  40b4d0:	bl	4187cc <ferror@plt+0x16bdc>
  40b4d4:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40b4d8:	add	x0, x0, #0x168
  40b4dc:	mov	x1, x19
  40b4e0:	bl	418144 <ferror@plt+0x16554>
  40b4e4:	tbz	w0, #31, 40b500 <ferror@plt+0x9910>
  40b4e8:	adrp	x1, 423000 <ferror@plt+0x21410>
  40b4ec:	add	x1, x1, #0x2c6
  40b4f0:	mov	w2, #0x5                   	// #5
  40b4f4:	mov	x0, xzr
  40b4f8:	bl	401ae0 <dcgettext@plt>
  40b4fc:	bl	4116f4 <ferror@plt+0xfb04>
  40b500:	mov	x0, x19
  40b504:	bl	417b68 <ferror@plt+0x15f78>
  40b508:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  40b50c:	ldr	w8, [x8, #580]
  40b510:	cbnz	w8, 40b798 <ferror@plt+0x9ba8>
  40b514:	b	40b7d8 <ferror@plt+0x9be8>
  40b518:	mov	x28, x24
  40b51c:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  40b520:	ldr	w11, [x26, #3004]
  40b524:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  40b528:	tbnz	w11, #31, 40b5e4 <ferror@plt+0x99f4>
  40b52c:	add	w16, w15, #0x1
  40b530:	ldr	w15, [x23, #2424]
  40b534:	lsl	x17, x11, #1
  40b538:	mov	w13, wzr
  40b53c:	mov	x12, xzr
  40b540:	mov	x14, xzr
  40b544:	sxtw	x16, w16
  40b548:	add	x17, x17, #0x2
  40b54c:	mov	x18, x9
  40b550:	mov	x0, x8
  40b554:	b	40b584 <ferror@plt+0x9994>
  40b558:	str	wzr, [x20, x12, lsl #2]
  40b55c:	ldr	w2, [x0]
  40b560:	orr	x1, x12, #0x1
  40b564:	add	x12, x12, #0x2
  40b568:	add	x14, x14, #0x1
  40b56c:	sub	w13, w13, #0x1
  40b570:	add	x0, x0, #0x4
  40b574:	cmp	x17, x12
  40b578:	add	x18, x18, #0x4
  40b57c:	str	w2, [x20, x1, lsl #2]
  40b580:	b.eq	40b5e8 <ferror@plt+0x99f8>  // b.none
  40b584:	ldr	w2, [x18]
  40b588:	cmn	w2, #0x2
  40b58c:	b.eq	40b558 <ferror@plt+0x9968>  // b.none
  40b590:	cmn	w2, #0x1
  40b594:	b.ne	40b5ac <ferror@plt+0x99bc>  // b.any
  40b598:	str	wzr, [x20, x12, lsl #2]
  40b59c:	ldr	w2, [x10, x16, lsl #2]
  40b5a0:	orr	x1, x12, #0x1
  40b5a4:	sub	w2, w2, w14
  40b5a8:	b	40b564 <ferror@plt+0x9974>
  40b5ac:	add	x1, x12, #0x1
  40b5b0:	cbz	w2, 40b5d8 <ferror@plt+0x99e8>
  40b5b4:	cmp	w2, w15
  40b5b8:	b.gt	40b5d8 <ferror@plt+0x99e8>
  40b5bc:	str	w2, [x20, x12, lsl #2]
  40b5c0:	ldrsw	x2, [x0]
  40b5c4:	ldr	w3, [x18]
  40b5c8:	ldr	w2, [x10, x2, lsl #2]
  40b5cc:	add	w2, w2, w3
  40b5d0:	add	w2, w13, w2
  40b5d4:	b	40b564 <ferror@plt+0x9974>
  40b5d8:	mov	w2, wzr
  40b5dc:	str	wzr, [x20, x12, lsl #2]
  40b5e0:	b	40b564 <ferror@plt+0x9974>
  40b5e4:	mov	w12, wzr
  40b5e8:	add	w10, w11, #0x1
  40b5ec:	sbfiz	x10, x10, #2, #32
  40b5f0:	ldr	w13, [x9, x10]
  40b5f4:	add	w11, w11, #0x2
  40b5f8:	mov	x0, x19
  40b5fc:	str	w13, [x20, w12, uxtw #2]
  40b600:	ldr	w10, [x8, x10]
  40b604:	orr	w13, w12, #0x1
  40b608:	str	w10, [x20, w13, uxtw #2]
  40b60c:	sbfiz	x10, x11, #2, #32
  40b610:	ldr	w9, [x9, x10]
  40b614:	add	w11, w12, #0x2
  40b618:	str	w9, [x20, w11, uxtw #2]
  40b61c:	ldr	w8, [x8, x10]
  40b620:	add	w9, w12, #0x3
  40b624:	str	w8, [x20, w9, uxtw #2]
  40b628:	bl	4187cc <ferror@plt+0x16bdc>
  40b62c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40b630:	add	x0, x0, #0x168
  40b634:	mov	x1, x19
  40b638:	bl	418144 <ferror@plt+0x16554>
  40b63c:	tbz	w0, #31, 40b658 <ferror@plt+0x9a68>
  40b640:	adrp	x1, 423000 <ferror@plt+0x21410>
  40b644:	add	x1, x1, #0x2c6
  40b648:	mov	w2, #0x5                   	// #5
  40b64c:	mov	x0, xzr
  40b650:	bl	401ae0 <dcgettext@plt>
  40b654:	bl	4116f4 <ferror@plt+0xfb04>
  40b658:	mov	x0, x19
  40b65c:	bl	417b68 <ferror@plt+0x15f78>
  40b660:	mov	w0, #0x1                   	// #1
  40b664:	mov	w1, #0x18                  	// #24
  40b668:	bl	401920 <calloc@plt>
  40b66c:	mov	w1, #0xa                   	// #10
  40b670:	mov	x19, x0
  40b674:	bl	417b4c <ferror@plt+0x15f5c>
  40b678:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40b67c:	ldrsw	x21, [x8, #1332]
  40b680:	mov	w8, #0xc                   	// #12
  40b684:	mov	w1, #0x4                   	// #4
  40b688:	strh	w8, [x19, #2]
  40b68c:	lsl	x20, x21, #1
  40b690:	orr	w0, w20, #0x1
  40b694:	stp	wzr, w0, [x19, #4]
  40b698:	bl	401920 <calloc@plt>
  40b69c:	str	x0, [x19, #16]
  40b6a0:	tbnz	w21, #31, 40b72c <ferror@plt+0x9b3c>
  40b6a4:	ldr	x8, [x27, #344]
  40b6a8:	bic	x9, x20, x20, asr #63
  40b6ac:	cmp	x9, #0x8
  40b6b0:	b.cs	40b6c4 <ferror@plt+0x9ad4>  // b.hs, b.nlast
  40b6b4:	mov	x9, xzr
  40b6b8:	b	40b714 <ferror@plt+0x9b24>
  40b6bc:	bl	409a18 <ferror@plt+0x7e28>
  40b6c0:	b	40b7d8 <ferror@plt+0x9be8>
  40b6c4:	lsl	x10, x9, #2
  40b6c8:	orr	x10, x10, #0x4
  40b6cc:	add	x11, x8, x10
  40b6d0:	cmp	x0, x11
  40b6d4:	b.cs	40b6ec <ferror@plt+0x9afc>  // b.hs, b.nlast
  40b6d8:	add	x10, x0, x10
  40b6dc:	cmp	x10, x8
  40b6e0:	b.ls	40b6ec <ferror@plt+0x9afc>  // b.plast
  40b6e4:	mov	x9, xzr
  40b6e8:	b	40b714 <ferror@plt+0x9b24>
  40b6ec:	and	x9, x9, #0x7ffffffffffffff8
  40b6f0:	add	x10, x8, #0x10
  40b6f4:	add	x11, x0, #0x10
  40b6f8:	mov	x12, x9
  40b6fc:	ldp	q0, q1, [x10, #-16]
  40b700:	add	x10, x10, #0x20
  40b704:	subs	x12, x12, #0x8
  40b708:	stp	q0, q1, [x11, #-16]
  40b70c:	add	x11, x11, #0x20
  40b710:	b.ne	40b6fc <ferror@plt+0x9b0c>  // b.any
  40b714:	lsl	x10, x9, #2
  40b718:	ldr	w11, [x8, x10]
  40b71c:	cmp	x9, x20
  40b720:	add	x9, x9, #0x1
  40b724:	str	w11, [x0, x10]
  40b728:	b.lt	40b714 <ferror@plt+0x9b24>  // b.tstop
  40b72c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40b730:	adrp	x1, 424000 <ferror@plt+0x22410>
  40b734:	adrp	x2, 423000 <ferror@plt+0x21410>
  40b738:	add	x0, x0, #0x100
  40b73c:	add	x1, x1, #0x2e9
  40b740:	add	x2, x2, #0x3a4
  40b744:	bl	401d7c <ferror@plt+0x18c>
  40b748:	mov	x0, x19
  40b74c:	bl	4187cc <ferror@plt+0x16bdc>
  40b750:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40b754:	add	x0, x0, #0x168
  40b758:	mov	x1, x19
  40b75c:	bl	418144 <ferror@plt+0x16554>
  40b760:	tbz	w0, #31, 40b77c <ferror@plt+0x9b8c>
  40b764:	adrp	x1, 423000 <ferror@plt+0x21410>
  40b768:	add	x1, x1, #0x2db
  40b76c:	mov	w2, #0x5                   	// #5
  40b770:	mov	x0, xzr
  40b774:	bl	401ae0 <dcgettext@plt>
  40b778:	bl	4116f4 <ferror@plt+0xfb04>
  40b77c:	mov	x0, x19
  40b780:	bl	417b68 <ferror@plt+0x15f78>
  40b784:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  40b788:	ldr	w8, [x8, #580]
  40b78c:	adrp	x27, 45c000 <ferror@plt+0x5a410>
  40b790:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  40b794:	cbz	w8, 40b7d8 <ferror@plt+0x9be8>
  40b798:	bl	40a8d8 <ferror@plt+0x8ce8>
  40b79c:	mov	x19, x0
  40b7a0:	bl	4187cc <ferror@plt+0x16bdc>
  40b7a4:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40b7a8:	add	x0, x0, #0x168
  40b7ac:	mov	x1, x19
  40b7b0:	bl	418144 <ferror@plt+0x16554>
  40b7b4:	tbz	w0, #31, 40b7d0 <ferror@plt+0x9be0>
  40b7b8:	adrp	x1, 422000 <ferror@plt+0x20410>
  40b7bc:	add	x1, x1, #0xe1b
  40b7c0:	mov	w2, #0x5                   	// #5
  40b7c4:	mov	x0, xzr
  40b7c8:	bl	401ae0 <dcgettext@plt>
  40b7cc:	bl	4116f4 <ferror@plt+0xfb04>
  40b7d0:	mov	x0, x19
  40b7d4:	bl	417b68 <ferror@plt+0x15f78>
  40b7d8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40b7dc:	ldr	w8, [x8, #2504]
  40b7e0:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x3330>
  40b7e4:	cbz	w8, 40b9f0 <ferror@plt+0x9e00>
  40b7e8:	adrp	x0, 423000 <ferror@plt+0x21410>
  40b7ec:	add	x0, x0, #0xd15
  40b7f0:	bl	4116bc <ferror@plt+0xfacc>
  40b7f4:	adrp	x0, 424000 <ferror@plt+0x22410>
  40b7f8:	add	x0, x0, #0x331
  40b7fc:	bl	4116bc <ferror@plt+0xfacc>
  40b800:	adrp	x19, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40b804:	ldrb	w8, [x19, #2432]
  40b808:	ldr	w9, [x22, #560]
  40b80c:	adrp	x10, 424000 <ferror@plt+0x22410>
  40b810:	add	x10, x10, #0x208
  40b814:	cmp	w8, #0x0
  40b818:	adrp	x8, 424000 <ferror@plt+0x22410>
  40b81c:	add	x8, x8, #0x1d9
  40b820:	adrp	x1, 424000 <ferror@plt+0x22410>
  40b824:	csel	x0, x10, x8, eq  // eq = none
  40b828:	add	w2, w9, #0x1
  40b82c:	add	x1, x1, #0x368
  40b830:	bl	411ce8 <ferror@plt+0x100f8>
  40b834:	ldrb	w8, [x19, #2432]
  40b838:	cbz	w8, 40b8ec <ferror@plt+0x9cfc>
  40b83c:	ldr	w8, [x22, #560]
  40b840:	mov	x28, x27
  40b844:	cmp	w8, #0x1
  40b848:	b.lt	40b8c8 <ferror@plt+0x9cd8>  // b.tstop
  40b84c:	mov	w24, #0xcccd                	// #52429
  40b850:	adrp	x19, 424000 <ferror@plt+0x22410>
  40b854:	adrp	x20, 424000 <ferror@plt+0x22410>
  40b858:	mov	x22, xzr
  40b85c:	mov	w23, #0x1                   	// #1
  40b860:	movk	w24, #0xcccc, lsl #16
  40b864:	mov	w21, #0x14                  	// #20
  40b868:	adrp	x26, 462000 <stdin@@GLIBC_2.17+0x5330>
  40b86c:	add	x19, x19, #0x37e
  40b870:	add	x20, x20, #0x383
  40b874:	b	40b890 <ferror@plt+0x9ca0>
  40b878:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  40b87c:	ldrsw	x8, [x8, #560]
  40b880:	add	x22, x22, #0x1
  40b884:	add	w23, w23, #0x1
  40b888:	cmp	x22, x8
  40b88c:	b.ge	40b8c8 <ferror@plt+0x9cd8>  // b.tcont
  40b890:	ldr	x8, [x26, #2640]
  40b894:	umull	x9, w23, w24
  40b898:	mov	x0, x19
  40b89c:	add	x8, x8, x22
  40b8a0:	ldrb	w1, [x8, #1]
  40b8a4:	lsr	x8, x9, #36
  40b8a8:	mul	w8, w8, w21
  40b8ac:	add	w27, w8, #0x12
  40b8b0:	bl	4119fc <ferror@plt+0xfe0c>
  40b8b4:	cmp	w27, w22
  40b8b8:	b.ne	40b878 <ferror@plt+0x9c88>  // b.any
  40b8bc:	mov	x0, x20
  40b8c0:	bl	4119f0 <ferror@plt+0xfe00>
  40b8c4:	b	40b878 <ferror@plt+0x9c88>
  40b8c8:	adrp	x0, 422000 <ferror@plt+0x20410>
  40b8cc:	add	x0, x0, #0x19c
  40b8d0:	bl	4119f0 <ferror@plt+0xfe00>
  40b8d4:	mov	x27, x28
  40b8d8:	adrp	x28, 463000 <stdin@@GLIBC_2.17+0x6330>
  40b8dc:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  40b8e0:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  40b8e4:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x3330>
  40b8e8:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  40b8ec:	adrp	x0, 428000 <ferror@plt+0x26410>
  40b8f0:	add	x0, x0, #0xf9c
  40b8f4:	bl	4116bc <ferror@plt+0xfacc>
  40b8f8:	ldrb	w8, [x21, #3044]
  40b8fc:	cbz	w8, 40b9f0 <ferror@plt+0x9e00>
  40b900:	mov	w0, #0x1                   	// #1
  40b904:	mov	w1, #0x18                  	// #24
  40b908:	mov	w20, #0x1                   	// #1
  40b90c:	bl	401920 <calloc@plt>
  40b910:	mov	w1, #0x9                   	// #9
  40b914:	mov	x19, x0
  40b918:	bl	417b4c <ferror@plt+0x15f5c>
  40b91c:	ldr	w21, [x22, #560]
  40b920:	strh	w20, [x19, #2]
  40b924:	mov	w1, #0x1                   	// #1
  40b928:	add	w20, w21, #0x1
  40b92c:	mov	x0, x20
  40b930:	str	w20, [x19, #8]
  40b934:	bl	401920 <calloc@plt>
  40b938:	cmp	w21, #0x1
  40b93c:	str	x0, [x19, #16]
  40b940:	b.lt	40b998 <ferror@plt+0x9da8>  // b.tstop
  40b944:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  40b948:	ldr	x8, [x8, #2640]
  40b94c:	sub	x9, x20, #0x1
  40b950:	cmp	x9, #0x20
  40b954:	b.cc	40b978 <ferror@plt+0x9d88>  // b.lo, b.ul, b.last
  40b958:	add	x10, x0, #0x1
  40b95c:	add	x11, x8, x20
  40b960:	cmp	x10, x11
  40b964:	b.cs	40c154 <ferror@plt+0xa564>  // b.hs, b.nlast
  40b968:	add	x10, x0, x20
  40b96c:	add	x11, x8, #0x1
  40b970:	cmp	x11, x10
  40b974:	b.cs	40c154 <ferror@plt+0xa564>  // b.hs, b.nlast
  40b978:	mov	w10, #0x1                   	// #1
  40b97c:	sub	x9, x20, x10
  40b980:	add	x11, x0, x10
  40b984:	add	x8, x8, x10
  40b988:	ldrb	w10, [x8], #1
  40b98c:	subs	x9, x9, #0x1
  40b990:	strb	w10, [x11], #1
  40b994:	b.ne	40b988 <ferror@plt+0x9d98>  // b.any
  40b998:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40b99c:	adrp	x1, 424000 <ferror@plt+0x22410>
  40b9a0:	adrp	x2, 421000 <ferror@plt+0x1f410>
  40b9a4:	add	x0, x0, #0x100
  40b9a8:	add	x1, x1, #0x389
  40b9ac:	add	x2, x2, #0xae9
  40b9b0:	bl	401d7c <ferror@plt+0x18c>
  40b9b4:	mov	x0, x19
  40b9b8:	bl	4187cc <ferror@plt+0x16bdc>
  40b9bc:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40b9c0:	add	x0, x0, #0x168
  40b9c4:	mov	x1, x19
  40b9c8:	bl	418144 <ferror@plt+0x16554>
  40b9cc:	tbz	w0, #31, 40b9e8 <ferror@plt+0x9df8>
  40b9d0:	adrp	x1, 423000 <ferror@plt+0x21410>
  40b9d4:	add	x1, x1, #0x2f2
  40b9d8:	mov	w2, #0x5                   	// #5
  40b9dc:	mov	x0, xzr
  40b9e0:	bl	401ae0 <dcgettext@plt>
  40b9e4:	bl	4116f4 <ferror@plt+0xfb04>
  40b9e8:	mov	x0, x19
  40b9ec:	bl	417b68 <ferror@plt+0x15f78>
  40b9f0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40b9f4:	ldr	w8, [x8, #3084]
  40b9f8:	adrp	x26, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40b9fc:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  40ba00:	cmp	w8, #0x1
  40ba04:	b.lt	40baec <ferror@plt+0x9efc>  // b.tstop
  40ba08:	ldr	w8, [x26, #2744]
  40ba0c:	cbnz	w8, 40baec <ferror@plt+0x9efc>
  40ba10:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  40ba14:	ldr	w8, [x21, #3024]
  40ba18:	ldr	w9, [x9, #1316]
  40ba1c:	orr	w8, w9, w8
  40ba20:	cbnz	w8, 40baec <ferror@plt+0x9efc>
  40ba24:	ldr	w8, [x27, #3576]
  40ba28:	cmp	w8, #0x1
  40ba2c:	lsl	w19, w8, #3
  40ba30:	b.lt	40ba58 <ferror@plt+0x9e68>  // b.tstop
  40ba34:	mov	w0, #0x9                   	// #9
  40ba38:	bl	4116e8 <ferror@plt+0xfaf8>
  40ba3c:	sub	w8, w19, #0x8
  40ba40:	cmp	w19, #0xf
  40ba44:	mov	w19, w8
  40ba48:	b.gt	40ba34 <ferror@plt+0x9e44>
  40ba4c:	cmp	w8, #0x1
  40ba50:	b.ge	40ba64 <ferror@plt+0x9e74>  // b.tcont
  40ba54:	b	40ba7c <ferror@plt+0x9e8c>
  40ba58:	mov	w8, w19
  40ba5c:	cmp	w8, #0x1
  40ba60:	b.lt	40ba7c <ferror@plt+0x9e8c>  // b.tstop
  40ba64:	add	w19, w8, #0x1
  40ba68:	mov	w0, #0x20                  	// #32
  40ba6c:	bl	4116e8 <ferror@plt+0xfaf8>
  40ba70:	sub	w19, w19, #0x1
  40ba74:	cmp	w19, #0x1
  40ba78:	b.gt	40ba68 <ferror@plt+0x9e78>
  40ba7c:	adrp	x0, 423000 <ferror@plt+0x21410>
  40ba80:	add	x0, x0, #0x309
  40ba84:	bl	4116bc <ferror@plt+0xfacc>
  40ba88:	ldr	w8, [x27, #3576]
  40ba8c:	cmp	w8, #0x1
  40ba90:	lsl	w19, w8, #3
  40ba94:	b.lt	40babc <ferror@plt+0x9ecc>  // b.tstop
  40ba98:	mov	w0, #0x9                   	// #9
  40ba9c:	bl	4116e8 <ferror@plt+0xfaf8>
  40baa0:	sub	w8, w19, #0x8
  40baa4:	cmp	w19, #0xf
  40baa8:	mov	w19, w8
  40baac:	b.gt	40ba98 <ferror@plt+0x9ea8>
  40bab0:	cmp	w8, #0x1
  40bab4:	b.ge	40bac8 <ferror@plt+0x9ed8>  // b.tcont
  40bab8:	b	40bae0 <ferror@plt+0x9ef0>
  40babc:	mov	w8, w19
  40bac0:	cmp	w8, #0x1
  40bac4:	b.lt	40bae0 <ferror@plt+0x9ef0>  // b.tstop
  40bac8:	add	w19, w8, #0x1
  40bacc:	mov	w0, #0x20                  	// #32
  40bad0:	bl	4116e8 <ferror@plt+0xfaf8>
  40bad4:	sub	w19, w19, #0x1
  40bad8:	cmp	w19, #0x1
  40badc:	b.gt	40bacc <ferror@plt+0x9edc>
  40bae0:	adrp	x0, 423000 <ferror@plt+0x21410>
  40bae4:	add	x0, x0, #0x337
  40bae8:	bl	4116bc <ferror@plt+0xfacc>
  40baec:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40baf0:	ldr	x8, [x8, #2496]
  40baf4:	cbz	x8, 40bc84 <ferror@plt+0xa094>
  40baf8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40bafc:	ldrb	w8, [x8, #2432]
  40bb00:	ldr	w10, [x25, #2484]
  40bb04:	adrp	x9, 424000 <ferror@plt+0x22410>
  40bb08:	adrp	x11, 424000 <ferror@plt+0x22410>
  40bb0c:	add	x9, x9, #0x3d5
  40bb10:	add	x11, x11, #0x405
  40bb14:	cmp	w8, #0x0
  40bb18:	adrp	x1, 423000 <ferror@plt+0x21410>
  40bb1c:	adrp	x19, 423000 <ferror@plt+0x21410>
  40bb20:	csel	x0, x11, x9, eq  // eq = none
  40bb24:	add	w2, w10, #0x1
  40bb28:	add	x1, x1, #0x35d
  40bb2c:	add	x19, x19, #0x3a4
  40bb30:	bl	411ce8 <ferror@plt+0x100f8>
  40bb34:	ldr	w8, [x28, #2620]
  40bb38:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40bb3c:	adrp	x1, 423000 <ferror@plt+0x21410>
  40bb40:	add	x0, x0, #0x100
  40bb44:	cmp	w8, #0x0
  40bb48:	adrp	x8, 421000 <ferror@plt+0x1f410>
  40bb4c:	add	x8, x8, #0xae9
  40bb50:	csel	x2, x8, x19, eq  // eq = none
  40bb54:	add	x1, x1, #0x36a
  40bb58:	bl	401d7c <ferror@plt+0x18c>
  40bb5c:	mov	w0, #0x1                   	// #1
  40bb60:	mov	w1, #0x18                  	// #24
  40bb64:	bl	401920 <calloc@plt>
  40bb68:	mov	w1, #0x7                   	// #7
  40bb6c:	mov	x19, x0
  40bb70:	bl	417b4c <ferror@plt+0x15f5c>
  40bb74:	ldr	w26, [x28, #2620]
  40bb78:	cbz	w26, 40bb88 <ferror@plt+0x9f98>
  40bb7c:	ldrh	w8, [x19, #2]
  40bb80:	orr	w8, w8, #0x8
  40bb84:	strh	w8, [x19, #2]
  40bb88:	ldr	w21, [x25, #2484]
  40bb8c:	mov	w1, #0x4                   	// #4
  40bb90:	add	w0, w21, #0x1
  40bb94:	str	w0, [x19, #8]
  40bb98:	bl	401920 <calloc@plt>
  40bb9c:	cmp	w21, #0x1
  40bba0:	str	x0, [x19, #16]
  40bba4:	b.lt	40bc20 <ferror@plt+0xa030>  // b.tstop
  40bba8:	adrp	x23, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40bbac:	adrp	x24, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40bbb0:	adrp	x21, 422000 <ferror@plt+0x20410>
  40bbb4:	mov	x20, x0
  40bbb8:	mov	w22, #0x1                   	// #1
  40bbbc:	add	x23, x23, #0x9c0
  40bbc0:	add	x24, x24, #0x158
  40bbc4:	add	x21, x21, #0x21e
  40bbc8:	cbnz	w26, 40bbdc <ferror@plt+0x9fec>
  40bbcc:	b	40bbf4 <ferror@plt+0xa004>
  40bbd0:	ldr	w26, [x28, #2620]
  40bbd4:	add	x22, x22, #0x1
  40bbd8:	cbz	w26, 40bbf4 <ferror@plt+0xa004>
  40bbdc:	ldr	x8, [x24]
  40bbe0:	mov	x0, x21
  40bbe4:	ldr	w1, [x8, x22, lsl #2]
  40bbe8:	bl	4119fc <ferror@plt+0xfe0c>
  40bbec:	mov	x8, x24
  40bbf0:	b	40bc04 <ferror@plt+0xa014>
  40bbf4:	ldr	x8, [x23]
  40bbf8:	ldr	w0, [x8, x22, lsl #2]
  40bbfc:	bl	411a14 <ferror@plt+0xfe24>
  40bc00:	mov	x8, x23
  40bc04:	ldr	x8, [x8]
  40bc08:	lsl	x9, x22, #2
  40bc0c:	ldrsw	x10, [x25, #2484]
  40bc10:	ldr	w8, [x8, x9]
  40bc14:	cmp	x22, x10
  40bc18:	str	w8, [x20, x9]
  40bc1c:	b.lt	40bbd0 <ferror@plt+0x9fe0>  // b.tstop
  40bc20:	bl	4115b4 <ferror@plt+0xf9c4>
  40bc24:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40bc28:	ldrb	w8, [x8, #3044]
  40bc2c:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  40bc30:	cbz	w8, 40bc68 <ferror@plt+0xa078>
  40bc34:	mov	x0, x19
  40bc38:	bl	4187cc <ferror@plt+0x16bdc>
  40bc3c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40bc40:	add	x0, x0, #0x168
  40bc44:	mov	x1, x19
  40bc48:	bl	418144 <ferror@plt+0x16554>
  40bc4c:	tbz	w0, #31, 40bc68 <ferror@plt+0xa078>
  40bc50:	adrp	x1, 423000 <ferror@plt+0x21410>
  40bc54:	add	x1, x1, #0x3ba
  40bc58:	mov	w2, #0x5                   	// #5
  40bc5c:	mov	x0, xzr
  40bc60:	bl	401ae0 <dcgettext@plt>
  40bc64:	bl	4116f4 <ferror@plt+0xfb04>
  40bc68:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  40bc6c:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  40bc70:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x3330>
  40bc74:	adrp	x26, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40bc78:	cbz	x19, 40bc84 <ferror@plt+0xa094>
  40bc7c:	mov	x0, x19
  40bc80:	bl	417b68 <ferror@plt+0x15f78>
  40bc84:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  40bc88:	ldr	w8, [x21, #3024]
  40bc8c:	ldr	w9, [x9, #1316]
  40bc90:	adrp	x20, 461000 <stdin@@GLIBC_2.17+0x4330>
  40bc94:	adrp	x25, 461000 <stdin@@GLIBC_2.17+0x4330>
  40bc98:	orr	w8, w9, w8
  40bc9c:	cbnz	w8, 40bd98 <ferror@plt+0xa1a8>
  40bca0:	ldr	w8, [x27, #3576]
  40bca4:	cmp	w8, #0x1
  40bca8:	lsl	w19, w8, #3
  40bcac:	b.lt	40bcd4 <ferror@plt+0xa0e4>  // b.tstop
  40bcb0:	mov	w0, #0x9                   	// #9
  40bcb4:	bl	4116e8 <ferror@plt+0xfaf8>
  40bcb8:	sub	w8, w19, #0x8
  40bcbc:	cmp	w19, #0xf
  40bcc0:	mov	w19, w8
  40bcc4:	b.gt	40bcb0 <ferror@plt+0xa0c0>
  40bcc8:	cmp	w8, #0x1
  40bccc:	b.ge	40bce0 <ferror@plt+0xa0f0>  // b.tcont
  40bcd0:	b	40bcf8 <ferror@plt+0xa108>
  40bcd4:	mov	w8, w19
  40bcd8:	cmp	w8, #0x1
  40bcdc:	b.lt	40bcf8 <ferror@plt+0xa108>  // b.tstop
  40bce0:	add	w19, w8, #0x1
  40bce4:	mov	w0, #0x20                  	// #32
  40bce8:	bl	4116e8 <ferror@plt+0xfaf8>
  40bcec:	sub	w19, w19, #0x1
  40bcf0:	cmp	w19, #0x1
  40bcf4:	b.gt	40bce4 <ferror@plt+0xa0f4>
  40bcf8:	adrp	x0, 423000 <ferror@plt+0x21410>
  40bcfc:	add	x0, x0, #0x3d9
  40bd00:	bl	4116bc <ferror@plt+0xfacc>
  40bd04:	ldr	w8, [x20, #1292]
  40bd08:	ldr	w9, [x27, #3576]
  40bd0c:	adrp	x10, 42a000 <ferror@plt+0x28410>
  40bd10:	add	x10, x10, #0xd06
  40bd14:	cmp	w8, #0x0
  40bd18:	adrp	x8, 438000 <ferror@plt+0x36410>
  40bd1c:	add	x8, x8, #0xc58
  40bd20:	csel	x19, x8, x10, eq  // eq = none
  40bd24:	cmp	w9, #0x1
  40bd28:	lsl	w20, w9, #3
  40bd2c:	b.lt	40bd54 <ferror@plt+0xa164>  // b.tstop
  40bd30:	mov	w0, #0x9                   	// #9
  40bd34:	bl	4116e8 <ferror@plt+0xfaf8>
  40bd38:	sub	w8, w20, #0x8
  40bd3c:	cmp	w20, #0xf
  40bd40:	mov	w20, w8
  40bd44:	b.gt	40bd30 <ferror@plt+0xa140>
  40bd48:	cmp	w8, #0x1
  40bd4c:	b.ge	40bd60 <ferror@plt+0xa170>  // b.tcont
  40bd50:	b	40bd78 <ferror@plt+0xa188>
  40bd54:	mov	w8, w20
  40bd58:	cmp	w8, #0x1
  40bd5c:	b.lt	40bd78 <ferror@plt+0xa188>  // b.tstop
  40bd60:	add	w20, w8, #0x1
  40bd64:	mov	w0, #0x20                  	// #32
  40bd68:	bl	4116e8 <ferror@plt+0xfaf8>
  40bd6c:	sub	w20, w20, #0x1
  40bd70:	cmp	w20, #0x1
  40bd74:	b.gt	40bd64 <ferror@plt+0xa174>
  40bd78:	adrp	x0, 423000 <ferror@plt+0x21410>
  40bd7c:	add	x0, x0, #0x3f3
  40bd80:	mov	x1, x19
  40bd84:	bl	411cb0 <ferror@plt+0x100c0>
  40bd88:	adrp	x0, 43c000 <ferror@plt+0x3a410>
  40bd8c:	add	x0, x0, #0x42b
  40bd90:	bl	4116bc <ferror@plt+0xfacc>
  40bd94:	adrp	x20, 461000 <stdin@@GLIBC_2.17+0x4330>
  40bd98:	ldr	w8, [x20, #1292]
  40bd9c:	cbz	w8, 40be28 <ferror@plt+0xa238>
  40bda0:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40bda4:	ldrb	w9, [x9, #2432]
  40bda8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40bdac:	ldr	w8, [x8, #2620]
  40bdb0:	adrp	x10, 424000 <ferror@plt+0x22410>
  40bdb4:	adrp	x11, 424000 <ferror@plt+0x22410>
  40bdb8:	ldr	w2, [x22, #560]
  40bdbc:	cmp	w9, #0x0
  40bdc0:	adrp	x9, 424000 <ferror@plt+0x22410>
  40bdc4:	adrp	x12, 424000 <ferror@plt+0x22410>
  40bdc8:	add	x10, x10, #0x22d
  40bdcc:	add	x11, x11, #0x25c
  40bdd0:	add	x9, x9, #0x1d9
  40bdd4:	add	x12, x12, #0x208
  40bdd8:	csel	x9, x12, x9, eq  // eq = none
  40bddc:	csel	x10, x11, x10, eq  // eq = none
  40bde0:	cmp	w8, #0x0
  40bde4:	adrp	x1, 423000 <ferror@plt+0x21410>
  40bde8:	csel	x0, x10, x9, eq  // eq = none
  40bdec:	add	x1, x1, #0x40c
  40bdf0:	bl	411ce8 <ferror@plt+0x100f8>
  40bdf4:	ldr	w8, [x22, #560]
  40bdf8:	cmp	w8, #0x2
  40bdfc:	b.lt	40be24 <ferror@plt+0xa234>  // b.tstop
  40be00:	mov	w19, #0x1                   	// #1
  40be04:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x5330>
  40be08:	ldr	x8, [x20, #600]
  40be0c:	ldr	w0, [x8, x19, lsl #2]
  40be10:	bl	411a14 <ferror@plt+0xfe24>
  40be14:	ldrsw	x8, [x22, #560]
  40be18:	add	x19, x19, #0x1
  40be1c:	cmp	x19, x8
  40be20:	b.lt	40be08 <ferror@plt+0xa218>  // b.tstop
  40be24:	bl	4115b4 <ferror@plt+0xf9c4>
  40be28:	ldr	w8, [x26, #2744]
  40be2c:	cbz	w8, 40bf58 <ferror@plt+0xa368>
  40be30:	adrp	x0, 422000 <ferror@plt+0x20410>
  40be34:	add	x0, x0, #0x302
  40be38:	bl	4116bc <ferror@plt+0xfacc>
  40be3c:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  40be40:	ldr	w8, [x21, #3024]
  40be44:	ldr	w9, [x9, #1316]
  40be48:	orr	w8, w9, w8
  40be4c:	cbnz	w8, 40be74 <ferror@plt+0xa284>
  40be50:	adrp	x0, 423000 <ferror@plt+0x21410>
  40be54:	add	x0, x0, #0x41c
  40be58:	bl	4116bc <ferror@plt+0xfacc>
  40be5c:	adrp	x0, 423000 <ferror@plt+0x21410>
  40be60:	add	x0, x0, #0x453
  40be64:	bl	4116bc <ferror@plt+0xfacc>
  40be68:	adrp	x0, 423000 <ferror@plt+0x21410>
  40be6c:	add	x0, x0, #0x46f
  40be70:	bl	4116bc <ferror@plt+0xfacc>
  40be74:	adrp	x19, 461000 <stdin@@GLIBC_2.17+0x4330>
  40be78:	ldr	w8, [x19, #2364]
  40be7c:	cbz	w8, 40bed8 <ferror@plt+0xa2e8>
  40be80:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  40be84:	ldr	w8, [x21, #3024]
  40be88:	ldr	w9, [x9, #1316]
  40be8c:	orr	w8, w9, w8
  40be90:	cbnz	w8, 40beb8 <ferror@plt+0xa2c8>
  40be94:	adrp	x0, 423000 <ferror@plt+0x21410>
  40be98:	add	x0, x0, #0x481
  40be9c:	bl	4116bc <ferror@plt+0xfacc>
  40bea0:	adrp	x0, 423000 <ferror@plt+0x21410>
  40bea4:	add	x0, x0, #0x4ac
  40bea8:	bl	4116bc <ferror@plt+0xfacc>
  40beac:	adrp	x0, 423000 <ferror@plt+0x21410>
  40beb0:	add	x0, x0, #0x4c3
  40beb4:	bl	4116bc <ferror@plt+0xfacc>
  40beb8:	adrp	x0, 423000 <ferror@plt+0x21410>
  40bebc:	add	x0, x0, #0x4de
  40bec0:	mov	w1, #0x2000                	// #8192
  40bec4:	bl	411c98 <ferror@plt+0x100a8>
  40bec8:	adrp	x0, 423000 <ferror@plt+0x21410>
  40becc:	add	x0, x0, #0x4fd
  40bed0:	mov	w1, #0x4000                	// #16384
  40bed4:	bl	411c98 <ferror@plt+0x100a8>
  40bed8:	adrp	x0, 423000 <ferror@plt+0x21410>
  40bedc:	add	x0, x0, #0x521
  40bee0:	bl	4116bc <ferror@plt+0xfacc>
  40bee4:	adrp	x0, 423000 <ferror@plt+0x21410>
  40bee8:	add	x0, x0, #0xb92
  40beec:	bl	4116bc <ferror@plt+0xfacc>
  40bef0:	adrp	x0, 423000 <ferror@plt+0x21410>
  40bef4:	add	x0, x0, #0x532
  40bef8:	bl	4116bc <ferror@plt+0xfacc>
  40befc:	adrp	x0, 423000 <ferror@plt+0x21410>
  40bf00:	add	x0, x0, #0x579
  40bf04:	bl	4116bc <ferror@plt+0xfacc>
  40bf08:	ldr	w8, [x19, #2364]
  40bf0c:	cbz	w8, 40bf34 <ferror@plt+0xa344>
  40bf10:	adrp	x0, 423000 <ferror@plt+0x21410>
  40bf14:	add	x0, x0, #0x5bd
  40bf18:	bl	4116bc <ferror@plt+0xfacc>
  40bf1c:	adrp	x0, 423000 <ferror@plt+0x21410>
  40bf20:	add	x0, x0, #0x602
  40bf24:	bl	4116bc <ferror@plt+0xfacc>
  40bf28:	adrp	x0, 423000 <ferror@plt+0x21410>
  40bf2c:	add	x0, x0, #0x648
  40bf30:	bl	4116bc <ferror@plt+0xfacc>
  40bf34:	adrp	x19, 424000 <ferror@plt+0x22410>
  40bf38:	adrp	x20, 431000 <ferror@plt+0x2f410>
  40bf3c:	adrp	x21, 423000 <ferror@plt+0x21410>
  40bf40:	adrp	x0, 423000 <ferror@plt+0x21410>
  40bf44:	add	x19, x19, #0xe77
  40bf48:	add	x20, x20, #0x15e
  40bf4c:	add	x21, x21, #0x69d
  40bf50:	add	x0, x0, #0x68c
  40bf54:	b	40bf78 <ferror@plt+0xa388>
  40bf58:	adrp	x19, 423000 <ferror@plt+0x21410>
  40bf5c:	adrp	x20, 431000 <ferror@plt+0x2f410>
  40bf60:	adrp	x21, 423000 <ferror@plt+0x21410>
  40bf64:	adrp	x0, 423000 <ferror@plt+0x21410>
  40bf68:	add	x19, x19, #0x711
  40bf6c:	add	x20, x20, #0xe2
  40bf70:	add	x21, x21, #0x6e8
  40bf74:	add	x0, x0, #0x6af
  40bf78:	bl	4116bc <ferror@plt+0xfacc>
  40bf7c:	mov	x0, x21
  40bf80:	bl	4116bc <ferror@plt+0xfacc>
  40bf84:	mov	x0, x20
  40bf88:	bl	4116bc <ferror@plt+0xfacc>
  40bf8c:	mov	x0, x19
  40bf90:	bl	4116bc <ferror@plt+0xfacc>
  40bf94:	ldr	w8, [x24, #3916]
  40bf98:	cbz	w8, 40bfb4 <ferror@plt+0xa3c4>
  40bf9c:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  40bfa0:	ldr	w8, [x21, #3024]
  40bfa4:	cbz	w8, 40bfe8 <ferror@plt+0xa3f8>
  40bfa8:	ldr	w8, [x23, #2592]
  40bfac:	cbnz	w8, 40c2cc <ferror@plt+0xa6dc>
  40bfb0:	b	40c300 <ferror@plt+0xa710>
  40bfb4:	ldr	w8, [x27, #3576]
  40bfb8:	cmp	w8, #0x1
  40bfbc:	lsl	w19, w8, #3
  40bfc0:	b.lt	40c030 <ferror@plt+0xa440>  // b.tstop
  40bfc4:	mov	w0, #0x9                   	// #9
  40bfc8:	bl	4116e8 <ferror@plt+0xfaf8>
  40bfcc:	sub	w8, w19, #0x8
  40bfd0:	cmp	w19, #0xf
  40bfd4:	mov	w19, w8
  40bfd8:	b.gt	40bfc4 <ferror@plt+0xa3d4>
  40bfdc:	cmp	w8, #0x1
  40bfe0:	b.ge	40c03c <ferror@plt+0xa44c>  // b.tcont
  40bfe4:	b	40c054 <ferror@plt+0xa464>
  40bfe8:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40bfec:	ldr	w9, [x23, #2592]
  40bff0:	ldr	w8, [x8, #1316]
  40bff4:	cbz	w9, 40c124 <ferror@plt+0xa534>
  40bff8:	cbnz	w8, 40c2cc <ferror@plt+0xa6dc>
  40bffc:	ldr	w8, [x27, #3576]
  40c000:	cmp	w8, #0x1
  40c004:	lsl	w19, w8, #3
  40c008:	b.lt	40c18c <ferror@plt+0xa59c>  // b.tstop
  40c00c:	mov	w0, #0x9                   	// #9
  40c010:	bl	4116e8 <ferror@plt+0xfaf8>
  40c014:	sub	w8, w19, #0x8
  40c018:	cmp	w19, #0xf
  40c01c:	mov	w19, w8
  40c020:	b.gt	40c00c <ferror@plt+0xa41c>
  40c024:	cmp	w8, #0x1
  40c028:	b.ge	40c198 <ferror@plt+0xa5a8>  // b.tcont
  40c02c:	b	40c1b0 <ferror@plt+0xa5c0>
  40c030:	mov	w8, w19
  40c034:	cmp	w8, #0x1
  40c038:	b.lt	40c054 <ferror@plt+0xa464>  // b.tstop
  40c03c:	add	w19, w8, #0x1
  40c040:	mov	w0, #0x20                  	// #32
  40c044:	bl	4116e8 <ferror@plt+0xfaf8>
  40c048:	sub	w19, w19, #0x1
  40c04c:	cmp	w19, #0x1
  40c050:	b.gt	40c040 <ferror@plt+0xa450>
  40c054:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c058:	add	x0, x0, #0x928
  40c05c:	bl	4116bc <ferror@plt+0xfacc>
  40c060:	ldr	w8, [x27, #3576]
  40c064:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  40c068:	cmp	w8, #0x1
  40c06c:	lsl	w19, w8, #3
  40c070:	b.lt	40c098 <ferror@plt+0xa4a8>  // b.tstop
  40c074:	mov	w0, #0x9                   	// #9
  40c078:	bl	4116e8 <ferror@plt+0xfaf8>
  40c07c:	sub	w8, w19, #0x8
  40c080:	cmp	w19, #0xf
  40c084:	mov	w19, w8
  40c088:	b.gt	40c074 <ferror@plt+0xa484>
  40c08c:	cmp	w8, #0x1
  40c090:	b.ge	40c0a4 <ferror@plt+0xa4b4>  // b.tcont
  40c094:	b	40c0bc <ferror@plt+0xa4cc>
  40c098:	mov	w8, w19
  40c09c:	cmp	w8, #0x1
  40c0a0:	b.lt	40c0bc <ferror@plt+0xa4cc>  // b.tstop
  40c0a4:	add	w19, w8, #0x1
  40c0a8:	mov	w0, #0x20                  	// #32
  40c0ac:	bl	4116e8 <ferror@plt+0xfaf8>
  40c0b0:	sub	w19, w19, #0x1
  40c0b4:	cmp	w19, #0x1
  40c0b8:	b.gt	40c0a8 <ferror@plt+0xa4b8>
  40c0bc:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c0c0:	add	x0, x0, #0x826
  40c0c4:	bl	4116bc <ferror@plt+0xfacc>
  40c0c8:	ldr	w8, [x27, #3576]
  40c0cc:	cmp	w8, #0x1
  40c0d0:	lsl	w19, w8, #3
  40c0d4:	b.lt	40c0fc <ferror@plt+0xa50c>  // b.tstop
  40c0d8:	mov	w0, #0x9                   	// #9
  40c0dc:	bl	4116e8 <ferror@plt+0xfaf8>
  40c0e0:	sub	w8, w19, #0x8
  40c0e4:	cmp	w19, #0xf
  40c0e8:	mov	w19, w8
  40c0ec:	b.gt	40c0d8 <ferror@plt+0xa4e8>
  40c0f0:	cmp	w8, #0x1
  40c0f4:	b.ge	40c108 <ferror@plt+0xa518>  // b.tcont
  40c0f8:	b	40c72c <ferror@plt+0xab3c>
  40c0fc:	mov	w8, w19
  40c100:	cmp	w8, #0x1
  40c104:	b.lt	40c72c <ferror@plt+0xab3c>  // b.tstop
  40c108:	add	w19, w8, #0x1
  40c10c:	mov	w0, #0x20                  	// #32
  40c110:	bl	4116e8 <ferror@plt+0xfaf8>
  40c114:	sub	w19, w19, #0x1
  40c118:	cmp	w19, #0x1
  40c11c:	b.gt	40c10c <ferror@plt+0xa51c>
  40c120:	b	40c72c <ferror@plt+0xab3c>
  40c124:	cbnz	w8, 40c300 <ferror@plt+0xa710>
  40c128:	ldr	w8, [x27, #3576]
  40c12c:	cmp	w8, #0x1
  40c130:	lsl	w19, w8, #3
  40c134:	b.lt	40c228 <ferror@plt+0xa638>  // b.tstop
  40c138:	mov	w0, #0x9                   	// #9
  40c13c:	bl	4116e8 <ferror@plt+0xfaf8>
  40c140:	sub	w8, w19, #0x8
  40c144:	cmp	w19, #0xf
  40c148:	mov	w19, w8
  40c14c:	b.gt	40c138 <ferror@plt+0xa548>
  40c150:	b	40c22c <ferror@plt+0xa63c>
  40c154:	and	x11, x9, #0xffffffffffffffe0
  40c158:	add	x12, x8, #0x11
  40c15c:	orr	x10, x11, #0x1
  40c160:	add	x13, x0, #0x11
  40c164:	mov	x14, x11
  40c168:	ldp	q0, q1, [x12, #-16]
  40c16c:	add	x12, x12, #0x20
  40c170:	subs	x14, x14, #0x20
  40c174:	stp	q0, q1, [x13, #-16]
  40c178:	add	x13, x13, #0x20
  40c17c:	b.ne	40c168 <ferror@plt+0xa578>  // b.any
  40c180:	cmp	x9, x11
  40c184:	b.eq	40b998 <ferror@plt+0x9da8>  // b.none
  40c188:	b	40b97c <ferror@plt+0x9d8c>
  40c18c:	mov	w8, w19
  40c190:	cmp	w8, #0x1
  40c194:	b.lt	40c1b0 <ferror@plt+0xa5c0>  // b.tstop
  40c198:	add	w19, w8, #0x1
  40c19c:	mov	w0, #0x20                  	// #32
  40c1a0:	bl	4116e8 <ferror@plt+0xfaf8>
  40c1a4:	sub	w19, w19, #0x1
  40c1a8:	cmp	w19, #0x1
  40c1ac:	b.gt	40c19c <ferror@plt+0xa5ac>
  40c1b0:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c1b4:	add	x0, x0, #0x73d
  40c1b8:	bl	4116bc <ferror@plt+0xfacc>
  40c1bc:	ldr	w8, [x27, #3576]
  40c1c0:	cmp	w8, #0x1
  40c1c4:	lsl	w19, w8, #3
  40c1c8:	b.lt	40c210 <ferror@plt+0xa620>  // b.tstop
  40c1cc:	mov	w0, #0x9                   	// #9
  40c1d0:	bl	4116e8 <ferror@plt+0xfaf8>
  40c1d4:	sub	w8, w19, #0x8
  40c1d8:	cmp	w19, #0xf
  40c1dc:	mov	w19, w8
  40c1e0:	b.gt	40c1cc <ferror@plt+0xa5dc>
  40c1e4:	cmp	w8, #0x1
  40c1e8:	b.lt	40c21c <ferror@plt+0xa62c>  // b.tstop
  40c1ec:	adrp	x19, 423000 <ferror@plt+0x21410>
  40c1f0:	add	w20, w8, #0x1
  40c1f4:	add	x19, x19, #0x75c
  40c1f8:	mov	w0, #0x20                  	// #32
  40c1fc:	bl	4116e8 <ferror@plt+0xfaf8>
  40c200:	sub	w20, w20, #0x1
  40c204:	cmp	w20, #0x1
  40c208:	b.gt	40c1f8 <ferror@plt+0xa608>
  40c20c:	b	40c2bc <ferror@plt+0xa6cc>
  40c210:	mov	w8, w19
  40c214:	cmp	w8, #0x1
  40c218:	b.ge	40c1ec <ferror@plt+0xa5fc>  // b.tcont
  40c21c:	adrp	x19, 423000 <ferror@plt+0x21410>
  40c220:	add	x19, x19, #0x75c
  40c224:	b	40c2bc <ferror@plt+0xa6cc>
  40c228:	mov	w8, w19
  40c22c:	cmp	w8, #0x1
  40c230:	b.lt	40c24c <ferror@plt+0xa65c>  // b.tstop
  40c234:	add	w19, w8, #0x1
  40c238:	mov	w0, #0x20                  	// #32
  40c23c:	bl	4116e8 <ferror@plt+0xfaf8>
  40c240:	sub	w19, w19, #0x1
  40c244:	cmp	w19, #0x1
  40c248:	b.gt	40c238 <ferror@plt+0xa648>
  40c24c:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c250:	add	x0, x0, #0x780
  40c254:	bl	4116bc <ferror@plt+0xfacc>
  40c258:	ldr	w8, [x27, #3576]
  40c25c:	cmp	w8, #0x1
  40c260:	lsl	w19, w8, #3
  40c264:	b.lt	40c284 <ferror@plt+0xa694>  // b.tstop
  40c268:	mov	w0, #0x9                   	// #9
  40c26c:	bl	4116e8 <ferror@plt+0xfaf8>
  40c270:	sub	w8, w19, #0x8
  40c274:	cmp	w19, #0xf
  40c278:	mov	w19, w8
  40c27c:	b.gt	40c268 <ferror@plt+0xa678>
  40c280:	b	40c288 <ferror@plt+0xa698>
  40c284:	mov	w8, w19
  40c288:	cmp	w8, #0x1
  40c28c:	b.lt	40c2b4 <ferror@plt+0xa6c4>  // b.tstop
  40c290:	adrp	x19, 423000 <ferror@plt+0x21410>
  40c294:	add	w20, w8, #0x1
  40c298:	add	x19, x19, #0x79d
  40c29c:	mov	w0, #0x20                  	// #32
  40c2a0:	bl	4116e8 <ferror@plt+0xfaf8>
  40c2a4:	sub	w20, w20, #0x1
  40c2a8:	cmp	w20, #0x1
  40c2ac:	b.gt	40c29c <ferror@plt+0xa6ac>
  40c2b0:	b	40c2bc <ferror@plt+0xa6cc>
  40c2b4:	adrp	x19, 423000 <ferror@plt+0x21410>
  40c2b8:	add	x19, x19, #0x79d
  40c2bc:	mov	x0, x19
  40c2c0:	bl	4116bc <ferror@plt+0xfacc>
  40c2c4:	ldr	w8, [x23, #2592]
  40c2c8:	cbz	w8, 40c300 <ferror@plt+0xa710>
  40c2cc:	ldr	w8, [x27, #3576]
  40c2d0:	cmp	w8, #0x1
  40c2d4:	lsl	w19, w8, #3
  40c2d8:	b.lt	40c334 <ferror@plt+0xa744>  // b.tstop
  40c2dc:	mov	w0, #0x9                   	// #9
  40c2e0:	bl	4116e8 <ferror@plt+0xfaf8>
  40c2e4:	sub	w8, w19, #0x8
  40c2e8:	cmp	w19, #0xf
  40c2ec:	mov	w19, w8
  40c2f0:	b.gt	40c2dc <ferror@plt+0xa6ec>
  40c2f4:	cmp	w8, #0x1
  40c2f8:	b.ge	40c340 <ferror@plt+0xa750>  // b.tcont
  40c2fc:	b	40c358 <ferror@plt+0xa768>
  40c300:	ldr	w8, [x27, #3576]
  40c304:	cmp	w8, #0x1
  40c308:	lsl	w19, w8, #3
  40c30c:	b.lt	40c640 <ferror@plt+0xaa50>  // b.tstop
  40c310:	mov	w0, #0x9                   	// #9
  40c314:	bl	4116e8 <ferror@plt+0xfaf8>
  40c318:	sub	w8, w19, #0x8
  40c31c:	cmp	w19, #0xf
  40c320:	mov	w19, w8
  40c324:	b.gt	40c310 <ferror@plt+0xa720>
  40c328:	cmp	w8, #0x1
  40c32c:	b.ge	40c64c <ferror@plt+0xaa5c>  // b.tcont
  40c330:	b	40c664 <ferror@plt+0xaa74>
  40c334:	mov	w8, w19
  40c338:	cmp	w8, #0x1
  40c33c:	b.lt	40c358 <ferror@plt+0xa768>  // b.tstop
  40c340:	add	w19, w8, #0x1
  40c344:	mov	w0, #0x20                  	// #32
  40c348:	bl	4116e8 <ferror@plt+0xfaf8>
  40c34c:	sub	w19, w19, #0x1
  40c350:	cmp	w19, #0x1
  40c354:	b.gt	40c344 <ferror@plt+0xa754>
  40c358:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c35c:	add	x0, x0, #0x7b9
  40c360:	bl	4116bc <ferror@plt+0xfacc>
  40c364:	ldr	w8, [x27, #3576]
  40c368:	cmp	w8, #0x1
  40c36c:	lsl	w19, w8, #3
  40c370:	b.lt	40c398 <ferror@plt+0xa7a8>  // b.tstop
  40c374:	mov	w0, #0x9                   	// #9
  40c378:	bl	4116e8 <ferror@plt+0xfaf8>
  40c37c:	sub	w8, w19, #0x8
  40c380:	cmp	w19, #0xf
  40c384:	mov	w19, w8
  40c388:	b.gt	40c374 <ferror@plt+0xa784>
  40c38c:	cmp	w8, #0x1
  40c390:	b.ge	40c3a4 <ferror@plt+0xa7b4>  // b.tcont
  40c394:	b	40c3bc <ferror@plt+0xa7cc>
  40c398:	mov	w8, w19
  40c39c:	cmp	w8, #0x1
  40c3a0:	b.lt	40c3bc <ferror@plt+0xa7cc>  // b.tstop
  40c3a4:	add	w19, w8, #0x1
  40c3a8:	mov	w0, #0x20                  	// #32
  40c3ac:	bl	4116e8 <ferror@plt+0xfaf8>
  40c3b0:	sub	w19, w19, #0x1
  40c3b4:	cmp	w19, #0x1
  40c3b8:	b.gt	40c3a8 <ferror@plt+0xa7b8>
  40c3bc:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c3c0:	add	x0, x0, #0x80f
  40c3c4:	bl	4116bc <ferror@plt+0xfacc>
  40c3c8:	ldr	w8, [x27, #3576]
  40c3cc:	cmp	w8, #0x1
  40c3d0:	lsl	w19, w8, #3
  40c3d4:	b.lt	40c3fc <ferror@plt+0xa80c>  // b.tstop
  40c3d8:	mov	w0, #0x9                   	// #9
  40c3dc:	bl	4116e8 <ferror@plt+0xfaf8>
  40c3e0:	sub	w8, w19, #0x8
  40c3e4:	cmp	w19, #0xf
  40c3e8:	mov	w19, w8
  40c3ec:	b.gt	40c3d8 <ferror@plt+0xa7e8>
  40c3f0:	cmp	w8, #0x1
  40c3f4:	b.ge	40c408 <ferror@plt+0xa818>  // b.tcont
  40c3f8:	b	40c420 <ferror@plt+0xa830>
  40c3fc:	mov	w8, w19
  40c400:	cmp	w8, #0x1
  40c404:	b.lt	40c420 <ferror@plt+0xa830>  // b.tstop
  40c408:	add	w19, w8, #0x1
  40c40c:	mov	w0, #0x20                  	// #32
  40c410:	bl	4116e8 <ferror@plt+0xfaf8>
  40c414:	sub	w19, w19, #0x1
  40c418:	cmp	w19, #0x1
  40c41c:	b.gt	40c40c <ferror@plt+0xa81c>
  40c420:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c424:	add	x0, x0, #0x826
  40c428:	bl	4116bc <ferror@plt+0xfacc>
  40c42c:	ldr	w8, [x27, #3576]
  40c430:	cmp	w8, #0x1
  40c434:	lsl	w19, w8, #3
  40c438:	b.lt	40c460 <ferror@plt+0xa870>  // b.tstop
  40c43c:	mov	w0, #0x9                   	// #9
  40c440:	bl	4116e8 <ferror@plt+0xfaf8>
  40c444:	sub	w8, w19, #0x8
  40c448:	cmp	w19, #0xf
  40c44c:	mov	w19, w8
  40c450:	b.gt	40c43c <ferror@plt+0xa84c>
  40c454:	cmp	w8, #0x1
  40c458:	b.ge	40c46c <ferror@plt+0xa87c>  // b.tcont
  40c45c:	b	40c484 <ferror@plt+0xa894>
  40c460:	mov	w8, w19
  40c464:	cmp	w8, #0x1
  40c468:	b.lt	40c484 <ferror@plt+0xa894>  // b.tstop
  40c46c:	add	w19, w8, #0x1
  40c470:	mov	w0, #0x20                  	// #32
  40c474:	bl	4116e8 <ferror@plt+0xfaf8>
  40c478:	sub	w19, w19, #0x1
  40c47c:	cmp	w19, #0x1
  40c480:	b.gt	40c470 <ferror@plt+0xa880>
  40c484:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c488:	add	x0, x0, #0x83c
  40c48c:	bl	4116bc <ferror@plt+0xfacc>
  40c490:	ldr	w8, [x27, #3576]
  40c494:	add	w9, w8, #0x1
  40c498:	str	w9, [x27, #3576]
  40c49c:	tbnz	w8, #31, 40c4cc <ferror@plt+0xa8dc>
  40c4a0:	lsl	w8, w8, #3
  40c4a4:	add	w19, w8, #0x10
  40c4a8:	mov	w0, #0x9                   	// #9
  40c4ac:	bl	4116e8 <ferror@plt+0xfaf8>
  40c4b0:	sub	w19, w19, #0x8
  40c4b4:	cmp	w19, #0xf
  40c4b8:	b.gt	40c4a8 <ferror@plt+0xa8b8>
  40c4bc:	sub	w8, w19, #0x8
  40c4c0:	cmp	w8, #0x1
  40c4c4:	b.ge	40c4d8 <ferror@plt+0xa8e8>  // b.tcont
  40c4c8:	b	40c4f0 <ferror@plt+0xa900>
  40c4cc:	lsl	w8, w9, #3
  40c4d0:	cmp	w8, #0x1
  40c4d4:	b.lt	40c4f0 <ferror@plt+0xa900>  // b.tstop
  40c4d8:	add	w19, w8, #0x1
  40c4dc:	mov	w0, #0x20                  	// #32
  40c4e0:	bl	4116e8 <ferror@plt+0xfaf8>
  40c4e4:	sub	w19, w19, #0x1
  40c4e8:	cmp	w19, #0x1
  40c4ec:	b.gt	40c4dc <ferror@plt+0xa8ec>
  40c4f0:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c4f4:	add	x0, x0, #0xb92
  40c4f8:	bl	4116bc <ferror@plt+0xfacc>
  40c4fc:	ldr	w8, [x27, #3576]
  40c500:	cmp	w8, #0x1
  40c504:	lsl	w19, w8, #3
  40c508:	b.lt	40c530 <ferror@plt+0xa940>  // b.tstop
  40c50c:	mov	w0, #0x9                   	// #9
  40c510:	bl	4116e8 <ferror@plt+0xfaf8>
  40c514:	sub	w8, w19, #0x8
  40c518:	cmp	w19, #0xf
  40c51c:	mov	w19, w8
  40c520:	b.gt	40c50c <ferror@plt+0xa91c>
  40c524:	cmp	w8, #0x1
  40c528:	b.ge	40c53c <ferror@plt+0xa94c>  // b.tcont
  40c52c:	b	40c554 <ferror@plt+0xa964>
  40c530:	mov	w8, w19
  40c534:	cmp	w8, #0x1
  40c538:	b.lt	40c554 <ferror@plt+0xa964>  // b.tstop
  40c53c:	add	w19, w8, #0x1
  40c540:	mov	w0, #0x20                  	// #32
  40c544:	bl	4116e8 <ferror@plt+0xfaf8>
  40c548:	sub	w19, w19, #0x1
  40c54c:	cmp	w19, #0x1
  40c550:	b.gt	40c540 <ferror@plt+0xa950>
  40c554:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c558:	add	x0, x0, #0x860
  40c55c:	bl	4116bc <ferror@plt+0xfacc>
  40c560:	ldr	w8, [x27, #3576]
  40c564:	cmp	w8, #0x1
  40c568:	lsl	w19, w8, #3
  40c56c:	b.lt	40c594 <ferror@plt+0xa9a4>  // b.tstop
  40c570:	mov	w0, #0x9                   	// #9
  40c574:	bl	4116e8 <ferror@plt+0xfaf8>
  40c578:	sub	w8, w19, #0x8
  40c57c:	cmp	w19, #0xf
  40c580:	mov	w19, w8
  40c584:	b.gt	40c570 <ferror@plt+0xa980>
  40c588:	cmp	w8, #0x1
  40c58c:	b.ge	40c5a0 <ferror@plt+0xa9b0>  // b.tcont
  40c590:	b	40c5b8 <ferror@plt+0xa9c8>
  40c594:	mov	w8, w19
  40c598:	cmp	w8, #0x1
  40c59c:	b.lt	40c5b8 <ferror@plt+0xa9c8>  // b.tstop
  40c5a0:	add	w19, w8, #0x1
  40c5a4:	mov	w0, #0x20                  	// #32
  40c5a8:	bl	4116e8 <ferror@plt+0xfaf8>
  40c5ac:	sub	w19, w19, #0x1
  40c5b0:	cmp	w19, #0x1
  40c5b4:	b.gt	40c5a4 <ferror@plt+0xa9b4>
  40c5b8:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c5bc:	add	x0, x0, #0x894
  40c5c0:	bl	4116bc <ferror@plt+0xfacc>
  40c5c4:	ldr	w8, [x27, #3576]
  40c5c8:	cmp	w8, #0x1
  40c5cc:	lsl	w19, w8, #3
  40c5d0:	b.lt	40c5f8 <ferror@plt+0xaa08>  // b.tstop
  40c5d4:	mov	w0, #0x9                   	// #9
  40c5d8:	bl	4116e8 <ferror@plt+0xfaf8>
  40c5dc:	sub	w8, w19, #0x8
  40c5e0:	cmp	w19, #0xf
  40c5e4:	mov	w19, w8
  40c5e8:	b.gt	40c5d4 <ferror@plt+0xa9e4>
  40c5ec:	cmp	w8, #0x1
  40c5f0:	b.ge	40c604 <ferror@plt+0xaa14>  // b.tcont
  40c5f4:	b	40c61c <ferror@plt+0xaa2c>
  40c5f8:	mov	w8, w19
  40c5fc:	cmp	w8, #0x1
  40c600:	b.lt	40c61c <ferror@plt+0xaa2c>  // b.tstop
  40c604:	add	w19, w8, #0x1
  40c608:	mov	w0, #0x20                  	// #32
  40c60c:	bl	4116e8 <ferror@plt+0xfaf8>
  40c610:	sub	w19, w19, #0x1
  40c614:	cmp	w19, #0x1
  40c618:	b.gt	40c608 <ferror@plt+0xaa18>
  40c61c:	adrp	x0, 431000 <ferror@plt+0x2f410>
  40c620:	add	x0, x0, #0x15e
  40c624:	bl	4116bc <ferror@plt+0xfacc>
  40c628:	ldr	w8, [x27, #3576]
  40c62c:	sub	w8, w8, #0x1
  40c630:	str	w8, [x27, #3576]
  40c634:	ldr	w8, [x21, #3024]
  40c638:	cbnz	w8, 40c7a8 <ferror@plt+0xabb8>
  40c63c:	b	40c740 <ferror@plt+0xab50>
  40c640:	mov	w8, w19
  40c644:	cmp	w8, #0x1
  40c648:	b.lt	40c664 <ferror@plt+0xaa74>  // b.tstop
  40c64c:	add	w19, w8, #0x1
  40c650:	mov	w0, #0x20                  	// #32
  40c654:	bl	4116e8 <ferror@plt+0xfaf8>
  40c658:	sub	w19, w19, #0x1
  40c65c:	cmp	w19, #0x1
  40c660:	b.gt	40c650 <ferror@plt+0xaa60>
  40c664:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c668:	add	x0, x0, #0x8b6
  40c66c:	bl	4116bc <ferror@plt+0xfacc>
  40c670:	ldr	w8, [x27, #3576]
  40c674:	cmp	w8, #0x1
  40c678:	lsl	w19, w8, #3
  40c67c:	b.lt	40c6a4 <ferror@plt+0xaab4>  // b.tstop
  40c680:	mov	w0, #0x9                   	// #9
  40c684:	bl	4116e8 <ferror@plt+0xfaf8>
  40c688:	sub	w8, w19, #0x8
  40c68c:	cmp	w19, #0xf
  40c690:	mov	w19, w8
  40c694:	b.gt	40c680 <ferror@plt+0xaa90>
  40c698:	cmp	w8, #0x1
  40c69c:	b.ge	40c6b0 <ferror@plt+0xaac0>  // b.tcont
  40c6a0:	b	40c6c8 <ferror@plt+0xaad8>
  40c6a4:	mov	w8, w19
  40c6a8:	cmp	w8, #0x1
  40c6ac:	b.lt	40c6c8 <ferror@plt+0xaad8>  // b.tstop
  40c6b0:	add	w19, w8, #0x1
  40c6b4:	mov	w0, #0x20                  	// #32
  40c6b8:	bl	4116e8 <ferror@plt+0xfaf8>
  40c6bc:	sub	w19, w19, #0x1
  40c6c0:	cmp	w19, #0x1
  40c6c4:	b.gt	40c6b4 <ferror@plt+0xaac4>
  40c6c8:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c6cc:	add	x0, x0, #0x8e0
  40c6d0:	bl	4116bc <ferror@plt+0xfacc>
  40c6d4:	ldr	w8, [x27, #3576]
  40c6d8:	cmp	w8, #0x1
  40c6dc:	lsl	w19, w8, #3
  40c6e0:	b.lt	40c708 <ferror@plt+0xab18>  // b.tstop
  40c6e4:	mov	w0, #0x9                   	// #9
  40c6e8:	bl	4116e8 <ferror@plt+0xfaf8>
  40c6ec:	sub	w8, w19, #0x8
  40c6f0:	cmp	w19, #0xf
  40c6f4:	mov	w19, w8
  40c6f8:	b.gt	40c6e4 <ferror@plt+0xaaf4>
  40c6fc:	cmp	w8, #0x1
  40c700:	b.ge	40c714 <ferror@plt+0xab24>  // b.tcont
  40c704:	b	40c72c <ferror@plt+0xab3c>
  40c708:	mov	w8, w19
  40c70c:	cmp	w8, #0x1
  40c710:	b.lt	40c72c <ferror@plt+0xab3c>  // b.tstop
  40c714:	add	w19, w8, #0x1
  40c718:	mov	w0, #0x20                  	// #32
  40c71c:	bl	4116e8 <ferror@plt+0xfaf8>
  40c720:	sub	w19, w19, #0x1
  40c724:	cmp	w19, #0x1
  40c728:	b.gt	40c718 <ferror@plt+0xab28>
  40c72c:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c730:	add	x0, x0, #0x906
  40c734:	bl	4116bc <ferror@plt+0xfacc>
  40c738:	ldr	w8, [x21, #3024]
  40c73c:	cbnz	w8, 40c7a8 <ferror@plt+0xabb8>
  40c740:	ldr	w8, [x23, #2592]
  40c744:	cbz	w8, 40c790 <ferror@plt+0xaba0>
  40c748:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c74c:	add	x0, x0, #0x956
  40c750:	bl	4116bc <ferror@plt+0xfacc>
  40c754:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c758:	add	x0, x0, #0x965
  40c75c:	bl	4116bc <ferror@plt+0xfacc>
  40c760:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c764:	add	x0, x0, #0x979
  40c768:	bl	4116bc <ferror@plt+0xfacc>
  40c76c:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40c770:	ldr	w8, [x8, #1316]
  40c774:	cbnz	w8, 40c7a8 <ferror@plt+0xabb8>
  40c778:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c77c:	add	x0, x0, #0x981
  40c780:	bl	4116bc <ferror@plt+0xfacc>
  40c784:	adrp	x0, 42d000 <ferror@plt+0x2b410>
  40c788:	add	x0, x0, #0x29
  40c78c:	b	40c7a4 <ferror@plt+0xabb4>
  40c790:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40c794:	ldr	w8, [x8, #1316]
  40c798:	cbnz	w8, 40c7a8 <ferror@plt+0xabb8>
  40c79c:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c7a0:	add	x0, x0, #0x5fd
  40c7a4:	bl	4116bc <ferror@plt+0xfacc>
  40c7a8:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  40c7ac:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40c7b0:	ldr	x9, [x9, #552]
  40c7b4:	ldrsw	x8, [x8, #3080]
  40c7b8:	add	x0, x9, x8
  40c7bc:	bl	4119f0 <ferror@plt+0xfe00>
  40c7c0:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  40c7c4:	ldr	x0, [x8, #3272]
  40c7c8:	mov	w1, wzr
  40c7cc:	bl	4117a8 <ferror@plt+0xfbb8>
  40c7d0:	bl	411d30 <ferror@plt+0x10140>
  40c7d4:	ldr	w8, [x21, #3024]
  40c7d8:	cbnz	w8, 40c9d0 <ferror@plt+0xade0>
  40c7dc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40c7e0:	ldr	w8, [x8, #3036]
  40c7e4:	cbz	w8, 40c844 <ferror@plt+0xac54>
  40c7e8:	adrp	x19, 423000 <ferror@plt+0x21410>
  40c7ec:	adrp	x20, 423000 <ferror@plt+0x21410>
  40c7f0:	adrp	x21, 423000 <ferror@plt+0x21410>
  40c7f4:	adrp	x22, 423000 <ferror@plt+0x21410>
  40c7f8:	adrp	x23, 423000 <ferror@plt+0x21410>
  40c7fc:	adrp	x24, 423000 <ferror@plt+0x21410>
  40c800:	adrp	x25, 423000 <ferror@plt+0x21410>
  40c804:	adrp	x26, 423000 <ferror@plt+0x21410>
  40c808:	adrp	x27, 423000 <ferror@plt+0x21410>
  40c80c:	adrp	x28, 423000 <ferror@plt+0x21410>
  40c810:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c814:	add	x19, x19, #0xc07
  40c818:	add	x20, x20, #0xbf2
  40c81c:	add	x21, x21, #0xbe4
  40c820:	add	x22, x22, #0xbdd
  40c824:	add	x23, x23, #0xbcf
  40c828:	add	x24, x24, #0xb97
  40c82c:	add	x25, x25, #0xb90
  40c830:	add	x26, x26, #0xb76
  40c834:	add	x27, x27, #0xb91
  40c838:	add	x28, x28, #0x996
  40c83c:	add	x0, x0, #0xbe5
  40c840:	b	40c95c <ferror@plt+0xad6c>
  40c844:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c848:	add	x0, x0, #0x9e8
  40c84c:	bl	4116bc <ferror@plt+0xfacc>
  40c850:	adrp	x19, 423000 <ferror@plt+0x21410>
  40c854:	add	x19, x19, #0xb90
  40c858:	mov	x0, x19
  40c85c:	bl	4116bc <ferror@plt+0xfacc>
  40c860:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c864:	add	x0, x0, #0xa1e
  40c868:	bl	4116bc <ferror@plt+0xfacc>
  40c86c:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c870:	add	x0, x0, #0xa2f
  40c874:	bl	4116bc <ferror@plt+0xfacc>
  40c878:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c87c:	add	x0, x0, #0xa3a
  40c880:	bl	4116bc <ferror@plt+0xfacc>
  40c884:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c888:	add	x0, x0, #0xa5b
  40c88c:	bl	4116bc <ferror@plt+0xfacc>
  40c890:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c894:	add	x0, x0, #0xa93
  40c898:	bl	4116bc <ferror@plt+0xfacc>
  40c89c:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c8a0:	add	x0, x0, #0xaab
  40c8a4:	bl	4116bc <ferror@plt+0xfacc>
  40c8a8:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c8ac:	add	x0, x0, #0xac0
  40c8b0:	bl	4116bc <ferror@plt+0xfacc>
  40c8b4:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c8b8:	add	x0, x0, #0xada
  40c8bc:	bl	4116bc <ferror@plt+0xfacc>
  40c8c0:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c8c4:	add	x0, x0, #0xb97
  40c8c8:	bl	4116bc <ferror@plt+0xfacc>
  40c8cc:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c8d0:	add	x0, x0, #0xb00
  40c8d4:	bl	4116bc <ferror@plt+0xfacc>
  40c8d8:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c8dc:	add	x0, x0, #0xbdd
  40c8e0:	bl	4116bc <ferror@plt+0xfacc>
  40c8e4:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c8e8:	add	x0, x0, #0xb10
  40c8ec:	bl	4116bc <ferror@plt+0xfacc>
  40c8f0:	mov	x0, x19
  40c8f4:	bl	4116bc <ferror@plt+0xfacc>
  40c8f8:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c8fc:	add	x0, x0, #0xbe4
  40c900:	bl	4116bc <ferror@plt+0xfacc>
  40c904:	adrp	x19, 423000 <ferror@plt+0x21410>
  40c908:	adrp	x20, 423000 <ferror@plt+0x21410>
  40c90c:	adrp	x21, 423000 <ferror@plt+0x21410>
  40c910:	adrp	x22, 423000 <ferror@plt+0x21410>
  40c914:	adrp	x23, 423000 <ferror@plt+0x21410>
  40c918:	adrp	x24, 423000 <ferror@plt+0x21410>
  40c91c:	adrp	x25, 423000 <ferror@plt+0x21410>
  40c920:	adrp	x26, 423000 <ferror@plt+0x21410>
  40c924:	adrp	x27, 423000 <ferror@plt+0x21410>
  40c928:	adrp	x28, 423000 <ferror@plt+0x21410>
  40c92c:	adrp	x0, 423000 <ferror@plt+0x21410>
  40c930:	add	x19, x19, #0xc06
  40c934:	add	x20, x20, #0xbdc
  40c938:	add	x21, x21, #0xbf1
  40c93c:	add	x22, x22, #0xbe3
  40c940:	add	x23, x23, #0xbdb
  40c944:	add	x24, x24, #0xbce
  40c948:	add	x25, x25, #0xb96
  40c94c:	add	x26, x26, #0xb8e
  40c950:	add	x27, x27, #0xb75
  40c954:	add	x28, x28, #0xb8f
  40c958:	add	x0, x0, #0xb18
  40c95c:	bl	4116bc <ferror@plt+0xfacc>
  40c960:	mov	x0, x28
  40c964:	bl	4116bc <ferror@plt+0xfacc>
  40c968:	mov	x0, x27
  40c96c:	bl	4116bc <ferror@plt+0xfacc>
  40c970:	mov	x0, x26
  40c974:	bl	4116bc <ferror@plt+0xfacc>
  40c978:	mov	x0, x25
  40c97c:	bl	4116bc <ferror@plt+0xfacc>
  40c980:	mov	x0, x24
  40c984:	bl	4116bc <ferror@plt+0xfacc>
  40c988:	mov	x0, x23
  40c98c:	bl	4116bc <ferror@plt+0xfacc>
  40c990:	mov	x0, x22
  40c994:	bl	4116bc <ferror@plt+0xfacc>
  40c998:	mov	x0, x21
  40c99c:	bl	4116bc <ferror@plt+0xfacc>
  40c9a0:	mov	x0, x20
  40c9a4:	bl	4116bc <ferror@plt+0xfacc>
  40c9a8:	mov	x0, x19
  40c9ac:	bl	4116bc <ferror@plt+0xfacc>
  40c9b0:	adrp	x27, 45c000 <ferror@plt+0x5a410>
  40c9b4:	adrp	x28, 463000 <stdin@@GLIBC_2.17+0x6330>
  40c9b8:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  40c9bc:	adrp	x25, 461000 <stdin@@GLIBC_2.17+0x4330>
  40c9c0:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  40c9c4:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x3330>
  40c9c8:	adrp	x26, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40c9cc:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  40c9d0:	bl	411d30 <ferror@plt+0x10140>
  40c9d4:	ldr	w8, [x27, #3576]
  40c9d8:	cmp	w8, #0x1
  40c9dc:	lsl	w19, w8, #3
  40c9e0:	b.lt	40ca08 <ferror@plt+0xae18>  // b.tstop
  40c9e4:	mov	w0, #0x9                   	// #9
  40c9e8:	bl	4116e8 <ferror@plt+0xfaf8>
  40c9ec:	sub	w8, w19, #0x8
  40c9f0:	cmp	w19, #0xf
  40c9f4:	mov	w19, w8
  40c9f8:	b.gt	40c9e4 <ferror@plt+0xadf4>
  40c9fc:	cmp	w8, #0x1
  40ca00:	b.ge	40ca14 <ferror@plt+0xae24>  // b.tcont
  40ca04:	b	40ca2c <ferror@plt+0xae3c>
  40ca08:	mov	w8, w19
  40ca0c:	cmp	w8, #0x1
  40ca10:	b.lt	40ca2c <ferror@plt+0xae3c>  // b.tstop
  40ca14:	add	w19, w8, #0x1
  40ca18:	mov	w0, #0x20                  	// #32
  40ca1c:	bl	4116e8 <ferror@plt+0xfaf8>
  40ca20:	sub	w19, w19, #0x1
  40ca24:	cmp	w19, #0x1
  40ca28:	b.gt	40ca18 <ferror@plt+0xae28>
  40ca2c:	adrp	x0, 423000 <ferror@plt+0x21410>
  40ca30:	add	x0, x0, #0xc0b
  40ca34:	bl	4116bc <ferror@plt+0xfacc>
  40ca38:	ldr	w9, [x27, #3576]
  40ca3c:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x3330>
  40ca40:	ldr	w10, [x20, #3040]
  40ca44:	add	w8, w9, #0x1
  40ca48:	str	w8, [x27, #3576]
  40ca4c:	cbz	w10, 40cb8c <ferror@plt+0xaf9c>
  40ca50:	tbnz	w9, #31, 40ca80 <ferror@plt+0xae90>
  40ca54:	lsl	w8, w9, #3
  40ca58:	add	w19, w8, #0x10
  40ca5c:	mov	w0, #0x9                   	// #9
  40ca60:	bl	4116e8 <ferror@plt+0xfaf8>
  40ca64:	sub	w19, w19, #0x8
  40ca68:	cmp	w19, #0xf
  40ca6c:	b.gt	40ca5c <ferror@plt+0xae6c>
  40ca70:	sub	w8, w19, #0x8
  40ca74:	cmp	w8, #0x1
  40ca78:	b.ge	40ca8c <ferror@plt+0xae9c>  // b.tcont
  40ca7c:	b	40caa4 <ferror@plt+0xaeb4>
  40ca80:	lsl	w8, w8, #3
  40ca84:	cmp	w8, #0x1
  40ca88:	b.lt	40caa4 <ferror@plt+0xaeb4>  // b.tstop
  40ca8c:	add	w19, w8, #0x1
  40ca90:	mov	w0, #0x20                  	// #32
  40ca94:	bl	4116e8 <ferror@plt+0xfaf8>
  40ca98:	sub	w19, w19, #0x1
  40ca9c:	cmp	w19, #0x1
  40caa0:	b.gt	40ca90 <ferror@plt+0xaea0>
  40caa4:	adrp	x0, 423000 <ferror@plt+0x21410>
  40caa8:	add	x0, x0, #0xc23
  40caac:	bl	4116bc <ferror@plt+0xfacc>
  40cab0:	ldr	w8, [x27, #3576]
  40cab4:	add	w9, w8, #0x1
  40cab8:	str	w9, [x27, #3576]
  40cabc:	tbnz	w8, #31, 40caec <ferror@plt+0xaefc>
  40cac0:	lsl	w8, w8, #3
  40cac4:	add	w19, w8, #0x10
  40cac8:	mov	w0, #0x9                   	// #9
  40cacc:	bl	4116e8 <ferror@plt+0xfaf8>
  40cad0:	sub	w19, w19, #0x8
  40cad4:	cmp	w19, #0xf
  40cad8:	b.gt	40cac8 <ferror@plt+0xaed8>
  40cadc:	sub	w8, w19, #0x8
  40cae0:	cmp	w8, #0x1
  40cae4:	b.ge	40caf8 <ferror@plt+0xaf08>  // b.tcont
  40cae8:	b	40cb10 <ferror@plt+0xaf20>
  40caec:	lsl	w8, w9, #3
  40caf0:	cmp	w8, #0x1
  40caf4:	b.lt	40cb10 <ferror@plt+0xaf20>  // b.tstop
  40caf8:	add	w19, w8, #0x1
  40cafc:	mov	w0, #0x20                  	// #32
  40cb00:	bl	4116e8 <ferror@plt+0xfaf8>
  40cb04:	sub	w19, w19, #0x1
  40cb08:	cmp	w19, #0x1
  40cb0c:	b.gt	40cafc <ferror@plt+0xaf0c>
  40cb10:	adrp	x0, 423000 <ferror@plt+0x21410>
  40cb14:	add	x0, x0, #0xc37
  40cb18:	bl	4116bc <ferror@plt+0xfacc>
  40cb1c:	ldr	w8, [x27, #3576]
  40cb20:	cmp	w8, #0x1
  40cb24:	lsl	w19, w8, #3
  40cb28:	b.lt	40cb50 <ferror@plt+0xaf60>  // b.tstop
  40cb2c:	mov	w0, #0x9                   	// #9
  40cb30:	bl	4116e8 <ferror@plt+0xfaf8>
  40cb34:	sub	w8, w19, #0x8
  40cb38:	cmp	w19, #0xf
  40cb3c:	mov	w19, w8
  40cb40:	b.gt	40cb2c <ferror@plt+0xaf3c>
  40cb44:	cmp	w8, #0x1
  40cb48:	b.ge	40cb5c <ferror@plt+0xaf6c>  // b.tcont
  40cb4c:	b	40cb74 <ferror@plt+0xaf84>
  40cb50:	mov	w8, w19
  40cb54:	cmp	w8, #0x1
  40cb58:	b.lt	40cb74 <ferror@plt+0xaf84>  // b.tstop
  40cb5c:	add	w19, w8, #0x1
  40cb60:	mov	w0, #0x20                  	// #32
  40cb64:	bl	4116e8 <ferror@plt+0xfaf8>
  40cb68:	sub	w19, w19, #0x1
  40cb6c:	cmp	w19, #0x1
  40cb70:	b.gt	40cb60 <ferror@plt+0xaf70>
  40cb74:	adrp	x0, 423000 <ferror@plt+0x21410>
  40cb78:	add	x0, x0, #0xc5f
  40cb7c:	bl	4116bc <ferror@plt+0xfacc>
  40cb80:	ldr	w8, [x27, #3576]
  40cb84:	sub	w8, w8, #0x1
  40cb88:	str	w8, [x27, #3576]
  40cb8c:	cmp	w8, #0x1
  40cb90:	lsl	w19, w8, #3
  40cb94:	b.lt	40cbbc <ferror@plt+0xafcc>  // b.tstop
  40cb98:	mov	w0, #0x9                   	// #9
  40cb9c:	bl	4116e8 <ferror@plt+0xfaf8>
  40cba0:	sub	w8, w19, #0x8
  40cba4:	cmp	w19, #0xf
  40cba8:	mov	w19, w8
  40cbac:	b.gt	40cb98 <ferror@plt+0xafa8>
  40cbb0:	cmp	w8, #0x1
  40cbb4:	b.ge	40cbc8 <ferror@plt+0xafd8>  // b.tcont
  40cbb8:	b	40cbe0 <ferror@plt+0xaff0>
  40cbbc:	mov	w8, w19
  40cbc0:	cmp	w8, #0x1
  40cbc4:	b.lt	40cbe0 <ferror@plt+0xaff0>  // b.tstop
  40cbc8:	add	w19, w8, #0x1
  40cbcc:	mov	w0, #0x20                  	// #32
  40cbd0:	bl	4116e8 <ferror@plt+0xfaf8>
  40cbd4:	sub	w19, w19, #0x1
  40cbd8:	cmp	w19, #0x1
  40cbdc:	b.gt	40cbcc <ferror@plt+0xafdc>
  40cbe0:	adrp	x0, 42f000 <ferror@plt+0x2d410>
  40cbe4:	add	x0, x0, #0xf79
  40cbe8:	bl	4116bc <ferror@plt+0xfacc>
  40cbec:	ldr	w8, [x27, #3576]
  40cbf0:	sub	w8, w8, #0x1
  40cbf4:	str	w8, [x27, #3576]
  40cbf8:	bl	411d30 <ferror@plt+0x10140>
  40cbfc:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  40cc00:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40cc04:	ldr	x8, [x8, #552]
  40cc08:	ldrsw	x9, [x9, #2732]
  40cc0c:	add	x0, x8, x9
  40cc10:	bl	4119f0 <ferror@plt+0xfe00>
  40cc14:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  40cc18:	ldr	x0, [x8, #3272]
  40cc1c:	mov	w1, wzr
  40cc20:	bl	4117a8 <ferror@plt+0xfbb8>
  40cc24:	bl	411d30 <ferror@plt+0x10140>
  40cc28:	ldr	w8, [x24, #3916]
  40cc2c:	mov	w19, #0x2                   	// #2
  40cc30:	str	w19, [x27, #3576]
  40cc34:	cbz	w8, 40ce68 <ferror@plt+0xb278>
  40cc38:	ldr	w8, [x23, #2592]
  40cc3c:	cbnz	w8, 40ce68 <ferror@plt+0xb278>
  40cc40:	mov	w0, #0x9                   	// #9
  40cc44:	bl	4116e8 <ferror@plt+0xfaf8>
  40cc48:	mov	w0, #0x9                   	// #9
  40cc4c:	bl	4116e8 <ferror@plt+0xfaf8>
  40cc50:	adrp	x0, 423000 <ferror@plt+0x21410>
  40cc54:	add	x0, x0, #0xc81
  40cc58:	bl	4116bc <ferror@plt+0xfacc>
  40cc5c:	ldr	w8, [x27, #3576]
  40cc60:	cmp	w8, #0x1
  40cc64:	lsl	w21, w8, #3
  40cc68:	b.lt	40cc90 <ferror@plt+0xb0a0>  // b.tstop
  40cc6c:	mov	w0, #0x9                   	// #9
  40cc70:	bl	4116e8 <ferror@plt+0xfaf8>
  40cc74:	sub	w8, w21, #0x8
  40cc78:	cmp	w21, #0xf
  40cc7c:	mov	w21, w8
  40cc80:	b.gt	40cc6c <ferror@plt+0xb07c>
  40cc84:	cmp	w8, #0x1
  40cc88:	b.ge	40cc9c <ferror@plt+0xb0ac>  // b.tcont
  40cc8c:	b	40ccb4 <ferror@plt+0xb0c4>
  40cc90:	mov	w8, w21
  40cc94:	cmp	w8, #0x1
  40cc98:	b.lt	40ccb4 <ferror@plt+0xb0c4>  // b.tstop
  40cc9c:	add	w21, w8, #0x1
  40cca0:	mov	w0, #0x20                  	// #32
  40cca4:	bl	4116e8 <ferror@plt+0xfaf8>
  40cca8:	sub	w21, w21, #0x1
  40ccac:	cmp	w21, #0x1
  40ccb0:	b.gt	40cca0 <ferror@plt+0xb0b0>
  40ccb4:	adrp	x0, 423000 <ferror@plt+0x21410>
  40ccb8:	add	x0, x0, #0xc98
  40ccbc:	bl	4116bc <ferror@plt+0xfacc>
  40ccc0:	ldr	w8, [x27, #3576]
  40ccc4:	add	w9, w8, #0x1
  40ccc8:	str	w9, [x27, #3576]
  40cccc:	tbnz	w8, #31, 40ccfc <ferror@plt+0xb10c>
  40ccd0:	lsl	w8, w8, #3
  40ccd4:	add	w21, w8, #0x10
  40ccd8:	mov	w0, #0x9                   	// #9
  40ccdc:	bl	4116e8 <ferror@plt+0xfaf8>
  40cce0:	sub	w21, w21, #0x8
  40cce4:	cmp	w21, #0xf
  40cce8:	b.gt	40ccd8 <ferror@plt+0xb0e8>
  40ccec:	sub	w8, w21, #0x8
  40ccf0:	cmp	w8, #0x1
  40ccf4:	b.ge	40cd08 <ferror@plt+0xb118>  // b.tcont
  40ccf8:	b	40cd20 <ferror@plt+0xb130>
  40ccfc:	lsl	w8, w9, #3
  40cd00:	cmp	w8, #0x1
  40cd04:	b.lt	40cd20 <ferror@plt+0xb130>  // b.tstop
  40cd08:	add	w21, w8, #0x1
  40cd0c:	mov	w0, #0x20                  	// #32
  40cd10:	bl	4116e8 <ferror@plt+0xfaf8>
  40cd14:	sub	w21, w21, #0x1
  40cd18:	cmp	w21, #0x1
  40cd1c:	b.gt	40cd0c <ferror@plt+0xb11c>
  40cd20:	adrp	x0, 430000 <ferror@plt+0x2e410>
  40cd24:	add	x0, x0, #0xf94
  40cd28:	bl	4116bc <ferror@plt+0xfacc>
  40cd2c:	ldr	w8, [x27, #3576]
  40cd30:	cmp	w8, #0x1
  40cd34:	lsl	w21, w8, #3
  40cd38:	b.lt	40cd60 <ferror@plt+0xb170>  // b.tstop
  40cd3c:	mov	w0, #0x9                   	// #9
  40cd40:	bl	4116e8 <ferror@plt+0xfaf8>
  40cd44:	sub	w8, w21, #0x8
  40cd48:	cmp	w21, #0xf
  40cd4c:	mov	w21, w8
  40cd50:	b.gt	40cd3c <ferror@plt+0xb14c>
  40cd54:	cmp	w8, #0x1
  40cd58:	b.ge	40cd6c <ferror@plt+0xb17c>  // b.tcont
  40cd5c:	b	40cd84 <ferror@plt+0xb194>
  40cd60:	mov	w8, w21
  40cd64:	cmp	w8, #0x1
  40cd68:	b.lt	40cd84 <ferror@plt+0xb194>  // b.tstop
  40cd6c:	add	w21, w8, #0x1
  40cd70:	mov	w0, #0x20                  	// #32
  40cd74:	bl	4116e8 <ferror@plt+0xfaf8>
  40cd78:	sub	w21, w21, #0x1
  40cd7c:	cmp	w21, #0x1
  40cd80:	b.gt	40cd70 <ferror@plt+0xb180>
  40cd84:	adrp	x0, 423000 <ferror@plt+0x21410>
  40cd88:	add	x0, x0, #0xcb2
  40cd8c:	bl	4116bc <ferror@plt+0xfacc>
  40cd90:	ldr	w8, [x27, #3576]
  40cd94:	cmp	w8, #0x1
  40cd98:	lsl	w21, w8, #3
  40cd9c:	b.lt	40cdc4 <ferror@plt+0xb1d4>  // b.tstop
  40cda0:	mov	w0, #0x9                   	// #9
  40cda4:	bl	4116e8 <ferror@plt+0xfaf8>
  40cda8:	sub	w8, w21, #0x8
  40cdac:	cmp	w21, #0xf
  40cdb0:	mov	w21, w8
  40cdb4:	b.gt	40cda0 <ferror@plt+0xb1b0>
  40cdb8:	cmp	w8, #0x1
  40cdbc:	b.ge	40cdd0 <ferror@plt+0xb1e0>  // b.tcont
  40cdc0:	b	40cde8 <ferror@plt+0xb1f8>
  40cdc4:	mov	w8, w21
  40cdc8:	cmp	w8, #0x1
  40cdcc:	b.lt	40cde8 <ferror@plt+0xb1f8>  // b.tstop
  40cdd0:	add	w21, w8, #0x1
  40cdd4:	mov	w0, #0x20                  	// #32
  40cdd8:	bl	4116e8 <ferror@plt+0xfaf8>
  40cddc:	sub	w21, w21, #0x1
  40cde0:	cmp	w21, #0x1
  40cde4:	b.gt	40cdd4 <ferror@plt+0xb1e4>
  40cde8:	adrp	x0, 423000 <ferror@plt+0x21410>
  40cdec:	add	x0, x0, #0xcf3
  40cdf0:	bl	4116bc <ferror@plt+0xfacc>
  40cdf4:	ldr	w8, [x27, #3576]
  40cdf8:	cmp	w8, #0x1
  40cdfc:	lsl	w21, w8, #3
  40ce00:	b.lt	40ce28 <ferror@plt+0xb238>  // b.tstop
  40ce04:	mov	w0, #0x9                   	// #9
  40ce08:	bl	4116e8 <ferror@plt+0xfaf8>
  40ce0c:	sub	w8, w21, #0x8
  40ce10:	cmp	w21, #0xf
  40ce14:	mov	w21, w8
  40ce18:	b.gt	40ce04 <ferror@plt+0xb214>
  40ce1c:	cmp	w8, #0x1
  40ce20:	b.ge	40ce34 <ferror@plt+0xb244>  // b.tcont
  40ce24:	b	40ce4c <ferror@plt+0xb25c>
  40ce28:	mov	w8, w21
  40ce2c:	cmp	w8, #0x1
  40ce30:	b.lt	40ce4c <ferror@plt+0xb25c>  // b.tstop
  40ce34:	add	w21, w8, #0x1
  40ce38:	mov	w0, #0x20                  	// #32
  40ce3c:	bl	4116e8 <ferror@plt+0xfaf8>
  40ce40:	sub	w21, w21, #0x1
  40ce44:	cmp	w21, #0x1
  40ce48:	b.gt	40ce38 <ferror@plt+0xb248>
  40ce4c:	adrp	x0, 431000 <ferror@plt+0x2f410>
  40ce50:	add	x0, x0, #0x15e
  40ce54:	bl	4116bc <ferror@plt+0xfacc>
  40ce58:	ldr	w8, [x27, #3576]
  40ce5c:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  40ce60:	sub	w8, w8, #0x1
  40ce64:	str	w8, [x27, #3576]
  40ce68:	bl	411d30 <ferror@plt+0x10140>
  40ce6c:	bl	409748 <ferror@plt+0x7b58>
  40ce70:	adrp	x0, 423000 <ferror@plt+0x21410>
  40ce74:	add	x0, x0, #0xd0b
  40ce78:	bl	4116bc <ferror@plt+0xfacc>
  40ce7c:	bl	407ff0 <ferror@plt+0x6400>
  40ce80:	bl	411d30 <ferror@plt+0x10140>
  40ce84:	str	w19, [x27, #3576]
  40ce88:	bl	406434 <ferror@plt+0x4844>
  40ce8c:	bl	411d30 <ferror@plt+0x10140>
  40ce90:	adrp	x0, 423000 <ferror@plt+0x21410>
  40ce94:	add	x0, x0, #0xd15
  40ce98:	bl	4116bc <ferror@plt+0xfacc>
  40ce9c:	ldr	w8, [x27, #3576]
  40cea0:	cmp	w8, #0x1
  40cea4:	lsl	w19, w8, #3
  40cea8:	b.lt	40ced0 <ferror@plt+0xb2e0>  // b.tstop
  40ceac:	mov	w0, #0x9                   	// #9
  40ceb0:	bl	4116e8 <ferror@plt+0xfaf8>
  40ceb4:	sub	w8, w19, #0x8
  40ceb8:	cmp	w19, #0xf
  40cebc:	mov	w19, w8
  40cec0:	b.gt	40ceac <ferror@plt+0xb2bc>
  40cec4:	cmp	w8, #0x1
  40cec8:	b.ge	40cedc <ferror@plt+0xb2ec>  // b.tcont
  40cecc:	b	40cef4 <ferror@plt+0xb304>
  40ced0:	mov	w8, w19
  40ced4:	cmp	w8, #0x1
  40ced8:	b.lt	40cef4 <ferror@plt+0xb304>  // b.tstop
  40cedc:	add	w19, w8, #0x1
  40cee0:	mov	w0, #0x20                  	// #32
  40cee4:	bl	4116e8 <ferror@plt+0xfaf8>
  40cee8:	sub	w19, w19, #0x1
  40ceec:	cmp	w19, #0x1
  40cef0:	b.gt	40cee0 <ferror@plt+0xb2f0>
  40cef4:	adrp	x0, 423000 <ferror@plt+0x21410>
  40cef8:	add	x0, x0, #0xd37
  40cefc:	bl	4116bc <ferror@plt+0xfacc>
  40cf00:	ldr	w8, [x27, #3576]
  40cf04:	add	w9, w8, #0x1
  40cf08:	str	w9, [x27, #3576]
  40cf0c:	tbnz	w8, #31, 40cf3c <ferror@plt+0xb34c>
  40cf10:	lsl	w8, w8, #3
  40cf14:	add	w19, w8, #0x10
  40cf18:	mov	w0, #0x9                   	// #9
  40cf1c:	bl	4116e8 <ferror@plt+0xfaf8>
  40cf20:	sub	w19, w19, #0x8
  40cf24:	cmp	w19, #0xf
  40cf28:	b.gt	40cf18 <ferror@plt+0xb328>
  40cf2c:	sub	w8, w19, #0x8
  40cf30:	cmp	w8, #0x1
  40cf34:	b.ge	40cf48 <ferror@plt+0xb358>  // b.tcont
  40cf38:	b	40cf60 <ferror@plt+0xb370>
  40cf3c:	lsl	w8, w9, #3
  40cf40:	cmp	w8, #0x1
  40cf44:	b.lt	40cf60 <ferror@plt+0xb370>  // b.tstop
  40cf48:	add	w19, w8, #0x1
  40cf4c:	mov	w0, #0x20                  	// #32
  40cf50:	bl	4116e8 <ferror@plt+0xfaf8>
  40cf54:	sub	w19, w19, #0x1
  40cf58:	cmp	w19, #0x1
  40cf5c:	b.gt	40cf4c <ferror@plt+0xb35c>
  40cf60:	adrp	x0, 430000 <ferror@plt+0x2e410>
  40cf64:	add	x0, x0, #0xf94
  40cf68:	bl	4116bc <ferror@plt+0xfacc>
  40cf6c:	ldr	w8, [x27, #3576]
  40cf70:	cmp	w8, #0x1
  40cf74:	lsl	w19, w8, #3
  40cf78:	b.lt	40cfa0 <ferror@plt+0xb3b0>  // b.tstop
  40cf7c:	mov	w0, #0x9                   	// #9
  40cf80:	bl	4116e8 <ferror@plt+0xfaf8>
  40cf84:	sub	w8, w19, #0x8
  40cf88:	cmp	w19, #0xf
  40cf8c:	mov	w19, w8
  40cf90:	b.gt	40cf7c <ferror@plt+0xb38c>
  40cf94:	cmp	w8, #0x1
  40cf98:	b.ge	40cfac <ferror@plt+0xb3bc>  // b.tcont
  40cf9c:	b	40cfc4 <ferror@plt+0xb3d4>
  40cfa0:	mov	w8, w19
  40cfa4:	cmp	w8, #0x1
  40cfa8:	b.lt	40cfc4 <ferror@plt+0xb3d4>  // b.tstop
  40cfac:	add	w19, w8, #0x1
  40cfb0:	mov	w0, #0x20                  	// #32
  40cfb4:	bl	4116e8 <ferror@plt+0xfaf8>
  40cfb8:	sub	w19, w19, #0x1
  40cfbc:	cmp	w19, #0x1
  40cfc0:	b.gt	40cfb0 <ferror@plt+0xb3c0>
  40cfc4:	adrp	x0, 423000 <ferror@plt+0x21410>
  40cfc8:	add	x0, x0, #0xd7a
  40cfcc:	bl	4116bc <ferror@plt+0xfacc>
  40cfd0:	ldr	w8, [x27, #3576]
  40cfd4:	cmp	w8, #0x1
  40cfd8:	lsl	w19, w8, #3
  40cfdc:	b.lt	40d004 <ferror@plt+0xb414>  // b.tstop
  40cfe0:	mov	w0, #0x9                   	// #9
  40cfe4:	bl	4116e8 <ferror@plt+0xfaf8>
  40cfe8:	sub	w8, w19, #0x8
  40cfec:	cmp	w19, #0xf
  40cff0:	mov	w19, w8
  40cff4:	b.gt	40cfe0 <ferror@plt+0xb3f0>
  40cff8:	cmp	w8, #0x1
  40cffc:	b.ge	40d010 <ferror@plt+0xb420>  // b.tcont
  40d000:	b	40d028 <ferror@plt+0xb438>
  40d004:	mov	w8, w19
  40d008:	cmp	w8, #0x1
  40d00c:	b.lt	40d028 <ferror@plt+0xb438>  // b.tstop
  40d010:	add	w19, w8, #0x1
  40d014:	mov	w0, #0x20                  	// #32
  40d018:	bl	4116e8 <ferror@plt+0xfaf8>
  40d01c:	sub	w19, w19, #0x1
  40d020:	cmp	w19, #0x1
  40d024:	b.gt	40d014 <ferror@plt+0xb424>
  40d028:	ldr	w8, [x23, #2592]
  40d02c:	ldr	w9, [x24, #3916]
  40d030:	adrp	x10, 423000 <ferror@plt+0x21410>
  40d034:	adrp	x11, 423000 <ferror@plt+0x21410>
  40d038:	add	x10, x10, #0xdaa
  40d03c:	add	x11, x11, #0x8f4
  40d040:	cmp	w8, #0x0
  40d044:	csel	x8, x11, x10, eq  // eq = none
  40d048:	cmp	w9, #0x0
  40d04c:	adrp	x9, 438000 <ferror@plt+0x36410>
  40d050:	add	x9, x9, #0xc58
  40d054:	adrp	x0, 423000 <ferror@plt+0x21410>
  40d058:	csel	x1, x9, x8, eq  // eq = none
  40d05c:	add	x0, x0, #0xd83
  40d060:	bl	411cb0 <ferror@plt+0x100c0>
  40d064:	ldr	w8, [x27, #3576]
  40d068:	add	w9, w8, #0x1
  40d06c:	str	w9, [x27, #3576]
  40d070:	tbnz	w8, #31, 40d098 <ferror@plt+0xb4a8>
  40d074:	lsl	w8, w8, #3
  40d078:	add	w19, w8, #0x10
  40d07c:	mov	w0, #0x9                   	// #9
  40d080:	bl	4116e8 <ferror@plt+0xfaf8>
  40d084:	sub	w19, w19, #0x8
  40d088:	cmp	w19, #0xf
  40d08c:	b.gt	40d07c <ferror@plt+0xb48c>
  40d090:	sub	w8, w19, #0x8
  40d094:	b	40d09c <ferror@plt+0xb4ac>
  40d098:	lsl	w8, w9, #3
  40d09c:	adrp	x23, 45c000 <ferror@plt+0x5a410>
  40d0a0:	cmp	w8, #0x1
  40d0a4:	b.lt	40d0c0 <ferror@plt+0xb4d0>  // b.tstop
  40d0a8:	add	w19, w8, #0x1
  40d0ac:	mov	w0, #0x20                  	// #32
  40d0b0:	bl	4116e8 <ferror@plt+0xfaf8>
  40d0b4:	sub	w19, w19, #0x1
  40d0b8:	cmp	w19, #0x1
  40d0bc:	b.gt	40d0ac <ferror@plt+0xb4bc>
  40d0c0:	adrp	x0, 423000 <ferror@plt+0x21410>
  40d0c4:	add	x0, x0, #0xdc4
  40d0c8:	bl	4116bc <ferror@plt+0xfacc>
  40d0cc:	ldr	w8, [x27, #3576]
  40d0d0:	add	w9, w8, #0x1
  40d0d4:	str	w9, [x27, #3576]
  40d0d8:	tbnz	w8, #31, 40d108 <ferror@plt+0xb518>
  40d0dc:	lsl	w8, w8, #3
  40d0e0:	add	w19, w8, #0x10
  40d0e4:	mov	w0, #0x9                   	// #9
  40d0e8:	bl	4116e8 <ferror@plt+0xfaf8>
  40d0ec:	sub	w19, w19, #0x8
  40d0f0:	cmp	w19, #0xf
  40d0f4:	b.gt	40d0e4 <ferror@plt+0xb4f4>
  40d0f8:	sub	w8, w19, #0x8
  40d0fc:	cmp	w8, #0x1
  40d100:	b.ge	40d114 <ferror@plt+0xb524>  // b.tcont
  40d104:	b	40d12c <ferror@plt+0xb53c>
  40d108:	lsl	w8, w9, #3
  40d10c:	cmp	w8, #0x1
  40d110:	b.lt	40d12c <ferror@plt+0xb53c>  // b.tstop
  40d114:	add	w19, w8, #0x1
  40d118:	mov	w0, #0x20                  	// #32
  40d11c:	bl	4116e8 <ferror@plt+0xfaf8>
  40d120:	sub	w19, w19, #0x1
  40d124:	cmp	w19, #0x1
  40d128:	b.gt	40d118 <ferror@plt+0xb528>
  40d12c:	adrp	x0, 423000 <ferror@plt+0x21410>
  40d130:	add	x0, x0, #0xddf
  40d134:	bl	4116bc <ferror@plt+0xfacc>
  40d138:	ldr	w8, [x27, #3576]
  40d13c:	sub	w9, w8, #0x2
  40d140:	cmp	w8, #0x3
  40d144:	str	w9, [x27, #3576]
  40d148:	b.lt	40d178 <ferror@plt+0xb588>  // b.tstop
  40d14c:	lsl	w8, w8, #3
  40d150:	sub	w19, w8, #0x8
  40d154:	mov	w0, #0x9                   	// #9
  40d158:	bl	4116e8 <ferror@plt+0xfaf8>
  40d15c:	sub	w19, w19, #0x8
  40d160:	cmp	w19, #0xf
  40d164:	b.gt	40d154 <ferror@plt+0xb564>
  40d168:	sub	w8, w19, #0x8
  40d16c:	cmp	w8, #0x1
  40d170:	b.ge	40d184 <ferror@plt+0xb594>  // b.tcont
  40d174:	b	40d19c <ferror@plt+0xb5ac>
  40d178:	lsl	w8, w9, #3
  40d17c:	cmp	w8, #0x1
  40d180:	b.lt	40d19c <ferror@plt+0xb5ac>  // b.tstop
  40d184:	add	w19, w8, #0x1
  40d188:	mov	w0, #0x20                  	// #32
  40d18c:	bl	4116e8 <ferror@plt+0xfaf8>
  40d190:	sub	w19, w19, #0x1
  40d194:	cmp	w19, #0x1
  40d198:	b.gt	40d188 <ferror@plt+0xb598>
  40d19c:	adrp	x0, 431000 <ferror@plt+0x2f410>
  40d1a0:	add	x0, x0, #0x15e
  40d1a4:	bl	4116bc <ferror@plt+0xfacc>
  40d1a8:	ldr	w8, [x27, #3576]
  40d1ac:	adrp	x0, 428000 <ferror@plt+0x26410>
  40d1b0:	add	x0, x0, #0xf9c
  40d1b4:	sub	w8, w8, #0x1
  40d1b8:	str	w8, [x27, #3576]
  40d1bc:	bl	4116bc <ferror@plt+0xfacc>
  40d1c0:	bl	411d30 <ferror@plt+0x10140>
  40d1c4:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40d1c8:	ldr	w8, [x8, #1292]
  40d1cc:	cbz	w8, 40d9e4 <ferror@plt+0xbdf4>
  40d1d0:	ldr	w8, [x27, #3576]
  40d1d4:	cmp	w8, #0x1
  40d1d8:	lsl	w19, w8, #3
  40d1dc:	b.lt	40d204 <ferror@plt+0xb614>  // b.tstop
  40d1e0:	mov	w0, #0x9                   	// #9
  40d1e4:	bl	4116e8 <ferror@plt+0xfaf8>
  40d1e8:	sub	w8, w19, #0x8
  40d1ec:	cmp	w19, #0xf
  40d1f0:	mov	w19, w8
  40d1f4:	b.gt	40d1e0 <ferror@plt+0xb5f0>
  40d1f8:	cmp	w8, #0x1
  40d1fc:	b.ge	40d210 <ferror@plt+0xb620>  // b.tcont
  40d200:	b	40d228 <ferror@plt+0xb638>
  40d204:	mov	w8, w19
  40d208:	cmp	w8, #0x1
  40d20c:	b.lt	40d228 <ferror@plt+0xb638>  // b.tstop
  40d210:	add	w19, w8, #0x1
  40d214:	mov	w0, #0x20                  	// #32
  40d218:	bl	4116e8 <ferror@plt+0xfaf8>
  40d21c:	sub	w19, w19, #0x1
  40d220:	cmp	w19, #0x1
  40d224:	b.gt	40d214 <ferror@plt+0xb624>
  40d228:	adrp	x0, 423000 <ferror@plt+0x21410>
  40d22c:	add	x0, x0, #0xdf4
  40d230:	bl	4116bc <ferror@plt+0xfacc>
  40d234:	ldr	w8, [x27, #3576]
  40d238:	add	w9, w8, #0x1
  40d23c:	str	w9, [x27, #3576]
  40d240:	tbnz	w8, #31, 40d270 <ferror@plt+0xb680>
  40d244:	lsl	w8, w8, #3
  40d248:	add	w19, w8, #0x10
  40d24c:	mov	w0, #0x9                   	// #9
  40d250:	bl	4116e8 <ferror@plt+0xfaf8>
  40d254:	sub	w19, w19, #0x8
  40d258:	cmp	w19, #0xf
  40d25c:	b.gt	40d24c <ferror@plt+0xb65c>
  40d260:	sub	w8, w19, #0x8
  40d264:	cmp	w8, #0x1
  40d268:	b.ge	40d27c <ferror@plt+0xb68c>  // b.tcont
  40d26c:	b	40d294 <ferror@plt+0xb6a4>
  40d270:	lsl	w8, w9, #3
  40d274:	cmp	w8, #0x1
  40d278:	b.lt	40d294 <ferror@plt+0xb6a4>  // b.tstop
  40d27c:	add	w19, w8, #0x1
  40d280:	mov	w0, #0x20                  	// #32
  40d284:	bl	4116e8 <ferror@plt+0xfaf8>
  40d288:	sub	w19, w19, #0x1
  40d28c:	cmp	w19, #0x1
  40d290:	b.gt	40d280 <ferror@plt+0xb690>
  40d294:	adrp	x0, 430000 <ferror@plt+0x2e410>
  40d298:	add	x0, x0, #0xf94
  40d29c:	bl	4116bc <ferror@plt+0xfacc>
  40d2a0:	ldr	w8, [x27, #3576]
  40d2a4:	cmp	w8, #0x1
  40d2a8:	lsl	w19, w8, #3
  40d2ac:	b.lt	40d2d4 <ferror@plt+0xb6e4>  // b.tstop
  40d2b0:	mov	w0, #0x9                   	// #9
  40d2b4:	bl	4116e8 <ferror@plt+0xfaf8>
  40d2b8:	sub	w8, w19, #0x8
  40d2bc:	cmp	w19, #0xf
  40d2c0:	mov	w19, w8
  40d2c4:	b.gt	40d2b0 <ferror@plt+0xb6c0>
  40d2c8:	cmp	w8, #0x1
  40d2cc:	b.ge	40d2e0 <ferror@plt+0xb6f0>  // b.tcont
  40d2d0:	b	40d2f8 <ferror@plt+0xb708>
  40d2d4:	mov	w8, w19
  40d2d8:	cmp	w8, #0x1
  40d2dc:	b.lt	40d2f8 <ferror@plt+0xb708>  // b.tstop
  40d2e0:	add	w19, w8, #0x1
  40d2e4:	mov	w0, #0x20                  	// #32
  40d2e8:	bl	4116e8 <ferror@plt+0xfaf8>
  40d2ec:	sub	w19, w19, #0x1
  40d2f0:	cmp	w19, #0x1
  40d2f4:	b.gt	40d2e4 <ferror@plt+0xb6f4>
  40d2f8:	adrp	x0, 422000 <ferror@plt+0x20410>
  40d2fc:	add	x0, x0, #0x5f2
  40d300:	bl	4116bc <ferror@plt+0xfacc>
  40d304:	ldr	w10, [x21, #3024]
  40d308:	ldr	w8, [x27, #3576]
  40d30c:	adrp	x11, 423000 <ferror@plt+0x21410>
  40d310:	adrp	x12, 423000 <ferror@plt+0x21410>
  40d314:	add	x11, x11, #0xe09
  40d318:	add	x12, x12, #0xe30
  40d31c:	cmp	w10, #0x0
  40d320:	add	w9, w8, #0x1
  40d324:	csel	x19, x12, x11, eq  // eq = none
  40d328:	str	w9, [x27, #3576]
  40d32c:	tbnz	w8, #31, 40d35c <ferror@plt+0xb76c>
  40d330:	lsl	w8, w8, #3
  40d334:	add	w21, w8, #0x10
  40d338:	mov	w0, #0x9                   	// #9
  40d33c:	bl	4116e8 <ferror@plt+0xfaf8>
  40d340:	sub	w21, w21, #0x8
  40d344:	cmp	w21, #0xf
  40d348:	b.gt	40d338 <ferror@plt+0xb748>
  40d34c:	sub	w8, w21, #0x8
  40d350:	cmp	w8, #0x1
  40d354:	b.ge	40d368 <ferror@plt+0xb778>  // b.tcont
  40d358:	b	40d380 <ferror@plt+0xb790>
  40d35c:	lsl	w8, w9, #3
  40d360:	cmp	w8, #0x1
  40d364:	b.lt	40d380 <ferror@plt+0xb790>  // b.tstop
  40d368:	add	w21, w8, #0x1
  40d36c:	mov	w0, #0x20                  	// #32
  40d370:	bl	4116e8 <ferror@plt+0xfaf8>
  40d374:	sub	w21, w21, #0x1
  40d378:	cmp	w21, #0x1
  40d37c:	b.gt	40d36c <ferror@plt+0xb77c>
  40d380:	mov	x0, x19
  40d384:	bl	4116bc <ferror@plt+0xfacc>
  40d388:	ldr	w8, [x27, #3576]
  40d38c:	subs	w9, w8, #0x1
  40d390:	str	w9, [x27, #3576]
  40d394:	b.le	40d3c4 <ferror@plt+0xb7d4>
  40d398:	lsl	w19, w8, #3
  40d39c:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  40d3a0:	mov	w0, #0x9                   	// #9
  40d3a4:	bl	4116e8 <ferror@plt+0xfaf8>
  40d3a8:	sub	w19, w19, #0x8
  40d3ac:	cmp	w19, #0xf
  40d3b0:	b.gt	40d3a0 <ferror@plt+0xb7b0>
  40d3b4:	sub	w8, w19, #0x8
  40d3b8:	cmp	w8, #0x1
  40d3bc:	b.ge	40d3d4 <ferror@plt+0xb7e4>  // b.tcont
  40d3c0:	b	40d3ec <ferror@plt+0xb7fc>
  40d3c4:	lsl	w8, w9, #3
  40d3c8:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  40d3cc:	cmp	w8, #0x1
  40d3d0:	b.lt	40d3ec <ferror@plt+0xb7fc>  // b.tstop
  40d3d4:	add	w19, w8, #0x1
  40d3d8:	mov	w0, #0x20                  	// #32
  40d3dc:	bl	4116e8 <ferror@plt+0xfaf8>
  40d3e0:	sub	w19, w19, #0x1
  40d3e4:	cmp	w19, #0x1
  40d3e8:	b.gt	40d3d8 <ferror@plt+0xb7e8>
  40d3ec:	ldr	w1, [x22, #560]
  40d3f0:	adrp	x0, 423000 <ferror@plt+0x21410>
  40d3f4:	add	x0, x0, #0xe5d
  40d3f8:	bl	4119fc <ferror@plt+0xfe0c>
  40d3fc:	ldr	w9, [x27, #3576]
  40d400:	ldr	w10, [x21, #3024]
  40d404:	add	w8, w9, #0x1
  40d408:	str	w8, [x27, #3576]
  40d40c:	lsl	w8, w8, #3
  40d410:	cbz	w10, 40d4b8 <ferror@plt+0xb8c8>
  40d414:	tbnz	w9, #31, 40d438 <ferror@plt+0xb848>
  40d418:	lsl	w8, w9, #3
  40d41c:	add	w19, w8, #0x10
  40d420:	mov	w0, #0x9                   	// #9
  40d424:	bl	4116e8 <ferror@plt+0xfaf8>
  40d428:	sub	w19, w19, #0x8
  40d42c:	cmp	w19, #0xf
  40d430:	b.gt	40d420 <ferror@plt+0xb830>
  40d434:	sub	w8, w19, #0x8
  40d438:	cmp	w8, #0x1
  40d43c:	b.lt	40d458 <ferror@plt+0xb868>  // b.tstop
  40d440:	add	w19, w8, #0x1
  40d444:	mov	w0, #0x20                  	// #32
  40d448:	bl	4116e8 <ferror@plt+0xfaf8>
  40d44c:	sub	w19, w19, #0x1
  40d450:	cmp	w19, #0x1
  40d454:	b.gt	40d444 <ferror@plt+0xb854>
  40d458:	adrp	x0, 423000 <ferror@plt+0x21410>
  40d45c:	add	x0, x0, #0xe76
  40d460:	bl	4116bc <ferror@plt+0xfacc>
  40d464:	ldr	w8, [x27, #3576]
  40d468:	cmp	w8, #0x1
  40d46c:	lsl	w19, w8, #3
  40d470:	b.lt	40d560 <ferror@plt+0xb970>  // b.tstop
  40d474:	mov	w0, #0x9                   	// #9
  40d478:	bl	4116e8 <ferror@plt+0xfaf8>
  40d47c:	sub	w8, w19, #0x8
  40d480:	cmp	w19, #0xf
  40d484:	mov	w19, w8
  40d488:	b.gt	40d474 <ferror@plt+0xb884>
  40d48c:	cmp	w8, #0x1
  40d490:	b.lt	40d56c <ferror@plt+0xb97c>  // b.tstop
  40d494:	adrp	x19, 423000 <ferror@plt+0x21410>
  40d498:	add	w21, w8, #0x1
  40d49c:	add	x19, x19, #0xebd
  40d4a0:	mov	w0, #0x20                  	// #32
  40d4a4:	bl	4116e8 <ferror@plt+0xfaf8>
  40d4a8:	sub	w21, w21, #0x1
  40d4ac:	cmp	w21, #0x1
  40d4b0:	b.gt	40d4a0 <ferror@plt+0xb8b0>
  40d4b4:	b	40d558 <ferror@plt+0xb968>
  40d4b8:	tbnz	w9, #31, 40d4dc <ferror@plt+0xb8ec>
  40d4bc:	lsl	w8, w9, #3
  40d4c0:	add	w19, w8, #0x10
  40d4c4:	mov	w0, #0x9                   	// #9
  40d4c8:	bl	4116e8 <ferror@plt+0xfaf8>
  40d4cc:	sub	w19, w19, #0x8
  40d4d0:	cmp	w19, #0xf
  40d4d4:	b.gt	40d4c4 <ferror@plt+0xb8d4>
  40d4d8:	sub	w8, w19, #0x8
  40d4dc:	cmp	w8, #0x1
  40d4e0:	b.lt	40d4fc <ferror@plt+0xb90c>  // b.tstop
  40d4e4:	add	w19, w8, #0x1
  40d4e8:	mov	w0, #0x20                  	// #32
  40d4ec:	bl	4116e8 <ferror@plt+0xfaf8>
  40d4f0:	sub	w19, w19, #0x1
  40d4f4:	cmp	w19, #0x1
  40d4f8:	b.gt	40d4e8 <ferror@plt+0xb8f8>
  40d4fc:	adrp	x0, 423000 <ferror@plt+0x21410>
  40d500:	add	x0, x0, #0xee2
  40d504:	bl	4116bc <ferror@plt+0xfacc>
  40d508:	ldr	w8, [x27, #3576]
  40d50c:	cmp	w8, #0x1
  40d510:	lsl	w19, w8, #3
  40d514:	b.lt	40d578 <ferror@plt+0xb988>  // b.tstop
  40d518:	mov	w0, #0x9                   	// #9
  40d51c:	bl	4116e8 <ferror@plt+0xfaf8>
  40d520:	sub	w8, w19, #0x8
  40d524:	cmp	w19, #0xf
  40d528:	mov	w19, w8
  40d52c:	b.gt	40d518 <ferror@plt+0xb928>
  40d530:	cmp	w8, #0x1
  40d534:	b.lt	40d584 <ferror@plt+0xb994>  // b.tstop
  40d538:	adrp	x19, 423000 <ferror@plt+0x21410>
  40d53c:	add	w21, w8, #0x1
  40d540:	add	x19, x19, #0xf1e
  40d544:	mov	w0, #0x20                  	// #32
  40d548:	bl	4116e8 <ferror@plt+0xfaf8>
  40d54c:	sub	w21, w21, #0x1
  40d550:	cmp	w21, #0x1
  40d554:	b.gt	40d544 <ferror@plt+0xb954>
  40d558:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  40d55c:	b	40d58c <ferror@plt+0xb99c>
  40d560:	mov	w8, w19
  40d564:	cmp	w8, #0x1
  40d568:	b.ge	40d494 <ferror@plt+0xb8a4>  // b.tcont
  40d56c:	adrp	x19, 423000 <ferror@plt+0x21410>
  40d570:	add	x19, x19, #0xebd
  40d574:	b	40d58c <ferror@plt+0xb99c>
  40d578:	mov	w8, w19
  40d57c:	cmp	w8, #0x1
  40d580:	b.ge	40d538 <ferror@plt+0xb948>  // b.tcont
  40d584:	adrp	x19, 423000 <ferror@plt+0x21410>
  40d588:	add	x19, x19, #0xf1e
  40d58c:	mov	x0, x19
  40d590:	bl	4116bc <ferror@plt+0xfacc>
  40d594:	ldr	w8, [x27, #3576]
  40d598:	subs	w9, w8, #0x1
  40d59c:	str	w9, [x27, #3576]
  40d5a0:	b.le	40d5cc <ferror@plt+0xb9dc>
  40d5a4:	lsl	w19, w8, #3
  40d5a8:	mov	w0, #0x9                   	// #9
  40d5ac:	bl	4116e8 <ferror@plt+0xfaf8>
  40d5b0:	sub	w19, w19, #0x8
  40d5b4:	cmp	w19, #0xf
  40d5b8:	b.gt	40d5a8 <ferror@plt+0xb9b8>
  40d5bc:	sub	w8, w19, #0x8
  40d5c0:	cmp	w8, #0x1
  40d5c4:	b.ge	40d5d8 <ferror@plt+0xb9e8>  // b.tcont
  40d5c8:	b	40d5f0 <ferror@plt+0xba00>
  40d5cc:	lsl	w8, w9, #3
  40d5d0:	cmp	w8, #0x1
  40d5d4:	b.lt	40d5f0 <ferror@plt+0xba00>  // b.tstop
  40d5d8:	add	w19, w8, #0x1
  40d5dc:	mov	w0, #0x20                  	// #32
  40d5e0:	bl	4116e8 <ferror@plt+0xfaf8>
  40d5e4:	sub	w19, w19, #0x1
  40d5e8:	cmp	w19, #0x1
  40d5ec:	b.gt	40d5dc <ferror@plt+0xb9ec>
  40d5f0:	ldr	w1, [x22, #560]
  40d5f4:	adrp	x0, 423000 <ferror@plt+0x21410>
  40d5f8:	add	x0, x0, #0xf50
  40d5fc:	bl	4119fc <ferror@plt+0xfe0c>
  40d600:	ldr	w9, [x27, #3576]
  40d604:	ldr	w10, [x21, #3024]
  40d608:	add	w8, w9, #0x1
  40d60c:	str	w8, [x27, #3576]
  40d610:	lsl	w8, w8, #3
  40d614:	cbz	w10, 40d668 <ferror@plt+0xba78>
  40d618:	tbnz	w9, #31, 40d63c <ferror@plt+0xba4c>
  40d61c:	lsl	w8, w9, #3
  40d620:	add	w19, w8, #0x10
  40d624:	mov	w0, #0x9                   	// #9
  40d628:	bl	4116e8 <ferror@plt+0xfaf8>
  40d62c:	sub	w19, w19, #0x8
  40d630:	cmp	w19, #0xf
  40d634:	b.gt	40d624 <ferror@plt+0xba34>
  40d638:	sub	w8, w19, #0x8
  40d63c:	cmp	w8, #0x1
  40d640:	b.lt	40d710 <ferror@plt+0xbb20>  // b.tstop
  40d644:	adrp	x19, 423000 <ferror@plt+0x21410>
  40d648:	add	w21, w8, #0x1
  40d64c:	add	x19, x19, #0xf6a
  40d650:	mov	w0, #0x20                  	// #32
  40d654:	bl	4116e8 <ferror@plt+0xfaf8>
  40d658:	sub	w21, w21, #0x1
  40d65c:	cmp	w21, #0x1
  40d660:	b.gt	40d650 <ferror@plt+0xba60>
  40d664:	b	40d708 <ferror@plt+0xbb18>
  40d668:	tbnz	w9, #31, 40d68c <ferror@plt+0xba9c>
  40d66c:	lsl	w8, w9, #3
  40d670:	add	w19, w8, #0x10
  40d674:	mov	w0, #0x9                   	// #9
  40d678:	bl	4116e8 <ferror@plt+0xfaf8>
  40d67c:	sub	w19, w19, #0x8
  40d680:	cmp	w19, #0xf
  40d684:	b.gt	40d674 <ferror@plt+0xba84>
  40d688:	sub	w8, w19, #0x8
  40d68c:	cmp	w8, #0x1
  40d690:	b.lt	40d6ac <ferror@plt+0xbabc>  // b.tstop
  40d694:	add	w19, w8, #0x1
  40d698:	mov	w0, #0x20                  	// #32
  40d69c:	bl	4116e8 <ferror@plt+0xfaf8>
  40d6a0:	sub	w19, w19, #0x1
  40d6a4:	cmp	w19, #0x1
  40d6a8:	b.gt	40d698 <ferror@plt+0xbaa8>
  40d6ac:	adrp	x0, 423000 <ferror@plt+0x21410>
  40d6b0:	add	x0, x0, #0xfac
  40d6b4:	bl	4116bc <ferror@plt+0xfacc>
  40d6b8:	ldr	w8, [x27, #3576]
  40d6bc:	cmp	w8, #0x1
  40d6c0:	lsl	w19, w8, #3
  40d6c4:	b.lt	40d71c <ferror@plt+0xbb2c>  // b.tstop
  40d6c8:	mov	w0, #0x9                   	// #9
  40d6cc:	bl	4116e8 <ferror@plt+0xfaf8>
  40d6d0:	sub	w8, w19, #0x8
  40d6d4:	cmp	w19, #0xf
  40d6d8:	mov	w19, w8
  40d6dc:	b.gt	40d6c8 <ferror@plt+0xbad8>
  40d6e0:	cmp	w8, #0x1
  40d6e4:	b.lt	40d728 <ferror@plt+0xbb38>  // b.tstop
  40d6e8:	adrp	x19, 423000 <ferror@plt+0x21410>
  40d6ec:	add	w21, w8, #0x1
  40d6f0:	add	x19, x19, #0xfe4
  40d6f4:	mov	w0, #0x20                  	// #32
  40d6f8:	bl	4116e8 <ferror@plt+0xfaf8>
  40d6fc:	sub	w21, w21, #0x1
  40d700:	cmp	w21, #0x1
  40d704:	b.gt	40d6f4 <ferror@plt+0xbb04>
  40d708:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  40d70c:	b	40d730 <ferror@plt+0xbb40>
  40d710:	adrp	x19, 423000 <ferror@plt+0x21410>
  40d714:	add	x19, x19, #0xf6a
  40d718:	b	40d730 <ferror@plt+0xbb40>
  40d71c:	mov	w8, w19
  40d720:	cmp	w8, #0x1
  40d724:	b.ge	40d6e8 <ferror@plt+0xbaf8>  // b.tcont
  40d728:	adrp	x19, 423000 <ferror@plt+0x21410>
  40d72c:	add	x19, x19, #0xfe4
  40d730:	mov	x0, x19
  40d734:	bl	4116bc <ferror@plt+0xfacc>
  40d738:	ldr	w8, [x27, #3576]
  40d73c:	subs	w9, w8, #0x1
  40d740:	str	w9, [x27, #3576]
  40d744:	b.le	40d770 <ferror@plt+0xbb80>
  40d748:	lsl	w19, w8, #3
  40d74c:	mov	w0, #0x9                   	// #9
  40d750:	bl	4116e8 <ferror@plt+0xfaf8>
  40d754:	sub	w19, w19, #0x8
  40d758:	cmp	w19, #0xf
  40d75c:	b.gt	40d74c <ferror@plt+0xbb5c>
  40d760:	sub	w8, w19, #0x8
  40d764:	cmp	w8, #0x1
  40d768:	b.ge	40d77c <ferror@plt+0xbb8c>  // b.tcont
  40d76c:	b	40d794 <ferror@plt+0xbba4>
  40d770:	lsl	w8, w9, #3
  40d774:	cmp	w8, #0x1
  40d778:	b.lt	40d794 <ferror@plt+0xbba4>  // b.tstop
  40d77c:	add	w19, w8, #0x1
  40d780:	mov	w0, #0x20                  	// #32
  40d784:	bl	4116e8 <ferror@plt+0xfaf8>
  40d788:	sub	w19, w19, #0x1
  40d78c:	cmp	w19, #0x1
  40d790:	b.gt	40d780 <ferror@plt+0xbb90>
  40d794:	ldr	w8, [x22, #560]
  40d798:	adrp	x0, 423000 <ferror@plt+0x21410>
  40d79c:	add	x0, x0, #0xf50
  40d7a0:	add	w1, w8, #0x1
  40d7a4:	bl	4119fc <ferror@plt+0xfe0c>
  40d7a8:	ldr	w10, [x21, #3024]
  40d7ac:	ldr	w8, [x27, #3576]
  40d7b0:	adrp	x11, 423000 <ferror@plt+0x21410>
  40d7b4:	adrp	x12, 424000 <ferror@plt+0x22410>
  40d7b8:	add	x11, x11, #0xff7
  40d7bc:	add	x12, x12, #0x24
  40d7c0:	cmp	w10, #0x0
  40d7c4:	add	w9, w8, #0x1
  40d7c8:	csel	x19, x12, x11, eq  // eq = none
  40d7cc:	str	w9, [x27, #3576]
  40d7d0:	tbnz	w8, #31, 40d800 <ferror@plt+0xbc10>
  40d7d4:	lsl	w8, w8, #3
  40d7d8:	add	w21, w8, #0x10
  40d7dc:	mov	w0, #0x9                   	// #9
  40d7e0:	bl	4116e8 <ferror@plt+0xfaf8>
  40d7e4:	sub	w21, w21, #0x8
  40d7e8:	cmp	w21, #0xf
  40d7ec:	b.gt	40d7dc <ferror@plt+0xbbec>
  40d7f0:	sub	w8, w21, #0x8
  40d7f4:	cmp	w8, #0x1
  40d7f8:	b.ge	40d80c <ferror@plt+0xbc1c>  // b.tcont
  40d7fc:	b	40d824 <ferror@plt+0xbc34>
  40d800:	lsl	w8, w9, #3
  40d804:	cmp	w8, #0x1
  40d808:	b.lt	40d824 <ferror@plt+0xbc34>  // b.tstop
  40d80c:	add	w21, w8, #0x1
  40d810:	mov	w0, #0x20                  	// #32
  40d814:	bl	4116e8 <ferror@plt+0xfaf8>
  40d818:	sub	w21, w21, #0x1
  40d81c:	cmp	w21, #0x1
  40d820:	b.gt	40d810 <ferror@plt+0xbc20>
  40d824:	mov	x0, x19
  40d828:	bl	4116bc <ferror@plt+0xfacc>
  40d82c:	ldr	w8, [x27, #3576]
  40d830:	subs	w9, w8, #0x1
  40d834:	str	w9, [x27, #3576]
  40d838:	b.le	40d868 <ferror@plt+0xbc78>
  40d83c:	lsl	w19, w8, #3
  40d840:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  40d844:	mov	w0, #0x9                   	// #9
  40d848:	bl	4116e8 <ferror@plt+0xfaf8>
  40d84c:	sub	w19, w19, #0x8
  40d850:	cmp	w19, #0xf
  40d854:	b.gt	40d844 <ferror@plt+0xbc54>
  40d858:	sub	w8, w19, #0x8
  40d85c:	cmp	w8, #0x1
  40d860:	b.ge	40d878 <ferror@plt+0xbc88>  // b.tcont
  40d864:	b	40d890 <ferror@plt+0xbca0>
  40d868:	lsl	w8, w9, #3
  40d86c:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  40d870:	cmp	w8, #0x1
  40d874:	b.lt	40d890 <ferror@plt+0xbca0>  // b.tstop
  40d878:	add	w19, w8, #0x1
  40d87c:	mov	w0, #0x20                  	// #32
  40d880:	bl	4116e8 <ferror@plt+0xfaf8>
  40d884:	sub	w19, w19, #0x1
  40d888:	cmp	w19, #0x1
  40d88c:	b.gt	40d87c <ferror@plt+0xbc8c>
  40d890:	adrp	x0, 431000 <ferror@plt+0x2f410>
  40d894:	add	x0, x0, #0x164
  40d898:	bl	4116bc <ferror@plt+0xfacc>
  40d89c:	ldr	w9, [x27, #3576]
  40d8a0:	ldr	w10, [x21, #3024]
  40d8a4:	add	w8, w9, #0x1
  40d8a8:	str	w8, [x27, #3576]
  40d8ac:	lsl	w8, w8, #3
  40d8b0:	cbz	w10, 40d904 <ferror@plt+0xbd14>
  40d8b4:	tbnz	w9, #31, 40d8d8 <ferror@plt+0xbce8>
  40d8b8:	lsl	w8, w9, #3
  40d8bc:	add	w19, w8, #0x10
  40d8c0:	mov	w0, #0x9                   	// #9
  40d8c4:	bl	4116e8 <ferror@plt+0xfaf8>
  40d8c8:	sub	w19, w19, #0x8
  40d8cc:	cmp	w19, #0xf
  40d8d0:	b.gt	40d8c0 <ferror@plt+0xbcd0>
  40d8d4:	sub	w8, w19, #0x8
  40d8d8:	cmp	w8, #0x1
  40d8dc:	b.lt	40d954 <ferror@plt+0xbd64>  // b.tstop
  40d8e0:	adrp	x19, 424000 <ferror@plt+0x22410>
  40d8e4:	add	w21, w8, #0x1
  40d8e8:	add	x19, x19, #0x57
  40d8ec:	mov	w0, #0x20                  	// #32
  40d8f0:	bl	4116e8 <ferror@plt+0xfaf8>
  40d8f4:	sub	w21, w21, #0x1
  40d8f8:	cmp	w21, #0x1
  40d8fc:	b.gt	40d8ec <ferror@plt+0xbcfc>
  40d900:	b	40d968 <ferror@plt+0xbd78>
  40d904:	tbnz	w9, #31, 40d928 <ferror@plt+0xbd38>
  40d908:	lsl	w8, w9, #3
  40d90c:	add	w19, w8, #0x10
  40d910:	mov	w0, #0x9                   	// #9
  40d914:	bl	4116e8 <ferror@plt+0xfaf8>
  40d918:	sub	w19, w19, #0x8
  40d91c:	cmp	w19, #0xf
  40d920:	b.gt	40d910 <ferror@plt+0xbd20>
  40d924:	sub	w8, w19, #0x8
  40d928:	cmp	w8, #0x1
  40d92c:	b.lt	40d960 <ferror@plt+0xbd70>  // b.tstop
  40d930:	adrp	x19, 424000 <ferror@plt+0x22410>
  40d934:	add	w21, w8, #0x1
  40d938:	add	x19, x19, #0x94
  40d93c:	mov	w0, #0x20                  	// #32
  40d940:	bl	4116e8 <ferror@plt+0xfaf8>
  40d944:	sub	w21, w21, #0x1
  40d948:	cmp	w21, #0x1
  40d94c:	b.gt	40d93c <ferror@plt+0xbd4c>
  40d950:	b	40d968 <ferror@plt+0xbd78>
  40d954:	adrp	x19, 424000 <ferror@plt+0x22410>
  40d958:	add	x19, x19, #0x57
  40d95c:	b	40d968 <ferror@plt+0xbd78>
  40d960:	adrp	x19, 424000 <ferror@plt+0x22410>
  40d964:	add	x19, x19, #0x94
  40d968:	mov	x0, x19
  40d96c:	bl	4116bc <ferror@plt+0xfacc>
  40d970:	ldr	w8, [x27, #3576]
  40d974:	subs	w9, w8, #0x1
  40d978:	str	w9, [x27, #3576]
  40d97c:	b.le	40d9a8 <ferror@plt+0xbdb8>
  40d980:	lsl	w19, w8, #3
  40d984:	mov	w0, #0x9                   	// #9
  40d988:	bl	4116e8 <ferror@plt+0xfaf8>
  40d98c:	sub	w19, w19, #0x8
  40d990:	cmp	w19, #0xf
  40d994:	b.gt	40d984 <ferror@plt+0xbd94>
  40d998:	sub	w8, w19, #0x8
  40d99c:	cmp	w8, #0x1
  40d9a0:	b.ge	40d9b4 <ferror@plt+0xbdc4>  // b.tcont
  40d9a4:	b	40d9cc <ferror@plt+0xbddc>
  40d9a8:	lsl	w8, w9, #3
  40d9ac:	cmp	w8, #0x1
  40d9b0:	b.lt	40d9cc <ferror@plt+0xbddc>  // b.tstop
  40d9b4:	add	w19, w8, #0x1
  40d9b8:	mov	w0, #0x20                  	// #32
  40d9bc:	bl	4116e8 <ferror@plt+0xfaf8>
  40d9c0:	sub	w19, w19, #0x1
  40d9c4:	cmp	w19, #0x1
  40d9c8:	b.gt	40d9b8 <ferror@plt+0xbdc8>
  40d9cc:	adrp	x0, 431000 <ferror@plt+0x2f410>
  40d9d0:	add	x0, x0, #0x15e
  40d9d4:	bl	4116bc <ferror@plt+0xfacc>
  40d9d8:	ldr	w8, [x27, #3576]
  40d9dc:	sub	w8, w8, #0x1
  40d9e0:	str	w8, [x27, #3576]
  40d9e4:	bl	411d30 <ferror@plt+0x10140>
  40d9e8:	ldr	w8, [x27, #3576]
  40d9ec:	add	w8, w8, #0x1
  40d9f0:	str	w8, [x27, #3576]
  40d9f4:	bl	405ca0 <ferror@plt+0x40b0>
  40d9f8:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  40d9fc:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40da00:	ldr	x8, [x8, #552]
  40da04:	ldrsw	x9, [x9, #2648]
  40da08:	add	x0, x8, x9
  40da0c:	bl	4119f0 <ferror@plt+0xfe00>
  40da10:	ldr	x0, [x23, #3272]
  40da14:	mov	w1, wzr
  40da18:	bl	4117a8 <ferror@plt+0xfbb8>
  40da1c:	ldr	w8, [x25, #1332]
  40da20:	cmp	w8, #0x1
  40da24:	b.lt	40db3c <ferror@plt+0xbf4c>  // b.tstop
  40da28:	adrp	x19, 424000 <ferror@plt+0x22410>
  40da2c:	mov	w9, wzr
  40da30:	mov	w21, #0x1                   	// #1
  40da34:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  40da38:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x5330>
  40da3c:	add	x19, x19, #0xd1
  40da40:	b	40da68 <ferror@plt+0xbe78>
  40da44:	ldr	x8, [x23, #568]
  40da48:	mov	x0, x19
  40da4c:	ldr	x1, [x8, x21, lsl #3]
  40da50:	bl	411cb0 <ferror@plt+0x100c0>
  40da54:	ldr	w8, [x25, #1332]
  40da58:	mov	w9, #0x1                   	// #1
  40da5c:	cmp	x21, w8, sxtw
  40da60:	add	x21, x21, #0x1
  40da64:	b.ge	40dabc <ferror@plt+0xbecc>  // b.tcont
  40da68:	ldr	x10, [x22, #2656]
  40da6c:	ldr	w10, [x10, x21, lsl #2]
  40da70:	cbnz	w10, 40da5c <ferror@plt+0xbe6c>
  40da74:	ldr	w8, [x27, #3576]
  40da78:	cmp	w8, #0x1
  40da7c:	lsl	w24, w8, #3
  40da80:	b.lt	40da98 <ferror@plt+0xbea8>  // b.tstop
  40da84:	mov	w0, #0x9                   	// #9
  40da88:	bl	4116e8 <ferror@plt+0xfaf8>
  40da8c:	cmp	w24, #0xf
  40da90:	sub	w24, w24, #0x8
  40da94:	b.gt	40da84 <ferror@plt+0xbe94>
  40da98:	cmp	w24, #0x1
  40da9c:	b.lt	40da44 <ferror@plt+0xbe54>  // b.tstop
  40daa0:	add	w24, w24, #0x1
  40daa4:	mov	w0, #0x20                  	// #32
  40daa8:	bl	4116e8 <ferror@plt+0xfaf8>
  40daac:	sub	w24, w24, #0x1
  40dab0:	cmp	w24, #0x1
  40dab4:	b.gt	40daa4 <ferror@plt+0xbeb4>
  40dab8:	b	40da44 <ferror@plt+0xbe54>
  40dabc:	adrp	x23, 45c000 <ferror@plt+0x5a410>
  40dac0:	cbz	w9, 40db3c <ferror@plt+0xbf4c>
  40dac4:	ldr	w8, [x27, #3576]
  40dac8:	add	w9, w8, #0x1
  40dacc:	str	w9, [x27, #3576]
  40dad0:	tbnz	w8, #31, 40db00 <ferror@plt+0xbf10>
  40dad4:	lsl	w8, w8, #3
  40dad8:	add	w19, w8, #0x10
  40dadc:	mov	w0, #0x9                   	// #9
  40dae0:	bl	4116e8 <ferror@plt+0xfaf8>
  40dae4:	sub	w19, w19, #0x8
  40dae8:	cmp	w19, #0xf
  40daec:	b.gt	40dadc <ferror@plt+0xbeec>
  40daf0:	sub	w8, w19, #0x8
  40daf4:	cmp	w8, #0x1
  40daf8:	b.ge	40db0c <ferror@plt+0xbf1c>  // b.tcont
  40dafc:	b	40db24 <ferror@plt+0xbf34>
  40db00:	lsl	w8, w9, #3
  40db04:	cmp	w8, #0x1
  40db08:	b.lt	40db24 <ferror@plt+0xbf34>  // b.tstop
  40db0c:	add	w19, w8, #0x1
  40db10:	mov	w0, #0x20                  	// #32
  40db14:	bl	4116e8 <ferror@plt+0xfaf8>
  40db18:	sub	w19, w19, #0x1
  40db1c:	cmp	w19, #0x1
  40db20:	b.gt	40db10 <ferror@plt+0xbf20>
  40db24:	adrp	x0, 424000 <ferror@plt+0x22410>
  40db28:	add	x0, x0, #0xe9
  40db2c:	bl	4116bc <ferror@plt+0xfacc>
  40db30:	ldr	w8, [x27, #3576]
  40db34:	sub	w8, w8, #0x1
  40db38:	str	w8, [x27, #3576]
  40db3c:	bl	411d30 <ferror@plt+0x10140>
  40db40:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40db44:	ldr	w8, [x28, #2620]
  40db48:	ldr	w9, [x9, #2420]
  40db4c:	mov	w10, #0x4                   	// #4
  40db50:	str	w10, [x27, #3576]
  40db54:	orr	w8, w9, w8
  40db58:	cbz	w8, 40db80 <ferror@plt+0xbf90>
  40db5c:	mov	w0, #0x9                   	// #9
  40db60:	bl	4116e8 <ferror@plt+0xfaf8>
  40db64:	mov	w0, #0x9                   	// #9
  40db68:	bl	4116e8 <ferror@plt+0xfaf8>
  40db6c:	mov	w0, #0x9                   	// #9
  40db70:	bl	4116e8 <ferror@plt+0xfaf8>
  40db74:	mov	w0, #0x9                   	// #9
  40db78:	bl	4116e8 <ferror@plt+0xfaf8>
  40db7c:	b	40dbb4 <ferror@plt+0xbfc4>
  40db80:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  40db84:	ldr	w8, [x26, #2744]
  40db88:	ldr	w9, [x9, #1320]
  40db8c:	mov	w0, #0x9                   	// #9
  40db90:	orr	w19, w9, w8
  40db94:	bl	4116e8 <ferror@plt+0xfaf8>
  40db98:	mov	w0, #0x9                   	// #9
  40db9c:	bl	4116e8 <ferror@plt+0xfaf8>
  40dba0:	mov	w0, #0x9                   	// #9
  40dba4:	bl	4116e8 <ferror@plt+0xfaf8>
  40dba8:	mov	w0, #0x9                   	// #9
  40dbac:	bl	4116e8 <ferror@plt+0xfaf8>
  40dbb0:	cbz	w19, 40dd7c <ferror@plt+0xc18c>
  40dbb4:	adrp	x19, 431000 <ferror@plt+0x2f410>
  40dbb8:	add	x19, x19, #0x23f
  40dbbc:	mov	x0, x19
  40dbc0:	bl	4116bc <ferror@plt+0xfacc>
  40dbc4:	mov	w19, #0x1                   	// #1
  40dbc8:	str	w19, [x27, #3576]
  40dbcc:	bl	411d30 <ferror@plt+0x10140>
  40dbd0:	bl	409748 <ferror@plt+0x7b58>
  40dbd4:	mov	w8, #0x2                   	// #2
  40dbd8:	str	w8, [x27, #3576]
  40dbdc:	bl	411d30 <ferror@plt+0x10140>
  40dbe0:	mov	w0, #0x1                   	// #1
  40dbe4:	bl	408ae8 <ferror@plt+0x6ef8>
  40dbe8:	str	w19, [x27, #3576]
  40dbec:	bl	411d30 <ferror@plt+0x10140>
  40dbf0:	bl	408fb8 <ferror@plt+0x73c8>
  40dbf4:	bl	411d30 <ferror@plt+0x10140>
  40dbf8:	bl	411d30 <ferror@plt+0x10140>
  40dbfc:	ldr	w8, [x20, #3040]
  40dc00:	cbz	w8, 40dc38 <ferror@plt+0xc048>
  40dc04:	ldr	w8, [x27, #3576]
  40dc08:	cmp	w8, #0x1
  40dc0c:	lsl	w19, w8, #3
  40dc10:	b.lt	40dc78 <ferror@plt+0xc088>  // b.tstop
  40dc14:	mov	w0, #0x9                   	// #9
  40dc18:	bl	4116e8 <ferror@plt+0xfaf8>
  40dc1c:	sub	w8, w19, #0x8
  40dc20:	cmp	w19, #0xf
  40dc24:	mov	w19, w8
  40dc28:	b.gt	40dc14 <ferror@plt+0xc024>
  40dc2c:	cmp	w8, #0x1
  40dc30:	b.ge	40dc84 <ferror@plt+0xc094>  // b.tcont
  40dc34:	b	40dc9c <ferror@plt+0xc0ac>
  40dc38:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40dc3c:	ldr	w8, [x8, #2504]
  40dc40:	cbz	w8, 40de84 <ferror@plt+0xc294>
  40dc44:	ldr	w8, [x27, #3576]
  40dc48:	cmp	w8, #0x1
  40dc4c:	lsl	w19, w8, #3
  40dc50:	b.lt	40dddc <ferror@plt+0xc1ec>  // b.tstop
  40dc54:	mov	w0, #0x9                   	// #9
  40dc58:	bl	4116e8 <ferror@plt+0xfaf8>
  40dc5c:	sub	w8, w19, #0x8
  40dc60:	cmp	w19, #0xf
  40dc64:	mov	w19, w8
  40dc68:	b.gt	40dc54 <ferror@plt+0xc064>
  40dc6c:	cmp	w8, #0x1
  40dc70:	b.ge	40dde8 <ferror@plt+0xc1f8>  // b.tcont
  40dc74:	b	40de00 <ferror@plt+0xc210>
  40dc78:	mov	w8, w19
  40dc7c:	cmp	w8, #0x1
  40dc80:	b.lt	40dc9c <ferror@plt+0xc0ac>  // b.tstop
  40dc84:	add	w19, w8, #0x1
  40dc88:	mov	w0, #0x20                  	// #32
  40dc8c:	bl	4116e8 <ferror@plt+0xfaf8>
  40dc90:	sub	w19, w19, #0x1
  40dc94:	cmp	w19, #0x1
  40dc98:	b.gt	40dc88 <ferror@plt+0xc098>
  40dc9c:	adrp	x0, 424000 <ferror@plt+0x22410>
  40dca0:	add	x0, x0, #0xf8
  40dca4:	bl	4116bc <ferror@plt+0xfacc>
  40dca8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40dcac:	ldr	w8, [x8, #2504]
  40dcb0:	cbz	w8, 40de84 <ferror@plt+0xc294>
  40dcb4:	ldr	w8, [x27, #3576]
  40dcb8:	cmp	w8, #0x1
  40dcbc:	lsl	w19, w8, #3
  40dcc0:	b.lt	40dce8 <ferror@plt+0xc0f8>  // b.tstop
  40dcc4:	mov	w0, #0x9                   	// #9
  40dcc8:	bl	4116e8 <ferror@plt+0xfaf8>
  40dccc:	sub	w8, w19, #0x8
  40dcd0:	cmp	w19, #0xf
  40dcd4:	mov	w19, w8
  40dcd8:	b.gt	40dcc4 <ferror@plt+0xc0d4>
  40dcdc:	cmp	w8, #0x1
  40dce0:	b.ge	40dcf4 <ferror@plt+0xc104>  // b.tcont
  40dce4:	b	40dd0c <ferror@plt+0xc11c>
  40dce8:	mov	w8, w19
  40dcec:	cmp	w8, #0x1
  40dcf0:	b.lt	40dd0c <ferror@plt+0xc11c>  // b.tstop
  40dcf4:	add	w19, w8, #0x1
  40dcf8:	mov	w0, #0x20                  	// #32
  40dcfc:	bl	4116e8 <ferror@plt+0xfaf8>
  40dd00:	sub	w19, w19, #0x1
  40dd04:	cmp	w19, #0x1
  40dd08:	b.gt	40dcf8 <ferror@plt+0xc108>
  40dd0c:	adrp	x0, 424000 <ferror@plt+0x22410>
  40dd10:	add	x0, x0, #0x12b
  40dd14:	bl	4116bc <ferror@plt+0xfacc>
  40dd18:	ldr	w8, [x27, #3576]
  40dd1c:	add	w9, w8, #0x1
  40dd20:	str	w9, [x27, #3576]
  40dd24:	tbnz	w8, #31, 40dd54 <ferror@plt+0xc164>
  40dd28:	lsl	w8, w8, #3
  40dd2c:	add	w19, w8, #0x10
  40dd30:	mov	w0, #0x9                   	// #9
  40dd34:	bl	4116e8 <ferror@plt+0xfaf8>
  40dd38:	sub	w19, w19, #0x8
  40dd3c:	cmp	w19, #0xf
  40dd40:	b.gt	40dd30 <ferror@plt+0xc140>
  40dd44:	sub	w8, w19, #0x8
  40dd48:	cmp	w8, #0x1
  40dd4c:	b.ge	40dd60 <ferror@plt+0xc170>  // b.tcont
  40dd50:	b	40de6c <ferror@plt+0xc27c>
  40dd54:	lsl	w8, w9, #3
  40dd58:	cmp	w8, #0x1
  40dd5c:	b.lt	40de6c <ferror@plt+0xc27c>  // b.tstop
  40dd60:	add	w19, w8, #0x1
  40dd64:	mov	w0, #0x20                  	// #32
  40dd68:	bl	4116e8 <ferror@plt+0xfaf8>
  40dd6c:	sub	w19, w19, #0x1
  40dd70:	cmp	w19, #0x1
  40dd74:	b.gt	40dd64 <ferror@plt+0xc174>
  40dd78:	b	40de6c <ferror@plt+0xc27c>
  40dd7c:	adrp	x0, 422000 <ferror@plt+0x20410>
  40dd80:	add	x0, x0, #0xd1
  40dd84:	bl	4116bc <ferror@plt+0xfacc>
  40dd88:	ldr	w8, [x27, #3576]
  40dd8c:	cmp	w8, #0x1
  40dd90:	lsl	w19, w8, #3
  40dd94:	b.lt	40df38 <ferror@plt+0xc348>  // b.tstop
  40dd98:	mov	w0, #0x9                   	// #9
  40dd9c:	bl	4116e8 <ferror@plt+0xfaf8>
  40dda0:	sub	w8, w19, #0x8
  40dda4:	cmp	w19, #0xf
  40dda8:	mov	w19, w8
  40ddac:	b.gt	40dd98 <ferror@plt+0xc1a8>
  40ddb0:	cmp	w8, #0x1
  40ddb4:	b.lt	40df44 <ferror@plt+0xc354>  // b.tstop
  40ddb8:	adrp	x19, 422000 <ferror@plt+0x20410>
  40ddbc:	add	w21, w8, #0x1
  40ddc0:	add	x19, x19, #0xf7
  40ddc4:	mov	w0, #0x20                  	// #32
  40ddc8:	bl	4116e8 <ferror@plt+0xfaf8>
  40ddcc:	sub	w21, w21, #0x1
  40ddd0:	cmp	w21, #0x1
  40ddd4:	b.gt	40ddc4 <ferror@plt+0xc1d4>
  40ddd8:	b	40dbbc <ferror@plt+0xbfcc>
  40dddc:	mov	w8, w19
  40dde0:	cmp	w8, #0x1
  40dde4:	b.lt	40de00 <ferror@plt+0xc210>  // b.tstop
  40dde8:	add	w19, w8, #0x1
  40ddec:	mov	w0, #0x20                  	// #32
  40ddf0:	bl	4116e8 <ferror@plt+0xfaf8>
  40ddf4:	sub	w19, w19, #0x1
  40ddf8:	cmp	w19, #0x1
  40ddfc:	b.gt	40ddec <ferror@plt+0xc1fc>
  40de00:	adrp	x0, 424000 <ferror@plt+0x22410>
  40de04:	add	x0, x0, #0x156
  40de08:	bl	4116bc <ferror@plt+0xfacc>
  40de0c:	ldr	w8, [x27, #3576]
  40de10:	add	w9, w8, #0x1
  40de14:	str	w9, [x27, #3576]
  40de18:	tbnz	w8, #31, 40de48 <ferror@plt+0xc258>
  40de1c:	lsl	w8, w8, #3
  40de20:	add	w19, w8, #0x10
  40de24:	mov	w0, #0x9                   	// #9
  40de28:	bl	4116e8 <ferror@plt+0xfaf8>
  40de2c:	sub	w19, w19, #0x8
  40de30:	cmp	w19, #0xf
  40de34:	b.gt	40de24 <ferror@plt+0xc234>
  40de38:	sub	w8, w19, #0x8
  40de3c:	cmp	w8, #0x1
  40de40:	b.ge	40de54 <ferror@plt+0xc264>  // b.tcont
  40de44:	b	40de6c <ferror@plt+0xc27c>
  40de48:	lsl	w8, w9, #3
  40de4c:	cmp	w8, #0x1
  40de50:	b.lt	40de6c <ferror@plt+0xc27c>  // b.tstop
  40de54:	add	w19, w8, #0x1
  40de58:	mov	w0, #0x20                  	// #32
  40de5c:	bl	4116e8 <ferror@plt+0xfaf8>
  40de60:	sub	w19, w19, #0x1
  40de64:	cmp	w19, #0x1
  40de68:	b.gt	40de58 <ferror@plt+0xc268>
  40de6c:	adrp	x0, 423000 <ferror@plt+0x21410>
  40de70:	add	x0, x0, #0xddf
  40de74:	bl	4116bc <ferror@plt+0xfacc>
  40de78:	ldr	w8, [x27, #3576]
  40de7c:	sub	w8, w8, #0x1
  40de80:	str	w8, [x27, #3576]
  40de84:	bl	411d30 <ferror@plt+0x10140>
  40de88:	ldr	x0, [x23, #3272]
  40de8c:	mov	w1, #0x1                   	// #1
  40de90:	bl	4117a8 <ferror@plt+0xfbb8>
  40de94:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40de98:	ldr	w8, [x8, #2528]
  40de9c:	cmp	w8, #0x3
  40dea0:	b.ne	40df1c <ferror@plt+0xc32c>  // b.any
  40dea4:	adrp	x0, 424000 <ferror@plt+0x22410>
  40dea8:	add	x0, x0, #0x167
  40deac:	bl	4116bc <ferror@plt+0xfacc>
  40deb0:	adrp	x19, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40deb4:	ldrb	w8, [x19, #24]
  40deb8:	cbnz	w8, 40ded4 <ferror@plt+0xc2e4>
  40debc:	ldr	x3, [x23, #3272]
  40dec0:	adrp	x0, 422000 <ferror@plt+0x20410>
  40dec4:	add	x0, x0, #0x323
  40dec8:	mov	w1, #0x2                   	// #2
  40decc:	mov	w2, #0x1                   	// #1
  40ded0:	bl	401a80 <fwrite@plt>
  40ded4:	bl	41abac <ferror@plt+0x18fbc>
  40ded8:	ldrb	w8, [x19, #24]
  40dedc:	cbnz	w8, 40def8 <ferror@plt+0xc308>
  40dee0:	ldr	x3, [x23, #3272]
  40dee4:	adrp	x0, 442000 <ferror@plt+0x40410>
  40dee8:	add	x0, x0, #0xc0e
  40deec:	mov	w1, #0x2                   	// #2
  40def0:	mov	w2, #0x1                   	// #1
  40def4:	bl	401a80 <fwrite@plt>
  40def8:	ldp	x20, x19, [sp, #80]
  40defc:	ldp	x22, x21, [sp, #64]
  40df00:	ldp	x24, x23, [sp, #48]
  40df04:	ldp	x26, x25, [sp, #32]
  40df08:	ldp	x28, x27, [sp, #16]
  40df0c:	adrp	x0, 428000 <ferror@plt+0x26410>
  40df10:	add	x0, x0, #0xf9c
  40df14:	ldp	x29, x30, [sp], #96
  40df18:	b	4116bc <ferror@plt+0xfacc>
  40df1c:	ldp	x20, x19, [sp, #80]
  40df20:	ldp	x22, x21, [sp, #64]
  40df24:	ldp	x24, x23, [sp, #48]
  40df28:	ldp	x26, x25, [sp, #32]
  40df2c:	ldp	x28, x27, [sp, #16]
  40df30:	ldp	x29, x30, [sp], #96
  40df34:	ret
  40df38:	mov	w8, w19
  40df3c:	cmp	w8, #0x1
  40df40:	b.ge	40ddb8 <ferror@plt+0xc1c8>  // b.tcont
  40df44:	adrp	x19, 422000 <ferror@plt+0x20410>
  40df48:	add	x19, x19, #0xf7
  40df4c:	b	40dbbc <ferror@plt+0xbfcc>
  40df50:	sub	sp, sp, #0x50
  40df54:	stp	x22, x21, [sp, #48]
  40df58:	mov	w21, w0
  40df5c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x3330>
  40df60:	add	x0, x0, #0xa80
  40df64:	stp	x29, x30, [sp, #16]
  40df68:	stp	x24, x23, [sp, #32]
  40df6c:	stp	x20, x19, [sp, #64]
  40df70:	add	x29, sp, #0x10
  40df74:	mov	x20, x1
  40df78:	bl	4017c0 <_setjmp@plt>
  40df7c:	cbz	w0, 40e00c <ferror@plt+0xc41c>
  40df80:	adrp	x21, 45c000 <ferror@plt+0x5a410>
  40df84:	ldr	x20, [x21, #3272]
  40df88:	mov	w19, w0
  40df8c:	cbz	x20, 40dfb8 <ferror@plt+0xc3c8>
  40df90:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  40df94:	ldrb	w8, [x8, #3656]
  40df98:	tbnz	w8, #0, 40dfb8 <ferror@plt+0xc3c8>
  40df9c:	mov	x0, x20
  40dfa0:	bl	401bf0 <ferror@plt>
  40dfa4:	cbnz	w0, 40dfb8 <ferror@plt+0xc3c8>
  40dfa8:	mov	x0, x20
  40dfac:	bl	401ab0 <fflush@plt>
  40dfb0:	ldr	x0, [x21, #3272]
  40dfb4:	bl	401890 <fclose@plt>
  40dfb8:	sub	x0, x29, #0x4
  40dfbc:	bl	401a90 <wait@plt>
  40dfc0:	cmp	w0, #0x1
  40dfc4:	b.lt	40dff0 <ferror@plt+0xc400>  // b.tstop
  40dfc8:	mov	w20, #0xff7f                	// #65407
  40dfcc:	mov	w21, #0x2                   	// #2
  40dfd0:	ldur	w8, [x29, #-4]
  40dfd4:	sub	x0, x29, #0x4
  40dfd8:	tst	w8, w20
  40dfdc:	ccmp	w19, #0x2, #0x0, ne  // ne = any
  40dfe0:	csel	w19, w21, w19, lt  // lt = tstop
  40dfe4:	bl	401a90 <wait@plt>
  40dfe8:	cmp	w0, #0x0
  40dfec:	b.gt	40dfd0 <ferror@plt+0xc3e0>
  40dff0:	sub	w0, w19, #0x1
  40dff4:	ldp	x20, x19, [sp, #64]
  40dff8:	ldp	x22, x21, [sp, #48]
  40dffc:	ldp	x24, x23, [sp, #32]
  40e000:	ldp	x29, x30, [sp, #16]
  40e004:	add	sp, sp, #0x50
  40e008:	ret
  40e00c:	mov	w0, w21
  40e010:	mov	x1, x20
  40e014:	bl	40e0ec <ferror@plt+0xc4fc>
  40e018:	bl	40ed48 <ferror@plt+0xd158>
  40e01c:	bl	411d30 <ferror@plt+0x10140>
  40e020:	bl	403770 <ferror@plt+0x1b80>
  40e024:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  40e028:	ldr	w8, [x22, #560]
  40e02c:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e030:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e034:	cmp	w8, #0x1
  40e038:	b.lt	40e090 <ferror@plt+0xc4a0>  // b.tstop
  40e03c:	adrp	x19, 424000 <ferror@plt+0x22410>
  40e040:	mov	w23, #0x1                   	// #1
  40e044:	add	x19, x19, #0x5cf
  40e048:	adrp	x24, 462000 <stdin@@GLIBC_2.17+0x5330>
  40e04c:	ldr	x9, [x21, #3064]
  40e050:	ldr	w9, [x9, x23, lsl #2]
  40e054:	cbnz	w9, 40e084 <ferror@plt+0xc494>
  40e058:	ldr	w9, [x20, #320]
  40e05c:	cmp	x23, x9
  40e060:	b.eq	40e084 <ferror@plt+0xc494>  // b.none
  40e064:	mov	w2, #0x5                   	// #5
  40e068:	mov	x0, xzr
  40e06c:	mov	x1, x19
  40e070:	bl	401ae0 <dcgettext@plt>
  40e074:	ldr	x8, [x24, #600]
  40e078:	ldr	w1, [x8, x23, lsl #2]
  40e07c:	bl	416020 <ferror@plt+0x14430>
  40e080:	ldr	w8, [x22, #560]
  40e084:	cmp	x23, w8, sxtw
  40e088:	add	x23, x23, #0x1
  40e08c:	b.lt	40e04c <ferror@plt+0xc45c>  // b.tstop
  40e090:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40e094:	ldr	w8, [x8, #2372]
  40e098:	cbz	w8, 40e0e0 <ferror@plt+0xc4f0>
  40e09c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e0a0:	ldr	w8, [x8, #2744]
  40e0a4:	cbnz	w8, 40e0e0 <ferror@plt+0xc4f0>
  40e0a8:	ldr	x8, [x21, #3064]
  40e0ac:	ldrsw	x9, [x20, #320]
  40e0b0:	ldr	w8, [x8, x9, lsl #2]
  40e0b4:	cbz	w8, 40e0e0 <ferror@plt+0xc4f0>
  40e0b8:	adrp	x1, 424000 <ferror@plt+0x22410>
  40e0bc:	add	x1, x1, #0x5e6
  40e0c0:	mov	w2, #0x5                   	// #5
  40e0c4:	mov	x0, xzr
  40e0c8:	bl	401ae0 <dcgettext@plt>
  40e0cc:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  40e0d0:	ldr	x8, [x8, #600]
  40e0d4:	ldrsw	x9, [x20, #320]
  40e0d8:	ldr	w1, [x8, x9, lsl #2]
  40e0dc:	bl	416020 <ferror@plt+0x14430>
  40e0e0:	bl	40a9d8 <ferror@plt+0x8de8>
  40e0e4:	mov	w0, wzr
  40e0e8:	bl	40f458 <ferror@plt+0xd868>
  40e0ec:	sub	sp, sp, #0x90
  40e0f0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  40e0f4:	adrp	x14, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e0f8:	mov	w15, #0x800                 	// #2048
  40e0fc:	str	w15, [x14, #3028]
  40e100:	mov	w14, #0x1                   	// #1
  40e104:	str	wzr, [x8, #3920]
  40e108:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e10c:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x6330>
  40e110:	mov	w13, #0xffffffff            	// #-1
  40e114:	adrp	x3, 462000 <stdin@@GLIBC_2.17+0x5330>
  40e118:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e11c:	adrp	x5, 461000 <stdin@@GLIBC_2.17+0x4330>
  40e120:	strb	w14, [x8, #2432]
  40e124:	adrp	x8, 424000 <ferror@plt+0x22410>
  40e128:	str	w13, [x2, #584]
  40e12c:	str	w13, [x3, #576]
  40e130:	str	w13, [x4, #3000]
  40e134:	str	w13, [x5, #1320]
  40e138:	adrp	x13, 462000 <stdin@@GLIBC_2.17+0x5330>
  40e13c:	add	x8, x8, #0xaf5
  40e140:	str	x8, [x13, #528]
  40e144:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  40e148:	str	xzr, [x8, #3648]
  40e14c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e150:	stp	x28, x27, [sp, #64]
  40e154:	stp	x26, x25, [sp, #80]
  40e158:	stp	x24, x23, [sp, #96]
  40e15c:	stp	x20, x19, [sp, #128]
  40e160:	mov	x28, x1
  40e164:	str	w0, [sp, #12]
  40e168:	adrp	x27, 463000 <stdin@@GLIBC_2.17+0x6330>
  40e16c:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e170:	adrp	x25, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e174:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e178:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  40e17c:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e180:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e184:	adrp	x12, 461000 <stdin@@GLIBC_2.17+0x4330>
  40e188:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e18c:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e190:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e194:	str	wzr, [x8, #3032]
  40e198:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e19c:	stp	x29, x30, [sp, #48]
  40e1a0:	stp	x22, x21, [sp, #112]
  40e1a4:	adrp	x7, 461000 <stdin@@GLIBC_2.17+0x4330>
  40e1a8:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x5330>
  40e1ac:	adrp	x26, 463000 <stdin@@GLIBC_2.17+0x6330>
  40e1b0:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e1b4:	adrp	x30, 461000 <stdin@@GLIBC_2.17+0x4330>
  40e1b8:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e1bc:	adrp	x16, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e1c0:	adrp	x17, 463000 <stdin@@GLIBC_2.17+0x6330>
  40e1c4:	adrp	x18, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e1c8:	adrp	x6, 462000 <stdin@@GLIBC_2.17+0x5330>
  40e1cc:	adrp	x15, 461000 <stdin@@GLIBC_2.17+0x4330>
  40e1d0:	str	wzr, [x9, #2520]
  40e1d4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e1d8:	str	wzr, [x10, #3916]
  40e1dc:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e1e0:	str	wzr, [x11, #2744]
  40e1e4:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e1e8:	str	wzr, [x12, #1328]
  40e1ec:	adrp	x12, 461000 <stdin@@GLIBC_2.17+0x4330>
  40e1f0:	str	w14, [x23, #3092]
  40e1f4:	str	wzr, [x27, #576]
  40e1f8:	str	wzr, [x24, #3104]
  40e1fc:	str	wzr, [x25, #2524]
  40e200:	str	wzr, [x20, #2628]
  40e204:	str	wzr, [x0, #2592]
  40e208:	str	wzr, [x1, #2504]
  40e20c:	str	wzr, [x8, #3072]
  40e210:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e214:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e218:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e21c:	adrp	x27, 463000 <stdin@@GLIBC_2.17+0x6330>
  40e220:	adrp	x25, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e224:	adrp	x20, 45c000 <ferror@plt+0x5a410>
  40e228:	mov	w0, #0x800                 	// #2048
  40e22c:	mov	w1, #0x1                   	// #1
  40e230:	add	x29, sp, #0x30
  40e234:	str	w14, [x6, #580]
  40e238:	str	w14, [x15, #1312]
  40e23c:	str	w14, [x9, #2616]
  40e240:	str	wzr, [x7, #2372]
  40e244:	str	wzr, [x21, #608]
  40e248:	str	wzr, [x26, #3924]
  40e24c:	str	wzr, [x22, #2420]
  40e250:	str	wzr, [x30, #1292]
  40e254:	str	wzr, [x19, #3024]
  40e258:	str	wzr, [x16, #2620]
  40e25c:	str	wzr, [x17, #2620]
  40e260:	str	wzr, [x18, #2664]
  40e264:	str	wzr, [x10, #2428]
  40e268:	str	wzr, [x11, #3100]
  40e26c:	str	wzr, [x12, #1316]
  40e270:	str	xzr, [x8, #2576]
  40e274:	str	wzr, [x24, #2640]
  40e278:	str	wzr, [x23, #3036]
  40e27c:	strb	wzr, [x27, #2648]
  40e280:	strb	wzr, [x25, #3044]
  40e284:	str	xzr, [x20, #3640]
  40e288:	bl	411148 <ferror@plt+0xf558>
  40e28c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  40e290:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  40e294:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e298:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e29c:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e2a0:	str	x0, [x8, #552]
  40e2a4:	str	wzr, [x9, #592]
  40e2a8:	str	wzr, [x10, #2648]
  40e2ac:	str	wzr, [x11, #2732]
  40e2b0:	str	wzr, [x12, #3080]
  40e2b4:	strb	wzr, [x0]
  40e2b8:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e2bc:	add	x0, x0, #0xe0
  40e2c0:	mov	w1, #0x1                   	// #1
  40e2c4:	bl	4025c8 <ferror@plt+0x9d8>
  40e2c8:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e2cc:	add	x0, x0, #0xc0
  40e2d0:	mov	w1, #0x8                   	// #8
  40e2d4:	bl	4025c8 <ferror@plt+0x9d8>
  40e2d8:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e2dc:	add	x0, x0, #0x100
  40e2e0:	mov	w1, #0x1                   	// #1
  40e2e4:	bl	4025c8 <ferror@plt+0x9d8>
  40e2e8:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e2ec:	add	x0, x0, #0x120
  40e2f0:	mov	w1, #0x1                   	// #1
  40e2f4:	bl	4025c8 <ferror@plt+0x9d8>
  40e2f8:	adrp	x8, 424000 <ferror@plt+0x22410>
  40e2fc:	add	x8, x8, #0x530
  40e300:	ldr	q0, [x8]
  40e304:	adrp	x21, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e308:	add	x21, x21, #0xa0
  40e30c:	mov	w1, #0x8                   	// #8
  40e310:	mov	x0, x21
  40e314:	str	q0, [sp, #16]
  40e318:	bl	4025c8 <ferror@plt+0x9d8>
  40e31c:	add	x1, sp, #0x10
  40e320:	mov	w2, #0x2                   	// #2
  40e324:	mov	x0, x21
  40e328:	bl	401fa4 <ferror@plt+0x3b4>
  40e32c:	bl	416470 <ferror@plt+0x14880>
  40e330:	bl	4160b8 <ferror@plt+0x144c8>
  40e334:	ldr	x0, [x28]
  40e338:	bl	401930 <__xpg_basename@plt>
  40e33c:	adrp	x22, 454000 <ferror@plt+0x52410>
  40e340:	str	x0, [x22, #608]
  40e344:	cbz	x0, 40e36c <ferror@plt+0xc77c>
  40e348:	mov	x21, x0
  40e34c:	bl	401790 <strlen@plt>
  40e350:	add	x8, x0, x21
  40e354:	ldurb	w8, [x8, #-1]
  40e358:	cmp	w8, #0x2b
  40e35c:	b.ne	40e36c <ferror@plt+0xc77c>  // b.any
  40e360:	mov	w8, #0x1                   	// #1
  40e364:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e368:	str	w8, [x9, #3024]
  40e36c:	ldr	w1, [sp, #12]
  40e370:	adrp	x0, 454000 <ferror@plt+0x52410>
  40e374:	add	x0, x0, #0x2d0
  40e378:	mov	x2, x28
  40e37c:	mov	w3, wzr
  40e380:	bl	4164d0 <ferror@plt+0x148e0>
  40e384:	cbz	x0, 40ed20 <ferror@plt+0xd130>
  40e388:	add	x1, sp, #0x10
  40e38c:	sub	x2, x29, #0x4
  40e390:	mov	x21, x0
  40e394:	bl	416e70 <ferror@plt+0x15280>
  40e398:	cbz	w0, 40eb40 <ferror@plt+0xcf50>
  40e39c:	adrp	x26, 424000 <ferror@plt+0x22410>
  40e3a0:	mov	w19, wzr
  40e3a4:	add	x26, x26, #0x430
  40e3a8:	b	40e3d8 <ferror@plt+0xc7e8>
  40e3ac:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e3b0:	adrp	x1, 425000 <ferror@plt+0x23410>
  40e3b4:	add	x0, x0, #0xa0
  40e3b8:	add	x1, x1, #0x79
  40e3bc:	mov	x2, xzr
  40e3c0:	bl	40237c <ferror@plt+0x78c>
  40e3c4:	add	x1, sp, #0x10
  40e3c8:	sub	x2, x29, #0x4
  40e3cc:	mov	x0, x21
  40e3d0:	bl	416e70 <ferror@plt+0x15280>
  40e3d4:	cbz	w0, 40eb40 <ferror@plt+0xcf50>
  40e3d8:	tbnz	w0, #31, 40ecb0 <ferror@plt+0xd0c0>
  40e3dc:	sub	w8, w0, #0x1
  40e3e0:	cmp	w8, #0x56
  40e3e4:	b.hi	40e3c4 <ferror@plt+0xc7d4>  // b.pmore
  40e3e8:	adr	x9, 40e3ac <ferror@plt+0xc7bc>
  40e3ec:	ldrh	w10, [x26, x8, lsl #1]
  40e3f0:	add	x9, x9, x10, lsl #2
  40e3f4:	br	x9
  40e3f8:	mov	w8, #0x80                  	// #128
  40e3fc:	b	40e6d0 <ferror@plt+0xcae0>
  40e400:	mov	w8, #0x1                   	// #1
  40e404:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  40e408:	str	w8, [x9, #3924]
  40e40c:	b	40e3c4 <ferror@plt+0xc7d4>
  40e410:	mov	w8, #0x1                   	// #1
  40e414:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e418:	str	w8, [x9, #2504]
  40e41c:	b	40e3c4 <ferror@plt+0xc7d4>
  40e420:	mov	w8, #0x1                   	// #1
  40e424:	str	w8, [x23, #3036]
  40e428:	b	40e3c4 <ferror@plt+0xc7d4>
  40e42c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e430:	mov	w9, #0x1                   	// #1
  40e434:	strb	w9, [x8, #24]
  40e438:	b	40e3c4 <ferror@plt+0xc7d4>
  40e43c:	mov	w8, #0x1                   	// #1
  40e440:	str	w8, [x24, #2640]
  40e444:	b	40e3c4 <ferror@plt+0xc7d4>
  40e448:	mov	w8, #0x1                   	// #1
  40e44c:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  40e450:	str	w8, [x9, #608]
  40e454:	b	40e3c4 <ferror@plt+0xc7d4>
  40e458:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e45c:	adrp	x1, 425000 <ferror@plt+0x23410>
  40e460:	add	x0, x0, #0xa0
  40e464:	add	x1, x1, #0x23
  40e468:	b	40e3bc <ferror@plt+0xc7cc>
  40e46c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e470:	adrp	x1, 425000 <ferror@plt+0x23410>
  40e474:	add	x0, x0, #0xa0
  40e478:	add	x1, x1, #0x68
  40e47c:	b	40e3bc <ferror@plt+0xc7cc>
  40e480:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e484:	adrp	x1, 424000 <ferror@plt+0x22410>
  40e488:	add	x0, x0, #0xa0
  40e48c:	add	x1, x1, #0xf87
  40e490:	b	40e3bc <ferror@plt+0xc7cc>
  40e494:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e498:	adrp	x1, 425000 <ferror@plt+0x23410>
  40e49c:	add	x0, x0, #0xa0
  40e4a0:	add	x1, x1, #0x47
  40e4a4:	b	40e3bc <ferror@plt+0xc7cc>
  40e4a8:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e4ac:	adrp	x1, 425000 <ferror@plt+0x23410>
  40e4b0:	add	x0, x0, #0xa0
  40e4b4:	add	x1, x1, #0x37
  40e4b8:	b	40e3bc <ferror@plt+0xc7cc>
  40e4bc:	mov	w8, #0x1                   	// #1
  40e4c0:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  40e4c4:	str	w8, [x9, #576]
  40e4c8:	b	40e3c4 <ferror@plt+0xc7d4>
  40e4cc:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e4d0:	adrp	x1, 424000 <ferror@plt+0x22410>
  40e4d4:	add	x0, x0, #0xa0
  40e4d8:	add	x1, x1, #0xfc5
  40e4dc:	b	40e3bc <ferror@plt+0xc7cc>
  40e4e0:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e4e4:	adrp	x1, 424000 <ferror@plt+0x22410>
  40e4e8:	add	x0, x0, #0xa0
  40e4ec:	add	x1, x1, #0xf78
  40e4f0:	b	40e3bc <ferror@plt+0xc7cc>
  40e4f4:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e4f8:	adrp	x1, 425000 <ferror@plt+0x23410>
  40e4fc:	add	x0, x0, #0xa0
  40e500:	add	x1, x1, #0x57
  40e504:	b	40e3bc <ferror@plt+0xc7cc>
  40e508:	ldr	x8, [sp, #16]
  40e50c:	mov	w9, #0x1                   	// #1
  40e510:	strb	w9, [x25, #3044]
  40e514:	str	x8, [x20, #3640]
  40e518:	b	40e3c4 <ferror@plt+0xc7d4>
  40e51c:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  40e520:	mov	w9, #0x1                   	// #1
  40e524:	str	w9, [x8, #3584]
  40e528:	b	40e3c4 <ferror@plt+0xc7d4>
  40e52c:	mov	w8, #0x1                   	// #1
  40e530:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e534:	str	w8, [x9, #3104]
  40e538:	b	40e3c4 <ferror@plt+0xc7d4>
  40e53c:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40e540:	str	wzr, [x8, #1312]
  40e544:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  40e548:	str	wzr, [x8, #580]
  40e54c:	mov	w8, #0x1                   	// #1
  40e550:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e554:	str	w8, [x9, #2420]
  40e558:	str	w8, [x23, #3036]
  40e55c:	b	40e3c4 <ferror@plt+0xc7d4>
  40e560:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e564:	adrp	x1, 424000 <ferror@plt+0x22410>
  40e568:	add	x0, x0, #0xa0
  40e56c:	add	x1, x1, #0xf15
  40e570:	b	40e3bc <ferror@plt+0xc7cc>
  40e574:	str	x28, [sp]
  40e578:	ldr	x28, [sp, #16]
  40e57c:	ldrb	w8, [x28]
  40e580:	cbz	w8, 40e598 <ferror@plt+0xc9a8>
  40e584:	cmp	w8, #0x3d
  40e588:	b.eq	40e598 <ferror@plt+0xc9a8>  // b.none
  40e58c:	add	x28, x28, #0x1
  40e590:	ldrb	w8, [x28]
  40e594:	cbnz	w8, 40e584 <ferror@plt+0xc994>
  40e598:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e59c:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40e5a0:	add	x0, x0, #0xe0
  40e5a4:	add	x1, x1, #0x95e
  40e5a8:	mov	x20, x25
  40e5ac:	mov	x25, x27
  40e5b0:	bl	401e34 <ferror@plt+0x244>
  40e5b4:	ldrb	w8, [x28]
  40e5b8:	ldr	x1, [sp, #16]
  40e5bc:	cbz	w8, 40ea28 <ferror@plt+0xce38>
  40e5c0:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e5c4:	add	x22, x22, #0xe0
  40e5c8:	sub	w2, w28, w1
  40e5cc:	mov	x0, x22
  40e5d0:	bl	402078 <ferror@plt+0x488>
  40e5d4:	adrp	x1, 424000 <ferror@plt+0x22410>
  40e5d8:	add	x1, x1, #0x387
  40e5dc:	mov	x0, x22
  40e5e0:	bl	401e34 <ferror@plt+0x244>
  40e5e4:	add	x1, x28, #0x1
  40e5e8:	mov	x0, x22
  40e5ec:	bl	401e34 <ferror@plt+0x244>
  40e5f0:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40e5f4:	add	x1, x1, #0xdf3
  40e5f8:	b	40ea40 <ferror@plt+0xce50>
  40e5fc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e600:	str	wzr, [x8, #2628]
  40e604:	b	40e3c4 <ferror@plt+0xc7d4>
  40e608:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e60c:	adrp	x1, 442000 <ferror@plt+0x40410>
  40e610:	adrp	x2, 42a000 <ferror@plt+0x28410>
  40e614:	add	x0, x0, #0xe0
  40e618:	add	x1, x1, #0xc77
  40e61c:	add	x2, x2, #0xd06
  40e620:	bl	40209c <ferror@plt+0x4ac>
  40e624:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e628:	str	wzr, [x8, #2616]
  40e62c:	b	40e3c4 <ferror@plt+0xc7d4>
  40e630:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40e634:	str	wzr, [x8, #1316]
  40e638:	b	40e3c4 <ferror@plt+0xc7d4>
  40e63c:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40e640:	str	wzr, [x8, #1320]
  40e644:	b	40e3c4 <ferror@plt+0xc7d4>
  40e648:	mov	w8, #0x1                   	// #1
  40e64c:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  40e650:	str	w8, [x9, #2372]
  40e654:	b	40e3c4 <ferror@plt+0xc7d4>
  40e658:	mov	w8, #0x1                   	// #1
  40e65c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  40e660:	str	w8, [x9, #576]
  40e664:	b	40e3c4 <ferror@plt+0xc7d4>
  40e668:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e66c:	adrp	x1, 424000 <ferror@plt+0x22410>
  40e670:	add	x0, x0, #0xa0
  40e674:	add	x1, x1, #0xfeb
  40e678:	b	40e3bc <ferror@plt+0xc7cc>
  40e67c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e680:	adrp	x1, 424000 <ferror@plt+0x22410>
  40e684:	add	x0, x0, #0xa0
  40e688:	add	x1, x1, #0xefc
  40e68c:	b	40e3bc <ferror@plt+0xc7cc>
  40e690:	mov	w8, #0x1                   	// #1
  40e694:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  40e698:	str	w8, [x9, #1320]
  40e69c:	b	40e3c4 <ferror@plt+0xc7d4>
  40e6a0:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  40e6a4:	str	wzr, [x8, #580]
  40e6a8:	b	40e3c4 <ferror@plt+0xc7d4>
  40e6ac:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e6b0:	adrp	x1, 442000 <ferror@plt+0x40410>
  40e6b4:	adrp	x2, 438000 <ferror@plt+0x36410>
  40e6b8:	add	x0, x0, #0xe0
  40e6bc:	add	x1, x1, #0xc77
  40e6c0:	add	x2, x2, #0xc58
  40e6c4:	bl	40209c <ferror@plt+0x4ac>
  40e6c8:	b	40e3c4 <ferror@plt+0xc7d4>
  40e6cc:	mov	w8, #0x100                 	// #256
  40e6d0:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e6d4:	str	w8, [x9, #3000]
  40e6d8:	b	40e3c4 <ferror@plt+0xc7d4>
  40e6dc:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  40e6e0:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  40e6e4:	ldr	x9, [x9, #1680]
  40e6e8:	ldr	x8, [x8, #1672]
  40e6ec:	lsl	x9, x9, #2
  40e6f0:	ldr	w10, [x8, x9]
  40e6f4:	orr	w10, w10, #0x1
  40e6f8:	str	w10, [x8, x9]
  40e6fc:	b	40e3c4 <ferror@plt+0xc7d4>
  40e700:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40e704:	str	wzr, [x8, #2372]
  40e708:	b	40e3c4 <ferror@plt+0xc7d4>
  40e70c:	ldr	x8, [sp, #16]
  40e710:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  40e714:	str	x8, [x9, #1616]
  40e718:	b	40e3c4 <ferror@plt+0xc7d4>
  40e71c:	mov	w8, #0x1                   	// #1
  40e720:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e724:	str	w8, [x9, #2592]
  40e728:	b	40e3c4 <ferror@plt+0xc7d4>
  40e72c:	mov	w8, #0x1                   	// #1
  40e730:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  40e734:	str	w8, [x9, #1312]
  40e738:	b	40e3c4 <ferror@plt+0xc7d4>
  40e73c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e740:	adrp	x1, 425000 <ferror@plt+0x23410>
  40e744:	add	x0, x0, #0xa0
  40e748:	add	x1, x1, #0xf
  40e74c:	b	40e3bc <ferror@plt+0xc7cc>
  40e750:	mov	w8, #0x1                   	// #1
  40e754:	b	40e774 <ferror@plt+0xcb84>
  40e758:	mov	w8, #0x1                   	// #1
  40e75c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e760:	str	w8, [x9, #2620]
  40e764:	b	40e3c4 <ferror@plt+0xc7d4>
  40e768:	mov	w8, #0x1                   	// #1
  40e76c:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e770:	str	w8, [x9, #2428]
  40e774:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e778:	str	w8, [x9, #3100]
  40e77c:	b	40e3c4 <ferror@plt+0xc7d4>
  40e780:	cbz	w19, 40ea60 <ferror@plt+0xce70>
  40e784:	ldr	x8, [sp, #16]
  40e788:	cbnz	x8, 40ea84 <ferror@plt+0xce94>
  40e78c:	b	40e3c4 <ferror@plt+0xc7d4>
  40e790:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e794:	adrp	x1, 424000 <ferror@plt+0x22410>
  40e798:	add	x0, x0, #0xa0
  40e79c:	add	x1, x1, #0xffd
  40e7a0:	b	40e3bc <ferror@plt+0xc7cc>
  40e7a4:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e7a8:	adrp	x1, 424000 <ferror@plt+0x22410>
  40e7ac:	add	x0, x0, #0xa0
  40e7b0:	add	x1, x1, #0xfd8
  40e7b4:	b	40e3bc <ferror@plt+0xc7cc>
  40e7b8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e7bc:	str	wzr, [x8, #3092]
  40e7c0:	b	40e3c4 <ferror@plt+0xc7d4>
  40e7c4:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e7c8:	str	wzr, [x8, #2504]
  40e7cc:	b	40e3c4 <ferror@plt+0xc7d4>
  40e7d0:	mov	w8, #0x1                   	// #1
  40e7d4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e7d8:	str	w8, [x9, #2628]
  40e7dc:	b	40e3c4 <ferror@plt+0xc7d4>
  40e7e0:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e7e4:	adrp	x1, 424000 <ferror@plt+0x22410>
  40e7e8:	add	x0, x0, #0xa0
  40e7ec:	add	x1, x1, #0xf52
  40e7f0:	b	40e3bc <ferror@plt+0xc7cc>
  40e7f4:	mov	w8, #0x1                   	// #1
  40e7f8:	strb	w8, [x27, #2648]
  40e7fc:	b	40e3c4 <ferror@plt+0xc7d4>
  40e800:	mov	w8, #0x1                   	// #1
  40e804:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e808:	str	w8, [x9, #2616]
  40e80c:	b	40e3c4 <ferror@plt+0xc7d4>
  40e810:	mov	w8, #0x1                   	// #1
  40e814:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  40e818:	str	w8, [x9, #1292]
  40e81c:	b	40e3c4 <ferror@plt+0xc7d4>
  40e820:	mov	w8, #0x1                   	// #1
  40e824:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e828:	str	w8, [x9, #3024]
  40e82c:	b	40e3c4 <ferror@plt+0xc7d4>
  40e830:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  40e834:	str	wzr, [x8, #584]
  40e838:	b	40e3c4 <ferror@plt+0xc7d4>
  40e83c:	mov	w8, #0x1                   	// #1
  40e840:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  40e844:	str	w8, [x9, #580]
  40e848:	b	40e3c4 <ferror@plt+0xc7d4>
  40e84c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e850:	adrp	x1, 424000 <ferror@plt+0x22410>
  40e854:	add	x0, x0, #0xa0
  40e858:	add	x1, x1, #0xf3e
  40e85c:	b	40e3bc <ferror@plt+0xc7cc>
  40e860:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40e864:	str	wzr, [x8, #1312]
  40e868:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  40e86c:	str	wzr, [x8, #580]
  40e870:	mov	w8, #0x1                   	// #1
  40e874:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  40e878:	str	w8, [x9, #2620]
  40e87c:	str	w8, [x23, #3036]
  40e880:	b	40e3c4 <ferror@plt+0xc7d4>
  40e884:	mov	w8, #0x1                   	// #1
  40e888:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e88c:	str	w8, [x9, #2524]
  40e890:	b	40e3c4 <ferror@plt+0xc7d4>
  40e894:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e898:	adrp	x1, 425000 <ferror@plt+0x23410>
  40e89c:	add	x0, x0, #0xa0
  40e8a0:	add	x1, x1, #0x9d
  40e8a4:	b	40e3bc <ferror@plt+0xc7cc>
  40e8a8:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e8ac:	adrp	x1, 424000 <ferror@plt+0x22410>
  40e8b0:	add	x0, x0, #0xa0
  40e8b4:	add	x1, x1, #0xfb0
  40e8b8:	b	40e3bc <ferror@plt+0xc7cc>
  40e8bc:	ldr	x8, [sp, #16]
  40e8c0:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  40e8c4:	str	x8, [x9, #3624]
  40e8c8:	b	40e3c4 <ferror@plt+0xc7d4>
  40e8cc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e8d0:	str	wzr, [x8, #2592]
  40e8d4:	b	40e3c4 <ferror@plt+0xc7d4>
  40e8d8:	ldr	x8, [sp, #16]
  40e8dc:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  40e8e0:	str	x8, [x9, #528]
  40e8e4:	b	40e3c4 <ferror@plt+0xc7d4>
  40e8e8:	mov	w8, #0x1                   	// #1
  40e8ec:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e8f0:	str	w8, [x9, #2664]
  40e8f4:	b	40e3c4 <ferror@plt+0xc7d4>
  40e8f8:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e8fc:	adrp	x1, 424000 <ferror@plt+0x22410>
  40e900:	add	x0, x0, #0xa0
  40e904:	add	x1, x1, #0xf9c
  40e908:	b	40e3bc <ferror@plt+0xc7cc>
  40e90c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e910:	str	wzr, [x8, #2620]
  40e914:	b	40e3c4 <ferror@plt+0xc7d4>
  40e918:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40e91c:	str	wzr, [x8, #1292]
  40e920:	b	40e3c4 <ferror@plt+0xc7d4>
  40e924:	ldr	x0, [sp, #16]
  40e928:	mov	x1, xzr
  40e92c:	mov	w2, wzr
  40e930:	bl	401a10 <strtol@plt>
  40e934:	adrp	x8, 454000 <ferror@plt+0x52410>
  40e938:	str	w0, [x8, #632]
  40e93c:	b	40e3c4 <ferror@plt+0xc7d4>
  40e940:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e944:	adrp	x1, 425000 <ferror@plt+0x23410>
  40e948:	add	x0, x0, #0xa0
  40e94c:	add	x1, x1, #0x8b
  40e950:	b	40e3bc <ferror@plt+0xc7cc>
  40e954:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40e958:	str	wzr, [x8, #1312]
  40e95c:	b	40e3c4 <ferror@plt+0xc7d4>
  40e960:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e964:	str	wzr, [x8, #2664]
  40e968:	b	40e3c4 <ferror@plt+0xc7d4>
  40e96c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  40e970:	str	wzr, [x8, #576]
  40e974:	b	40e3c4 <ferror@plt+0xc7d4>
  40e978:	mov	w8, #0x1                   	// #1
  40e97c:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  40e980:	str	w8, [x9, #1316]
  40e984:	b	40e3c4 <ferror@plt+0xc7d4>
  40e988:	ldr	x8, [sp, #16]
  40e98c:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  40e990:	mov	w10, #0x1                   	// #1
  40e994:	str	x8, [x9, #3616]
  40e998:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e99c:	str	w10, [x8, #3072]
  40e9a0:	b	40e3c4 <ferror@plt+0xc7d4>
  40e9a4:	mov	w8, #0x1                   	// #1
  40e9a8:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  40e9ac:	str	w8, [x9, #584]
  40e9b0:	b	40e3c4 <ferror@plt+0xc7d4>
  40e9b4:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e9b8:	adrp	x1, 425000 <ferror@plt+0x23410>
  40e9bc:	add	x0, x0, #0xa0
  40e9c0:	add	x1, x1, #0xaf
  40e9c4:	b	40e3bc <ferror@plt+0xc7cc>
  40e9c8:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40e9cc:	ldr	w8, [x9, #3032]
  40e9d0:	add	w8, w8, #0x1
  40e9d4:	str	w8, [x9, #3032]
  40e9d8:	b	40e3c4 <ferror@plt+0xc7d4>
  40e9dc:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e9e0:	adrp	x1, 424000 <ferror@plt+0x22410>
  40e9e4:	add	x0, x0, #0xa0
  40e9e8:	add	x1, x1, #0xf2d
  40e9ec:	b	40e3bc <ferror@plt+0xc7cc>
  40e9f0:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40e9f4:	adrp	x1, 424000 <ferror@plt+0x22410>
  40e9f8:	add	x0, x0, #0xa0
  40e9fc:	add	x1, x1, #0xf65
  40ea00:	b	40e3bc <ferror@plt+0xc7cc>
  40ea04:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40ea08:	adrp	x1, 424000 <ferror@plt+0x22410>
  40ea0c:	add	x0, x0, #0xa0
  40ea10:	add	x1, x1, #0xee3
  40ea14:	b	40e3bc <ferror@plt+0xc7cc>
  40ea18:	ldr	x8, [sp, #16]
  40ea1c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40ea20:	str	x8, [x9, #2576]
  40ea24:	b	40e3c4 <ferror@plt+0xc7d4>
  40ea28:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40ea2c:	add	x22, x22, #0xe0
  40ea30:	mov	x0, x22
  40ea34:	bl	401e34 <ferror@plt+0x244>
  40ea38:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40ea3c:	add	x1, x1, #0xdd9
  40ea40:	mov	x0, x22
  40ea44:	bl	401e34 <ferror@plt+0x244>
  40ea48:	ldr	x28, [sp]
  40ea4c:	mov	x27, x25
  40ea50:	mov	x25, x20
  40ea54:	adrp	x20, 45c000 <ferror@plt+0x5a410>
  40ea58:	adrp	x22, 454000 <ferror@plt+0x52410>
  40ea5c:	b	40e3c4 <ferror@plt+0xc7d4>
  40ea60:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  40ea64:	str	wzr, [x8, #580]
  40ea68:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40ea6c:	str	wzr, [x8, #1312]
  40ea70:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40ea74:	mov	w19, #0x1                   	// #1
  40ea78:	str	wzr, [x8, #2420]
  40ea7c:	ldr	x8, [sp, #16]
  40ea80:	cbz	x8, 40e3c4 <ferror@plt+0xc7d4>
  40ea84:	mov	x22, xzr
  40ea88:	b	40eaa0 <ferror@plt+0xceb0>
  40ea8c:	mov	w9, #0x1                   	// #1
  40ea90:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x5330>
  40ea94:	str	w9, [x10, #580]
  40ea98:	add	x22, x22, #0x1
  40ea9c:	cbz	x8, 40ea54 <ferror@plt+0xce64>
  40eaa0:	ldrb	w9, [x8, x22]
  40eaa4:	sub	w10, w9, #0x46
  40eaa8:	cmp	w10, #0x2c
  40eaac:	b.hi	40eb14 <ferror@plt+0xcf24>  // b.pmore
  40eab0:	adrp	x9, 424000 <ferror@plt+0x22410>
  40eab4:	add	x9, x9, #0x4de
  40eab8:	adr	x11, 40ea8c <ferror@plt+0xce9c>
  40eabc:	ldrb	w12, [x9, x10]
  40eac0:	add	x11, x11, x12, lsl #2
  40eac4:	br	x11
  40eac8:	mov	w9, #0x1                   	// #1
  40eacc:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  40ead0:	str	w9, [x10, #2620]
  40ead4:	b	40ea98 <ferror@plt+0xcea8>
  40ead8:	mov	w9, #0x1                   	// #1
  40eadc:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  40eae0:	str	w9, [x10, #2620]
  40eae4:	b	40ea98 <ferror@plt+0xcea8>
  40eae8:	mov	w9, #0x1                   	// #1
  40eaec:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40eaf0:	str	w9, [x10, #2420]
  40eaf4:	b	40ea98 <ferror@plt+0xcea8>
  40eaf8:	mov	w9, #0x1                   	// #1
  40eafc:	adrp	x10, 461000 <stdin@@GLIBC_2.17+0x4330>
  40eb00:	str	w9, [x10, #1312]
  40eb04:	b	40ea98 <ferror@plt+0xcea8>
  40eb08:	mov	w9, #0x1                   	// #1
  40eb0c:	str	w9, [x23, #3036]
  40eb10:	b	40ea98 <ferror@plt+0xcea8>
  40eb14:	cbz	w9, 40ea54 <ferror@plt+0xce64>
  40eb18:	adrp	x1, 424000 <ferror@plt+0x22410>
  40eb1c:	add	x1, x1, #0xecc
  40eb20:	mov	w2, #0x5                   	// #5
  40eb24:	mov	x0, xzr
  40eb28:	bl	401ae0 <dcgettext@plt>
  40eb2c:	ldr	x8, [sp, #16]
  40eb30:	ldrb	w1, [x8, x22]
  40eb34:	bl	4113e8 <ferror@plt+0xf7f8>
  40eb38:	ldr	x8, [sp, #16]
  40eb3c:	b	40ea98 <ferror@plt+0xcea8>
  40eb40:	mov	x0, x21
  40eb44:	bl	417468 <ferror@plt+0x15878>
  40eb48:	ldursw	x8, [x29, #-4]
  40eb4c:	ldr	w11, [sp, #12]
  40eb50:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40eb54:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  40eb58:	sub	w11, w11, w8
  40eb5c:	add	x8, x28, x8, lsl #3
  40eb60:	cmp	w11, #0x1
  40eb64:	str	w11, [x9, #336]
  40eb68:	str	x8, [x10, #2600]
  40eb6c:	b.lt	40eb78 <ferror@plt+0xcf88>  // b.tstop
  40eb70:	ldr	x0, [x8]
  40eb74:	b	40eb7c <ferror@plt+0xcf8c>
  40eb78:	mov	x0, xzr
  40eb7c:	bl	4217a4 <ferror@plt+0x1fbb4>
  40eb80:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40eb84:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40eb88:	str	wzr, [x8, #352]
  40eb8c:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40eb90:	str	wzr, [x9, #2484]
  40eb94:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40eb98:	str	wzr, [x8, #1332]
  40eb9c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40eba0:	str	wzr, [x9, #3020]
  40eba4:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  40eba8:	str	wzr, [x8, #320]
  40ebac:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  40ebb0:	str	wzr, [x9, #2616]
  40ebb4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40ebb8:	str	wzr, [x8, #560]
  40ebbc:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  40ebc0:	str	wzr, [x9, #2644]
  40ebc4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40ebc8:	str	wzr, [x8, #616]
  40ebcc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40ebd0:	str	wzr, [x9, #3060]
  40ebd4:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40ebd8:	str	wzr, [x8, #2568]
  40ebdc:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40ebe0:	str	wzr, [x9, #2448]
  40ebe4:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  40ebe8:	str	wzr, [x8, #256]
  40ebec:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  40ebf0:	str	wzr, [x9, #3912]
  40ebf4:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  40ebf8:	str	wzr, [x8, #612]
  40ebfc:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40ec00:	str	wzr, [x9, #536]
  40ec04:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  40ec08:	str	wzr, [x8, #2424]
  40ec0c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40ec10:	str	wzr, [x9, #2624]
  40ec14:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  40ec18:	str	wzr, [x8, #2400]
  40ec1c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  40ec20:	str	wzr, [x9, #1296]
  40ec24:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40ec28:	str	wzr, [x8, #2628]
  40ec2c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40ec30:	str	wzr, [x9, #2416]
  40ec34:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40ec38:	str	wzr, [x8, #2436]
  40ec3c:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40ec40:	str	wzr, [x9, #3096]
  40ec44:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  40ec48:	str	wzr, [x8, #2368]
  40ec4c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40ec50:	str	wzr, [x9, #3084]
  40ec54:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  40ec58:	str	wzr, [x8, #3040]
  40ec5c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40ec60:	str	wzr, [x9, #2364]
  40ec64:	mov	w9, #0x1                   	// #1
  40ec68:	str	w9, [x8, #2528]
  40ec6c:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40ec70:	str	w9, [x8, #1324]
  40ec74:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  40ec78:	str	wzr, [x8, #2644]
  40ec7c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40ec80:	str	w9, [x8, #2596]
  40ec84:	bl	410bac <ferror@plt+0xefbc>
  40ec88:	ldp	x20, x19, [sp, #128]
  40ec8c:	ldp	x22, x21, [sp, #112]
  40ec90:	ldp	x24, x23, [sp, #96]
  40ec94:	ldp	x26, x25, [sp, #80]
  40ec98:	ldp	x28, x27, [sp, #64]
  40ec9c:	ldp	x29, x30, [sp, #48]
  40eca0:	add	sp, sp, #0x90
  40eca4:	ret
  40eca8:	bl	410ad8 <ferror@plt+0xeee8>
  40ecac:	b	40ed10 <ferror@plt+0xd120>
  40ecb0:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  40ecb4:	ldr	x19, [x8, #3264]
  40ecb8:	adrp	x1, 424000 <ferror@plt+0x22410>
  40ecbc:	add	x1, x1, #0xea5
  40ecc0:	mov	w2, #0x5                   	// #5
  40ecc4:	mov	x0, xzr
  40ecc8:	bl	401ae0 <dcgettext@plt>
  40eccc:	ldr	x2, [x22, #608]
  40ecd0:	mov	x1, x0
  40ecd4:	mov	x0, x19
  40ecd8:	bl	401bc0 <fprintf@plt>
  40ecdc:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x3330>
  40ece0:	add	x0, x0, #0xa80
  40ece4:	mov	w1, #0x2                   	// #2
  40ece8:	bl	401b20 <longjmp@plt>
  40ecec:	adrp	x1, 424000 <ferror@plt+0x22410>
  40ecf0:	add	x1, x1, #0xef5
  40ecf4:	mov	w2, #0x5                   	// #5
  40ecf8:	mov	x0, xzr
  40ecfc:	bl	401ae0 <dcgettext@plt>
  40ed00:	ldr	x1, [x22, #608]
  40ed04:	adrp	x2, 454000 <ferror@plt+0x52410>
  40ed08:	add	x2, x2, #0x27c
  40ed0c:	bl	401b60 <printf@plt>
  40ed10:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x3330>
  40ed14:	add	x0, x0, #0xa80
  40ed18:	mov	w1, #0x1                   	// #1
  40ed1c:	bl	401b20 <longjmp@plt>
  40ed20:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  40ed24:	ldr	x19, [x8, #3264]
  40ed28:	adrp	x1, 424000 <ferror@plt+0x22410>
  40ed2c:	add	x1, x1, #0xe7c
  40ed30:	mov	w2, #0x5                   	// #5
  40ed34:	bl	401ae0 <dcgettext@plt>
  40ed38:	mov	x1, x0
  40ed3c:	mov	x0, x19
  40ed40:	bl	401bc0 <fprintf@plt>
  40ed44:	b	40ecdc <ferror@plt+0xd0ec>
  40ed48:	stp	x29, x30, [sp, #-80]!
  40ed4c:	mov	w1, #0x1                   	// #1
  40ed50:	mov	x0, xzr
  40ed54:	stp	x26, x25, [sp, #16]
  40ed58:	stp	x24, x23, [sp, #32]
  40ed5c:	stp	x22, x21, [sp, #48]
  40ed60:	stp	x20, x19, [sp, #64]
  40ed64:	mov	x29, sp
  40ed68:	bl	4117a8 <ferror@plt+0xfbb8>
  40ed6c:	bl	413824 <ferror@plt+0x11c34>
  40ed70:	cbnz	w0, 40f438 <ferror@plt+0xd848>
  40ed74:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  40ed78:	ldr	w8, [x8, #3920]
  40ed7c:	cbnz	w8, 40f450 <ferror@plt+0xd860>
  40ed80:	adrp	x0, 425000 <ferror@plt+0x23410>
  40ed84:	add	x0, x0, #0xd3
  40ed88:	bl	401b90 <getenv@plt>
  40ed8c:	cbz	x0, 40ed9c <ferror@plt+0xd1ac>
  40ed90:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40ed94:	mov	w9, #0x1                   	// #1
  40ed98:	str	w9, [x8, #3104]
  40ed9c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  40eda0:	ldr	w8, [x8, #576]
  40eda4:	cbz	w8, 40ede8 <ferror@plt+0xd1f8>
  40eda8:	adrp	x0, 424000 <ferror@plt+0x22410>
  40edac:	adrp	x1, 426000 <ferror@plt+0x24410>
  40edb0:	add	x0, x0, #0x523
  40edb4:	add	x1, x1, #0xaf5
  40edb8:	bl	4018a0 <fopen@plt>
  40edbc:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  40edc0:	str	x0, [x8, #600]
  40edc4:	cbnz	x0, 40edf0 <ferror@plt+0xd200>
  40edc8:	adrp	x1, 425000 <ferror@plt+0x23410>
  40edcc:	add	x1, x1, #0xe3
  40edd0:	mov	w2, #0x5                   	// #5
  40edd4:	bl	401ae0 <dcgettext@plt>
  40edd8:	adrp	x1, 424000 <ferror@plt+0x22410>
  40eddc:	add	x1, x1, #0x523
  40ede0:	bl	4113e8 <ferror@plt+0xf7f8>
  40ede4:	b	40edf0 <ferror@plt+0xd200>
  40ede8:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  40edec:	str	xzr, [x8, #600]
  40edf0:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  40edf4:	ldr	w8, [x8, #576]
  40edf8:	cmp	w8, #0x1
  40edfc:	b.hi	40ee08 <ferror@plt+0xd218>  // b.pmore
  40ee00:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  40ee04:	str	w8, [x9, #3916]
  40ee08:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  40ee0c:	ldr	w8, [x8, #584]
  40ee10:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40ee14:	cmp	w8, #0x1
  40ee18:	b.hi	40ee20 <ferror@plt+0xd230>  // b.pmore
  40ee1c:	str	w8, [x20, #2744]
  40ee20:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x3330>
  40ee24:	ldr	w8, [x24, #3032]
  40ee28:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40ee2c:	adrp	x23, 461000 <stdin@@GLIBC_2.17+0x4330>
  40ee30:	adrp	x21, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40ee34:	cmp	w8, #0x1
  40ee38:	b.lt	40ee80 <ferror@plt+0xd290>  // b.tstop
  40ee3c:	ldr	w8, [x22, #2524]
  40ee40:	cbnz	w8, 40f320 <ferror@plt+0xd730>
  40ee44:	ldr	w8, [x21, #2504]
  40ee48:	cbnz	w8, 40f354 <ferror@plt+0xd764>
  40ee4c:	ldr	w8, [x24, #3032]
  40ee50:	cmp	w8, #0x2
  40ee54:	b.lt	40ee70 <ferror@plt+0xd280>  // b.tstop
  40ee58:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40ee5c:	ldr	w8, [x8, #1320]
  40ee60:	cbnz	w8, 40f380 <ferror@plt+0xd790>
  40ee64:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  40ee68:	ldr	w8, [x8, #3916]
  40ee6c:	cbnz	w8, 40f3ac <ferror@plt+0xd7bc>
  40ee70:	ldr	w8, [x20, #2744]
  40ee74:	cbnz	w8, 40f3dc <ferror@plt+0xd7ec>
  40ee78:	ldr	w8, [x23, #2364]
  40ee7c:	cbnz	w8, 40f40c <ferror@plt+0xd81c>
  40ee80:	ldr	w8, [x20, #2744]
  40ee84:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40ee88:	cbz	w8, 40ee94 <ferror@plt+0xd2a4>
  40ee8c:	mov	w10, #0x1                   	// #1
  40ee90:	str	w10, [x9, #2488]
  40ee94:	ldr	w10, [x23, #2364]
  40ee98:	cbz	w10, 40eea4 <ferror@plt+0xd2b4>
  40ee9c:	mov	w8, #0x1                   	// #1
  40eea0:	str	w8, [x20, #2744]
  40eea4:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40eea8:	adrp	x26, 463000 <stdin@@GLIBC_2.17+0x6330>
  40eeac:	ldr	w10, [x10, #2420]
  40eeb0:	ldr	w11, [x26, #2620]
  40eeb4:	orr	w10, w11, w10
  40eeb8:	cbz	w10, 40ef04 <ferror@plt+0xd314>
  40eebc:	cbz	w8, 40ef04 <ferror@plt+0xd314>
  40eec0:	ldr	w8, [x9, #2488]
  40eec4:	ldr	w9, [x21, #2504]
  40eec8:	adrp	x10, 425000 <ferror@plt+0x23410>
  40eecc:	adrp	x11, 425000 <ferror@plt+0x23410>
  40eed0:	add	x10, x10, #0x2f2
  40eed4:	add	x11, x11, #0x31e
  40eed8:	adrp	x12, 425000 <ferror@plt+0x23410>
  40eedc:	cmp	w9, #0x0
  40eee0:	add	x12, x12, #0x2ce
  40eee4:	csel	x9, x11, x10, eq  // eq = none
  40eee8:	cmp	w8, #0x0
  40eeec:	csel	x1, x9, x12, eq  // eq = none
  40eef0:	mov	w2, #0x5                   	// #5
  40eef4:	mov	x0, xzr
  40eef8:	bl	401ae0 <dcgettext@plt>
  40eefc:	bl	4116f4 <ferror@plt+0xfb04>
  40ef00:	ldr	w8, [x20, #2744]
  40ef04:	cbz	w8, 40ef18 <ferror@plt+0xd328>
  40ef08:	adrp	x0, 425000 <ferror@plt+0x23410>
  40ef0c:	add	x0, x0, #0x35b
  40ef10:	mov	x1, xzr
  40ef14:	bl	411d04 <ferror@plt+0x10114>
  40ef18:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x3330>
  40ef1c:	ldr	w8, [x23, #2616]
  40ef20:	adrp	x25, 460000 <stdin@@GLIBC_2.17+0x3330>
  40ef24:	adrp	x24, 461000 <stdin@@GLIBC_2.17+0x4330>
  40ef28:	cbnz	w8, 40ef68 <ferror@plt+0xd378>
  40ef2c:	ldr	w8, [x25, #3024]
  40ef30:	cbnz	w8, 40ef5c <ferror@plt+0xd36c>
  40ef34:	ldr	w8, [x24, #1316]
  40ef38:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  40ef3c:	ldr	x1, [x9, #528]
  40ef40:	adrp	x9, 425000 <ferror@plt+0x23410>
  40ef44:	adrp	x10, 425000 <ferror@plt+0x23410>
  40ef48:	add	x9, x9, #0x36d
  40ef4c:	add	x10, x10, #0x39a
  40ef50:	cmp	w8, #0x0
  40ef54:	csel	x0, x10, x9, eq  // eq = none
  40ef58:	bl	411cb0 <ferror@plt+0x100c0>
  40ef5c:	adrp	x0, 425000 <ferror@plt+0x23410>
  40ef60:	add	x0, x0, #0x3be
  40ef64:	bl	4116bc <ferror@plt+0xfacc>
  40ef68:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40ef6c:	ldr	w8, [x8, #1292]
  40ef70:	cbz	w8, 40ef80 <ferror@plt+0xd390>
  40ef74:	adrp	x0, 425000 <ferror@plt+0x23410>
  40ef78:	add	x0, x0, #0x3d5
  40ef7c:	bl	4116bc <ferror@plt+0xfacc>
  40ef80:	adrp	x0, 424000 <ferror@plt+0x22410>
  40ef84:	add	x0, x0, #0x167
  40ef88:	bl	4116bc <ferror@plt+0xfacc>
  40ef8c:	adrp	x0, 425000 <ferror@plt+0x23410>
  40ef90:	add	x0, x0, #0x3e9
  40ef94:	bl	4116bc <ferror@plt+0xfacc>
  40ef98:	adrp	x0, 428000 <ferror@plt+0x26410>
  40ef9c:	add	x0, x0, #0xf9c
  40efa0:	bl	4116bc <ferror@plt+0xfacc>
  40efa4:	ldr	w8, [x25, #3024]
  40efa8:	cbz	w8, 40efd0 <ferror@plt+0xd3e0>
  40efac:	adrp	x0, 425000 <ferror@plt+0x23410>
  40efb0:	add	x0, x0, #0x407
  40efb4:	bl	4116bc <ferror@plt+0xfacc>
  40efb8:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40efbc:	ldr	w8, [x8, #1320]
  40efc0:	cbz	w8, 40f0c4 <ferror@plt+0xd4d4>
  40efc4:	adrp	x0, 425000 <ferror@plt+0x23410>
  40efc8:	add	x0, x0, #0x421
  40efcc:	b	40f0c0 <ferror@plt+0xd4d0>
  40efd0:	adrp	x0, 424000 <ferror@plt+0x22410>
  40efd4:	add	x0, x0, #0x167
  40efd8:	bl	4116bc <ferror@plt+0xfacc>
  40efdc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40efe0:	ldr	w9, [x8, #2664]
  40efe4:	ldr	w8, [x24, #1316]
  40efe8:	cbz	w9, 40f0b4 <ferror@plt+0xd4c4>
  40efec:	cbz	w8, 40f044 <ferror@plt+0xd454>
  40eff0:	adrp	x0, 425000 <ferror@plt+0x23410>
  40eff4:	add	x0, x0, #0x438
  40eff8:	bl	4116bc <ferror@plt+0xfacc>
  40effc:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f000:	add	x0, x0, #0x443
  40f004:	bl	4116bc <ferror@plt+0xfacc>
  40f008:	adrp	x19, 425000 <ferror@plt+0x23410>
  40f00c:	add	x19, x19, #0x456
  40f010:	mov	x0, x19
  40f014:	bl	4116bc <ferror@plt+0xfacc>
  40f018:	adrp	x20, 425000 <ferror@plt+0x23410>
  40f01c:	add	x20, x20, #0x469
  40f020:	mov	x0, x20
  40f024:	bl	4116bc <ferror@plt+0xfacc>
  40f028:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f02c:	add	x0, x0, #0x470
  40f030:	bl	4116bc <ferror@plt+0xfacc>
  40f034:	mov	x0, x19
  40f038:	bl	4116bc <ferror@plt+0xfacc>
  40f03c:	mov	x0, x20
  40f040:	bl	4116bc <ferror@plt+0xfacc>
  40f044:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f048:	add	x0, x0, #0x438
  40f04c:	bl	4116bc <ferror@plt+0xfacc>
  40f050:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f054:	add	x0, x0, #0x476
  40f058:	bl	4116bc <ferror@plt+0xfacc>
  40f05c:	adrp	x0, 454000 <ferror@plt+0x52410>
  40f060:	add	x0, x0, #0x2ad
  40f064:	bl	4116bc <ferror@plt+0xfacc>
  40f068:	adrp	x20, 425000 <ferror@plt+0x23410>
  40f06c:	add	x20, x20, #0x470
  40f070:	mov	x0, x20
  40f074:	bl	4116bc <ferror@plt+0xfacc>
  40f078:	adrp	x21, 454000 <ferror@plt+0x52410>
  40f07c:	add	x21, x21, #0x288
  40f080:	mov	x0, x21
  40f084:	bl	4116bc <ferror@plt+0xfacc>
  40f088:	adrp	x19, 425000 <ferror@plt+0x23410>
  40f08c:	add	x19, x19, #0x469
  40f090:	mov	x0, x19
  40f094:	bl	4116bc <ferror@plt+0xfacc>
  40f098:	mov	x0, x20
  40f09c:	bl	4116bc <ferror@plt+0xfacc>
  40f0a0:	mov	x0, x21
  40f0a4:	bl	4116bc <ferror@plt+0xfacc>
  40f0a8:	mov	x0, x19
  40f0ac:	bl	4116bc <ferror@plt+0xfacc>
  40f0b0:	b	40f0b8 <ferror@plt+0xd4c8>
  40f0b4:	cbz	w8, 40f214 <ferror@plt+0xd624>
  40f0b8:	adrp	x0, 428000 <ferror@plt+0x26410>
  40f0bc:	add	x0, x0, #0xf9c
  40f0c0:	bl	4116bc <ferror@plt+0xfacc>
  40f0c4:	adrp	x0, 424000 <ferror@plt+0x22410>
  40f0c8:	add	x0, x0, #0x167
  40f0cc:	bl	4116bc <ferror@plt+0xfacc>
  40f0d0:	ldr	w8, [x26, #2620]
  40f0d4:	cbz	w8, 40f0e8 <ferror@plt+0xd4f8>
  40f0d8:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f0dc:	add	x0, x0, #0x48a
  40f0e0:	bl	4116bc <ferror@plt+0xfacc>
  40f0e4:	b	40f0f0 <ferror@plt+0xd500>
  40f0e8:	ldr	w8, [x25, #3024]
  40f0ec:	cbz	w8, 40f1f8 <ferror@plt+0xd608>
  40f0f0:	adrp	x0, 428000 <ferror@plt+0x26410>
  40f0f4:	add	x0, x0, #0xf9c
  40f0f8:	bl	4116bc <ferror@plt+0xfacc>
  40f0fc:	ldr	w8, [x22, #2524]
  40f100:	cbz	w8, 40f110 <ferror@plt+0xd520>
  40f104:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f108:	add	x0, x0, #0x4d8
  40f10c:	bl	4116bc <ferror@plt+0xfacc>
  40f110:	ldr	w8, [x25, #3024]
  40f114:	ldr	w9, [x24, #1316]
  40f118:	orr	w9, w9, w8
  40f11c:	cbz	w9, 40f1a0 <ferror@plt+0xd5b0>
  40f120:	cbz	w8, 40f1d8 <ferror@plt+0xd5e8>
  40f124:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f128:	add	x0, x0, #0x51a
  40f12c:	bl	4116bc <ferror@plt+0xfacc>
  40f130:	ldr	w8, [x23, #2616]
  40f134:	cbnz	w8, 40f144 <ferror@plt+0xd554>
  40f138:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f13c:	add	x0, x0, #0x532
  40f140:	bl	4116bc <ferror@plt+0xfacc>
  40f144:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x3330>
  40f148:	ldr	x8, [x19, #2576]
  40f14c:	cbz	x8, 40f280 <ferror@plt+0xd690>
  40f150:	adrp	x0, 42f000 <ferror@plt+0x2d410>
  40f154:	add	x0, x0, #0xece
  40f158:	bl	4116bc <ferror@plt+0xfacc>
  40f15c:	adrp	x0, 430000 <ferror@plt+0x2e410>
  40f160:	add	x0, x0, #0xf93
  40f164:	bl	4116bc <ferror@plt+0xfacc>
  40f168:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f16c:	add	x0, x0, #0x55b
  40f170:	bl	4116bc <ferror@plt+0xfacc>
  40f174:	adrp	x0, 433000 <ferror@plt+0x31410>
  40f178:	add	x0, x0, #0x73b
  40f17c:	bl	4116bc <ferror@plt+0xfacc>
  40f180:	adrp	x0, 431000 <ferror@plt+0x2f410>
  40f184:	add	x0, x0, #0x15d
  40f188:	bl	4116bc <ferror@plt+0xfacc>
  40f18c:	ldr	x1, [x19, #2576]
  40f190:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f194:	add	x0, x0, #0x5a1
  40f198:	bl	411cb0 <ferror@plt+0x100c0>
  40f19c:	b	40f280 <ferror@plt+0xd690>
  40f1a0:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f1a4:	add	x0, x0, #0x4f3
  40f1a8:	bl	4116bc <ferror@plt+0xfacc>
  40f1ac:	adrp	x0, 424000 <ferror@plt+0x22410>
  40f1b0:	add	x0, x0, #0x167
  40f1b4:	bl	4116bc <ferror@plt+0xfacc>
  40f1b8:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f1bc:	add	x0, x0, #0x508
  40f1c0:	bl	4116bc <ferror@plt+0xfacc>
  40f1c4:	adrp	x0, 428000 <ferror@plt+0x26410>
  40f1c8:	add	x0, x0, #0xf9c
  40f1cc:	bl	4116bc <ferror@plt+0xfacc>
  40f1d0:	ldr	w8, [x25, #3024]
  40f1d4:	cbnz	w8, 40f124 <ferror@plt+0xd534>
  40f1d8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40f1dc:	ldr	w9, [x8, #2592]
  40f1e0:	ldr	w8, [x24, #1316]
  40f1e4:	cbz	w9, 40f204 <ferror@plt+0xd614>
  40f1e8:	cbnz	w8, 40f25c <ferror@plt+0xd66c>
  40f1ec:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f1f0:	add	x0, x0, #0x5c3
  40f1f4:	b	40f258 <ferror@plt+0xd668>
  40f1f8:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f1fc:	add	x0, x0, #0x4bd
  40f200:	b	40f0e0 <ferror@plt+0xd4f0>
  40f204:	cbz	w8, 40f220 <ferror@plt+0xd630>
  40f208:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f20c:	add	x0, x0, #0x5da
  40f210:	b	40f258 <ferror@plt+0xd668>
  40f214:	adrp	x19, 454000 <ferror@plt+0x52410>
  40f218:	add	x19, x19, #0x2ad
  40f21c:	b	40f0a8 <ferror@plt+0xd4b8>
  40f220:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f224:	add	x0, x0, #0x5f6
  40f228:	bl	4116bc <ferror@plt+0xfacc>
  40f22c:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f230:	add	x0, x0, #0x60b
  40f234:	bl	4116bc <ferror@plt+0xfacc>
  40f238:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f23c:	add	x0, x0, #0x61d
  40f240:	bl	4116bc <ferror@plt+0xfacc>
  40f244:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f248:	add	x0, x0, #0x469
  40f24c:	bl	4116bc <ferror@plt+0xfacc>
  40f250:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f254:	add	x0, x0, #0x407
  40f258:	bl	4116bc <ferror@plt+0xfacc>
  40f25c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40f260:	ldr	x8, [x8, #2576]
  40f264:	cbz	x8, 40f280 <ferror@plt+0xd690>
  40f268:	adrp	x1, 425000 <ferror@plt+0x23410>
  40f26c:	add	x1, x1, #0x62f
  40f270:	mov	w2, #0x5                   	// #5
  40f274:	mov	x0, xzr
  40f278:	bl	401ae0 <dcgettext@plt>
  40f27c:	bl	4116f4 <ferror@plt+0xfb04>
  40f280:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x5330>
  40f284:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  40f288:	ldr	w8, [x20, #580]
  40f28c:	ldr	w2, [x21, #3000]
  40f290:	adrp	x19, 463000 <stdin@@GLIBC_2.17+0x6330>
  40f294:	add	x19, x19, #0xa68
  40f298:	cbz	w8, 40f2c4 <ferror@plt+0xd6d4>
  40f29c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x4330>
  40f2a0:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x6330>
  40f2a4:	add	x0, x0, #0x538
  40f2a8:	add	x1, x1, #0xa68
  40f2ac:	bl	404cb4 <ferror@plt+0x30c4>
  40f2b0:	ldr	w8, [x20, #580]
  40f2b4:	ldr	w2, [x21, #3000]
  40f2b8:	cmp	w8, #0x0
  40f2bc:	cset	w8, eq  // eq = none
  40f2c0:	b	40f2cc <ferror@plt+0xd6dc>
  40f2c4:	mov	w8, #0x1                   	// #1
  40f2c8:	mov	w0, w2
  40f2cc:	ldr	w9, [x19, w2, sxtw #2]
  40f2d0:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40f2d4:	str	w0, [x10, #2424]
  40f2d8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  40f2dc:	cmp	w9, #0x0
  40f2e0:	str	w9, [x19]
  40f2e4:	cneg	w9, w9, mi  // mi = first
  40f2e8:	str	w9, [x10, #3016]
  40f2ec:	tbz	w8, #0, 40f308 <ferror@plt+0xd718>
  40f2f0:	ldp	x20, x19, [sp, #64]
  40f2f4:	ldp	x22, x21, [sp, #48]
  40f2f8:	ldp	x24, x23, [sp, #32]
  40f2fc:	ldp	x26, x25, [sp, #16]
  40f300:	ldp	x29, x30, [sp], #80
  40f304:	ret
  40f308:	ldp	x20, x19, [sp, #64]
  40f30c:	ldp	x22, x21, [sp, #48]
  40f310:	ldp	x24, x23, [sp, #32]
  40f314:	ldp	x26, x25, [sp, #16]
  40f318:	ldp	x29, x30, [sp], #80
  40f31c:	b	404c08 <ferror@plt+0x3018>
  40f320:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  40f324:	ldr	x19, [x8, #3264]
  40f328:	adrp	x1, 425000 <ferror@plt+0x23410>
  40f32c:	add	x1, x1, #0x10c
  40f330:	mov	w2, #0x5                   	// #5
  40f334:	mov	x0, xzr
  40f338:	bl	401ae0 <dcgettext@plt>
  40f33c:	mov	x1, x0
  40f340:	mov	x0, x19
  40f344:	bl	401bc0 <fprintf@plt>
  40f348:	adrp	x1, 425000 <ferror@plt+0x23410>
  40f34c:	add	x1, x1, #0x152
  40f350:	b	40f35c <ferror@plt+0xd76c>
  40f354:	adrp	x1, 425000 <ferror@plt+0x23410>
  40f358:	add	x1, x1, #0x199
  40f35c:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  40f360:	ldr	x19, [x8, #3264]
  40f364:	mov	w2, #0x5                   	// #5
  40f368:	mov	x0, xzr
  40f36c:	bl	401ae0 <dcgettext@plt>
  40f370:	mov	x1, x0
  40f374:	mov	x0, x19
  40f378:	bl	401bc0 <fprintf@plt>
  40f37c:	b	40ee4c <ferror@plt+0xd25c>
  40f380:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  40f384:	ldr	x19, [x8, #3264]
  40f388:	adrp	x1, 425000 <ferror@plt+0x23410>
  40f38c:	add	x1, x1, #0x1fa
  40f390:	mov	w2, #0x5                   	// #5
  40f394:	mov	x0, xzr
  40f398:	bl	401ae0 <dcgettext@plt>
  40f39c:	mov	x1, x0
  40f3a0:	mov	x0, x19
  40f3a4:	bl	401bc0 <fprintf@plt>
  40f3a8:	b	40ee64 <ferror@plt+0xd274>
  40f3ac:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  40f3b0:	ldr	x19, [x8, #3264]
  40f3b4:	adrp	x1, 425000 <ferror@plt+0x23410>
  40f3b8:	add	x1, x1, #0x230
  40f3bc:	mov	w2, #0x5                   	// #5
  40f3c0:	mov	x0, xzr
  40f3c4:	bl	401ae0 <dcgettext@plt>
  40f3c8:	mov	x1, x0
  40f3cc:	mov	x0, x19
  40f3d0:	bl	401bc0 <fprintf@plt>
  40f3d4:	ldr	w8, [x20, #2744]
  40f3d8:	cbz	w8, 40ee78 <ferror@plt+0xd288>
  40f3dc:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  40f3e0:	ldr	x19, [x8, #3264]
  40f3e4:	adrp	x1, 425000 <ferror@plt+0x23410>
  40f3e8:	add	x1, x1, #0x25e
  40f3ec:	mov	w2, #0x5                   	// #5
  40f3f0:	mov	x0, xzr
  40f3f4:	bl	401ae0 <dcgettext@plt>
  40f3f8:	mov	x1, x0
  40f3fc:	mov	x0, x19
  40f400:	bl	401bc0 <fprintf@plt>
  40f404:	ldr	w8, [x23, #2364]
  40f408:	cbz	w8, 40ee80 <ferror@plt+0xd290>
  40f40c:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  40f410:	ldr	x19, [x8, #3264]
  40f414:	adrp	x1, 425000 <ferror@plt+0x23410>
  40f418:	add	x1, x1, #0x28a
  40f41c:	mov	w2, #0x5                   	// #5
  40f420:	mov	x0, xzr
  40f424:	bl	401ae0 <dcgettext@plt>
  40f428:	mov	x1, x0
  40f42c:	mov	x0, x19
  40f430:	bl	401bc0 <fprintf@plt>
  40f434:	b	40ee80 <ferror@plt+0xd290>
  40f438:	adrp	x1, 425000 <ferror@plt+0x23410>
  40f43c:	add	x1, x1, #0xc1
  40f440:	mov	w2, #0x5                   	// #5
  40f444:	mov	x0, xzr
  40f448:	bl	401ae0 <dcgettext@plt>
  40f44c:	bl	415cc8 <ferror@plt+0x140d8>
  40f450:	mov	w0, #0x1                   	// #1
  40f454:	bl	40f458 <ferror@plt+0xd868>
  40f458:	stp	x29, x30, [sp, #-96]!
  40f45c:	adrp	x8, 454000 <ferror@plt+0x52410>
  40f460:	ldr	w9, [x8, #644]
  40f464:	stp	x20, x19, [sp, #80]
  40f468:	mov	w19, w0
  40f46c:	stp	x28, x27, [sp, #16]
  40f470:	adds	w9, w9, #0x1
  40f474:	stp	x26, x25, [sp, #32]
  40f478:	stp	x24, x23, [sp, #48]
  40f47c:	stp	x22, x21, [sp, #64]
  40f480:	mov	x29, sp
  40f484:	str	w9, [x8, #644]
  40f488:	b.cc	40ff78 <ferror@plt+0xe388>  // b.lo, b.ul, b.last
  40f48c:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  40f490:	ldr	x20, [x8, #3592]
  40f494:	cbz	x20, 40f4dc <ferror@plt+0xd8ec>
  40f498:	mov	x0, x20
  40f49c:	bl	401bf0 <ferror@plt>
  40f4a0:	cbnz	w0, 40f4bc <ferror@plt+0xd8cc>
  40f4a4:	mov	x0, x20
  40f4a8:	bl	401890 <fclose@plt>
  40f4ac:	cbz	w0, 40f4dc <ferror@plt+0xd8ec>
  40f4b0:	adrp	x1, 424000 <ferror@plt+0x22410>
  40f4b4:	add	x1, x1, #0x9b1
  40f4b8:	b	40f4c4 <ferror@plt+0xd8d4>
  40f4bc:	adrp	x1, 424000 <ferror@plt+0x22410>
  40f4c0:	add	x1, x1, #0x98c
  40f4c4:	mov	w2, #0x5                   	// #5
  40f4c8:	mov	x0, xzr
  40f4cc:	bl	401ae0 <dcgettext@plt>
  40f4d0:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  40f4d4:	ldr	x1, [x8, #1616]
  40f4d8:	bl	4113e8 <ferror@plt+0xf7f8>
  40f4dc:	cbz	w19, 40f570 <ferror@plt+0xd980>
  40f4e0:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  40f4e4:	ldrb	w8, [x8, #1612]
  40f4e8:	cbz	w8, 40f570 <ferror@plt+0xd980>
  40f4ec:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  40f4f0:	ldr	x20, [x8, #3272]
  40f4f4:	mov	x0, x20
  40f4f8:	bl	401bf0 <ferror@plt>
  40f4fc:	cbnz	w0, 40f544 <ferror@plt+0xd954>
  40f500:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  40f504:	mov	w9, #0x1                   	// #1
  40f508:	mov	x0, x20
  40f50c:	strb	w9, [x8, #3656]
  40f510:	bl	401890 <fclose@plt>
  40f514:	cbnz	w0, 40f550 <ferror@plt+0xd960>
  40f518:	adrp	x20, 45c000 <ferror@plt+0x5a410>
  40f51c:	ldr	x0, [x20, #3616]
  40f520:	bl	401bb0 <unlink@plt>
  40f524:	cbz	w0, 40f570 <ferror@plt+0xd980>
  40f528:	adrp	x1, 424000 <ferror@plt+0x22410>
  40f52c:	add	x1, x1, #0x9d0
  40f530:	mov	w2, #0x5                   	// #5
  40f534:	mov	x0, xzr
  40f538:	bl	401ae0 <dcgettext@plt>
  40f53c:	ldr	x1, [x20, #3616]
  40f540:	b	40f56c <ferror@plt+0xd97c>
  40f544:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40f548:	add	x1, x1, #0xec9
  40f54c:	b	40f558 <ferror@plt+0xd968>
  40f550:	adrp	x1, 421000 <ferror@plt+0x1f410>
  40f554:	add	x1, x1, #0xee6
  40f558:	mov	w2, #0x5                   	// #5
  40f55c:	mov	x0, xzr
  40f560:	bl	401ae0 <dcgettext@plt>
  40f564:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  40f568:	ldr	x1, [x8, #3616]
  40f56c:	bl	4113e8 <ferror@plt+0xf7f8>
  40f570:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x6330>
  40f574:	ldr	w8, [x23, #576]
  40f578:	cbz	w8, 40f648 <ferror@plt+0xda58>
  40f57c:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x6330>
  40f580:	ldr	x20, [x21, #600]
  40f584:	cbz	x20, 40f648 <ferror@plt+0xda58>
  40f588:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x3330>
  40f58c:	ldr	w8, [x22, #3084]
  40f590:	cbnz	w8, 40f5a0 <ferror@plt+0xd9b0>
  40f594:	adrp	x1, 424000 <ferror@plt+0x22410>
  40f598:	add	x1, x1, #0x9ee
  40f59c:	b	40f5c0 <ferror@plt+0xd9d0>
  40f5a0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  40f5a4:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40f5a8:	ldr	w8, [x8, #2620]
  40f5ac:	ldr	w9, [x9, #2420]
  40f5b0:	orr	w8, w9, w8
  40f5b4:	cbnz	w8, 40f5dc <ferror@plt+0xd9ec>
  40f5b8:	adrp	x1, 424000 <ferror@plt+0x22410>
  40f5bc:	add	x1, x1, #0xa25
  40f5c0:	mov	w2, #0x5                   	// #5
  40f5c4:	mov	x0, xzr
  40f5c8:	bl	401ae0 <dcgettext@plt>
  40f5cc:	mov	x1, x0
  40f5d0:	mov	x0, x20
  40f5d4:	bl	401bc0 <fprintf@plt>
  40f5d8:	b	40f600 <ferror@plt+0xda10>
  40f5dc:	adrp	x1, 424000 <ferror@plt+0x22410>
  40f5e0:	add	x1, x1, #0x9fe
  40f5e4:	mov	w2, #0x5                   	// #5
  40f5e8:	mov	x0, xzr
  40f5ec:	bl	401ae0 <dcgettext@plt>
  40f5f0:	ldr	w2, [x22, #3084]
  40f5f4:	mov	x1, x0
  40f5f8:	mov	x0, x20
  40f5fc:	bl	401bc0 <fprintf@plt>
  40f600:	ldr	x20, [x21, #600]
  40f604:	mov	x0, x20
  40f608:	bl	401bf0 <ferror@plt>
  40f60c:	cbnz	w0, 40f628 <ferror@plt+0xda38>
  40f610:	mov	x0, x20
  40f614:	bl	401890 <fclose@plt>
  40f618:	cbz	w0, 40f648 <ferror@plt+0xda58>
  40f61c:	adrp	x1, 424000 <ferror@plt+0x22410>
  40f620:	add	x1, x1, #0xa65
  40f624:	b	40f630 <ferror@plt+0xda40>
  40f628:	adrp	x1, 424000 <ferror@plt+0x22410>
  40f62c:	add	x1, x1, #0xa48
  40f630:	mov	w2, #0x5                   	// #5
  40f634:	mov	x0, xzr
  40f638:	bl	401ae0 <dcgettext@plt>
  40f63c:	adrp	x1, 424000 <ferror@plt+0x22410>
  40f640:	add	x1, x1, #0x523
  40f644:	bl	4113e8 <ferror@plt+0xf7f8>
  40f648:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x6330>
  40f64c:	ldr	w8, [x21, #3924]
  40f650:	cbz	w8, 40ff78 <ferror@plt+0xe388>
  40f654:	adrp	x22, 45c000 <ferror@plt+0x5a410>
  40f658:	ldr	x20, [x22, #3264]
  40f65c:	adrp	x1, 424000 <ferror@plt+0x22410>
  40f660:	add	x1, x1, #0xa82
  40f664:	mov	w2, #0x5                   	// #5
  40f668:	mov	x0, xzr
  40f66c:	bl	401ae0 <dcgettext@plt>
  40f670:	adrp	x8, 454000 <ferror@plt+0x52410>
  40f674:	ldr	x2, [x8, #608]
  40f678:	adrp	x3, 454000 <ferror@plt+0x52410>
  40f67c:	mov	x1, x0
  40f680:	add	x3, x3, #0x27c
  40f684:	mov	x0, x20
  40f688:	bl	401bc0 <fprintf@plt>
  40f68c:	ldr	x20, [x22, #3264]
  40f690:	adrp	x1, 424000 <ferror@plt+0x22410>
  40f694:	add	x1, x1, #0xaa3
  40f698:	mov	w2, #0x5                   	// #5
  40f69c:	mov	x0, xzr
  40f6a0:	bl	401ae0 <dcgettext@plt>
  40f6a4:	mov	x1, x0
  40f6a8:	mov	x0, x20
  40f6ac:	bl	401bc0 <fprintf@plt>
  40f6b0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40f6b4:	ldr	w8, [x8, #3024]
  40f6b8:	cbz	w8, 40f6c8 <ferror@plt+0xdad8>
  40f6bc:	ldr	x1, [x22, #3264]
  40f6c0:	mov	w0, #0x2b                  	// #43
  40f6c4:	bl	401800 <putc@plt>
  40f6c8:	ldr	w8, [x23, #576]
  40f6cc:	cbz	w8, 40f6dc <ferror@plt+0xdaec>
  40f6d0:	ldr	x1, [x22, #3264]
  40f6d4:	mov	w0, #0x62                  	// #98
  40f6d8:	bl	401800 <putc@plt>
  40f6dc:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40f6e0:	ldr	w8, [x8, #1292]
  40f6e4:	cbz	w8, 40f6f4 <ferror@plt+0xdb04>
  40f6e8:	ldr	x1, [x22, #3264]
  40f6ec:	mov	w0, #0x64                  	// #100
  40f6f0:	bl	401800 <putc@plt>
  40f6f4:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  40f6f8:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  40f6fc:	ldr	x8, [x8, #1672]
  40f700:	ldr	x9, [x9, #1680]
  40f704:	ldr	w8, [x8, x9, lsl #2]
  40f708:	tbz	w8, #0, 40f718 <ferror@plt+0xdb28>
  40f70c:	ldr	x1, [x22, #3264]
  40f710:	mov	w0, #0x69                  	// #105
  40f714:	bl	401800 <putc@plt>
  40f718:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40f71c:	ldr	w8, [x8, #2524]
  40f720:	cbz	w8, 40f730 <ferror@plt+0xdb40>
  40f724:	ldr	x1, [x22, #3264]
  40f728:	mov	w0, #0x6c                  	// #108
  40f72c:	bl	401800 <putc@plt>
  40f730:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40f734:	ldr	w8, [x8, #3104]
  40f738:	cbz	w8, 40f748 <ferror@plt+0xdb58>
  40f73c:	ldr	x1, [x22, #3264]
  40f740:	mov	w0, #0x58                  	// #88
  40f744:	bl	401800 <putc@plt>
  40f748:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x3330>
  40f74c:	ldr	w8, [x20, #3032]
  40f750:	cmp	w8, #0x1
  40f754:	b.lt	40f77c <ferror@plt+0xdb8c>  // b.tstop
  40f758:	ldr	x1, [x22, #3264]
  40f75c:	mov	w0, #0x70                  	// #112
  40f760:	bl	401800 <putc@plt>
  40f764:	ldr	w8, [x20, #3032]
  40f768:	cmp	w8, #0x2
  40f76c:	b.lt	40f77c <ferror@plt+0xdb8c>  // b.tstop
  40f770:	ldr	x1, [x22, #3264]
  40f774:	mov	w0, #0x70                  	// #112
  40f778:	bl	401800 <putc@plt>
  40f77c:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40f780:	ldr	w8, [x8, #2372]
  40f784:	cbz	w8, 40f794 <ferror@plt+0xdba4>
  40f788:	ldr	x1, [x22, #3264]
  40f78c:	mov	w0, #0x73                  	// #115
  40f790:	bl	401800 <putc@plt>
  40f794:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40f798:	ldr	w8, [x8, #1316]
  40f79c:	cbz	w8, 40f7b8 <ferror@plt+0xdbc8>
  40f7a0:	ldr	x3, [x22, #3264]
  40f7a4:	adrp	x0, 424000 <ferror@plt+0x22410>
  40f7a8:	add	x0, x0, #0xab8
  40f7ac:	mov	w1, #0xb                   	// #11
  40f7b0:	mov	w2, #0x1                   	// #1
  40f7b4:	bl	401a80 <fwrite@plt>
  40f7b8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40f7bc:	ldr	w8, [x8, #3100]
  40f7c0:	cbz	w8, 40f7dc <ferror@plt+0xdbec>
  40f7c4:	ldr	x3, [x22, #3264]
  40f7c8:	adrp	x0, 424000 <ferror@plt+0x22410>
  40f7cc:	add	x0, x0, #0xac4
  40f7d0:	mov	w1, #0xe                   	// #14
  40f7d4:	mov	w2, #0x1                   	// #1
  40f7d8:	bl	401a80 <fwrite@plt>
  40f7dc:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40f7e0:	ldr	w8, [x8, #2428]
  40f7e4:	cbz	w8, 40f800 <ferror@plt+0xdc10>
  40f7e8:	ldr	x3, [x22, #3264]
  40f7ec:	adrp	x0, 424000 <ferror@plt+0x22410>
  40f7f0:	add	x0, x0, #0xad3
  40f7f4:	mov	w1, #0x11                  	// #17
  40f7f8:	mov	w2, #0x1                   	// #1
  40f7fc:	bl	401a80 <fwrite@plt>
  40f800:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40f804:	ldr	w8, [x8, #2640]
  40f808:	cbz	w8, 40f818 <ferror@plt+0xdc28>
  40f80c:	ldr	x1, [x22, #3264]
  40f810:	mov	w0, #0x74                  	// #116
  40f814:	bl	401800 <putc@plt>
  40f818:	ldr	w8, [x21, #3924]
  40f81c:	cbz	w8, 40f82c <ferror@plt+0xdc3c>
  40f820:	ldr	x1, [x22, #3264]
  40f824:	mov	w0, #0x76                  	// #118
  40f828:	bl	401800 <putc@plt>
  40f82c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40f830:	ldr	w8, [x8, #2628]
  40f834:	cbz	w8, 40f844 <ferror@plt+0xdc54>
  40f838:	ldr	x1, [x22, #3264]
  40f83c:	mov	w0, #0x77                  	// #119
  40f840:	bl	401800 <putc@plt>
  40f844:	adrp	x20, 461000 <stdin@@GLIBC_2.17+0x4330>
  40f848:	ldr	w8, [x20, #1320]
  40f84c:	cbnz	w8, 40f860 <ferror@plt+0xdc70>
  40f850:	ldr	x1, [x22, #3264]
  40f854:	mov	w0, #0x42                  	// #66
  40f858:	bl	401800 <putc@plt>
  40f85c:	ldr	w8, [x20, #1320]
  40f860:	cmp	w8, #0x1
  40f864:	b.ne	40f874 <ferror@plt+0xdc84>  // b.any
  40f868:	ldr	x1, [x22, #3264]
  40f86c:	mov	w0, #0x49                  	// #73
  40f870:	bl	401800 <putc@plt>
  40f874:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40f878:	ldr	w8, [x8, #3092]
  40f87c:	cbnz	w8, 40f88c <ferror@plt+0xdc9c>
  40f880:	ldr	x1, [x22, #3264]
  40f884:	mov	w0, #0x4c                  	// #76
  40f888:	bl	401800 <putc@plt>
  40f88c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  40f890:	ldr	w8, [x8, #608]
  40f894:	cbz	w8, 40f8a4 <ferror@plt+0xdcb4>
  40f898:	ldr	x1, [x22, #3264]
  40f89c:	mov	w0, #0x54                  	// #84
  40f8a0:	bl	401800 <putc@plt>
  40f8a4:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x3330>
  40f8a8:	ldr	w8, [x23, #3000]
  40f8ac:	cmn	w8, #0x1
  40f8b0:	b.ne	40f8c4 <ferror@plt+0xdcd4>  // b.any
  40f8b4:	ldr	x1, [x22, #3264]
  40f8b8:	mov	w8, #0x100                 	// #256
  40f8bc:	str	w8, [x23, #3000]
  40f8c0:	b	40f8d8 <ferror@plt+0xdce8>
  40f8c4:	ldr	x1, [x22, #3264]
  40f8c8:	cmp	w8, #0x80
  40f8cc:	b.ne	40f8d8 <ferror@plt+0xdce8>  // b.any
  40f8d0:	mov	w0, #0x37                  	// #55
  40f8d4:	b	40f8dc <ferror@plt+0xdcec>
  40f8d8:	mov	w0, #0x38                  	// #56
  40f8dc:	bl	401800 <putc@plt>
  40f8e0:	ldr	x3, [x22, #3264]
  40f8e4:	adrp	x0, 424000 <ferror@plt+0x22410>
  40f8e8:	add	x0, x0, #0xae5
  40f8ec:	mov	w1, #0x3                   	// #3
  40f8f0:	mov	w2, #0x1                   	// #1
  40f8f4:	bl	401a80 <fwrite@plt>
  40f8f8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40f8fc:	ldr	w8, [x8, #2620]
  40f900:	cbz	w8, 40f910 <ferror@plt+0xdd20>
  40f904:	ldr	x1, [x22, #3264]
  40f908:	mov	w0, #0x61                  	// #97
  40f90c:	bl	401800 <putc@plt>
  40f910:	adrp	x21, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40f914:	ldr	w8, [x21, #2420]
  40f918:	cbz	w8, 40f928 <ferror@plt+0xdd38>
  40f91c:	ldr	x1, [x22, #3264]
  40f920:	mov	w0, #0x66                  	// #102
  40f924:	bl	401800 <putc@plt>
  40f928:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  40f92c:	ldr	w8, [x24, #2620]
  40f930:	cbz	w8, 40f940 <ferror@plt+0xdd50>
  40f934:	ldr	x1, [x22, #3264]
  40f938:	mov	w0, #0x46                  	// #70
  40f93c:	bl	401800 <putc@plt>
  40f940:	adrp	x28, 462000 <stdin@@GLIBC_2.17+0x5330>
  40f944:	ldr	w8, [x28, #580]
  40f948:	cbz	w8, 40f958 <ferror@plt+0xdd68>
  40f94c:	ldr	x1, [x22, #3264]
  40f950:	mov	w0, #0x65                  	// #101
  40f954:	bl	401800 <putc@plt>
  40f958:	adrp	x26, 461000 <stdin@@GLIBC_2.17+0x4330>
  40f95c:	ldr	w8, [x26, #1312]
  40f960:	cbz	w8, 40f970 <ferror@plt+0xdd80>
  40f964:	ldr	x1, [x22, #3264]
  40f968:	mov	w0, #0x6d                  	// #109
  40f96c:	bl	401800 <putc@plt>
  40f970:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40f974:	ldr	w8, [x8, #3036]
  40f978:	cbz	w8, 40f988 <ferror@plt+0xdd98>
  40f97c:	ldr	x1, [x22, #3264]
  40f980:	mov	w0, #0x72                  	// #114
  40f984:	bl	401800 <putc@plt>
  40f988:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40f98c:	ldr	w8, [x8, #3072]
  40f990:	cbz	w8, 40f9ac <ferror@plt+0xddbc>
  40f994:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  40f998:	ldr	x0, [x22, #3264]
  40f99c:	ldr	x2, [x8, #3616]
  40f9a0:	adrp	x1, 424000 <ferror@plt+0x22410>
  40f9a4:	add	x1, x1, #0xae9
  40f9a8:	bl	401bc0 <fprintf@plt>
  40f9ac:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  40f9b0:	ldr	x2, [x8, #1616]
  40f9b4:	cbz	x2, 40f9c8 <ferror@plt+0xddd8>
  40f9b8:	ldr	x0, [x22, #3264]
  40f9bc:	adrp	x1, 424000 <ferror@plt+0x22410>
  40f9c0:	add	x1, x1, #0xaef
  40f9c4:	bl	401bc0 <fprintf@plt>
  40f9c8:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  40f9cc:	ldr	x20, [x8, #528]
  40f9d0:	adrp	x1, 424000 <ferror@plt+0x22410>
  40f9d4:	add	x1, x1, #0xaf5
  40f9d8:	mov	x0, x20
  40f9dc:	bl	4019f0 <strcmp@plt>
  40f9e0:	cbz	w0, 40f9f8 <ferror@plt+0xde08>
  40f9e4:	ldr	x0, [x22, #3264]
  40f9e8:	adrp	x1, 424000 <ferror@plt+0x22410>
  40f9ec:	add	x1, x1, #0xaf8
  40f9f0:	mov	x2, x20
  40f9f4:	bl	401bc0 <fprintf@plt>
  40f9f8:	ldr	x1, [x22, #3264]
  40f9fc:	mov	w0, #0xa                   	// #10
  40fa00:	bl	401800 <putc@plt>
  40fa04:	ldr	x20, [x22, #3264]
  40fa08:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fa0c:	add	x1, x1, #0xafe
  40fa10:	mov	w2, #0x5                   	// #5
  40fa14:	mov	x0, xzr
  40fa18:	bl	401ae0 <dcgettext@plt>
  40fa1c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40fa20:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  40fa24:	ldr	w2, [x8, #352]
  40fa28:	ldr	w3, [x9, #560]
  40fa2c:	mov	x1, x0
  40fa30:	mov	x0, x20
  40fa34:	bl	401bc0 <fprintf@plt>
  40fa38:	ldr	x20, [x22, #3264]
  40fa3c:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fa40:	add	x1, x1, #0xb12
  40fa44:	mov	w2, #0x5                   	// #5
  40fa48:	mov	x0, xzr
  40fa4c:	bl	401ae0 <dcgettext@plt>
  40fa50:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40fa54:	adrp	x27, 462000 <stdin@@GLIBC_2.17+0x5330>
  40fa58:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40fa5c:	ldr	w2, [x9, #2484]
  40fa60:	ldr	w3, [x27, #2632]
  40fa64:	ldr	w4, [x8, #2568]
  40fa68:	mov	x1, x0
  40fa6c:	mov	x0, x20
  40fa70:	bl	401bc0 <fprintf@plt>
  40fa74:	ldr	x20, [x22, #3264]
  40fa78:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fa7c:	add	x1, x1, #0xb31
  40fa80:	mov	w2, #0x5                   	// #5
  40fa84:	mov	x0, xzr
  40fa88:	bl	401ae0 <dcgettext@plt>
  40fa8c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  40fa90:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  40fa94:	ldr	w8, [x8, #560]
  40fa98:	ldr	w9, [x9, #2616]
  40fa9c:	mov	x1, x0
  40faa0:	mov	x0, x20
  40faa4:	add	w8, w8, w9
  40faa8:	sub	w2, w8, #0x1
  40faac:	bl	401bc0 <fprintf@plt>
  40fab0:	adrp	x25, 460000 <stdin@@GLIBC_2.17+0x3330>
  40fab4:	ldr	w8, [x25, #3084]
  40fab8:	cbnz	w8, 40facc <ferror@plt+0xdedc>
  40fabc:	ldr	x20, [x22, #3264]
  40fac0:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fac4:	add	x1, x1, #0xb3d
  40fac8:	b	40fae8 <ferror@plt+0xdef8>
  40facc:	ldr	w8, [x24, #2620]
  40fad0:	ldr	w9, [x21, #2420]
  40fad4:	ldr	x20, [x22, #3264]
  40fad8:	orr	w8, w9, w8
  40fadc:	cbnz	w8, 40fb04 <ferror@plt+0xdf14>
  40fae0:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fae4:	add	x1, x1, #0xb76
  40fae8:	mov	w2, #0x5                   	// #5
  40faec:	mov	x0, xzr
  40faf0:	bl	401ae0 <dcgettext@plt>
  40faf4:	mov	x1, x0
  40faf8:	mov	x0, x20
  40fafc:	bl	401bc0 <fprintf@plt>
  40fb00:	b	40fb28 <ferror@plt+0xdf38>
  40fb04:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fb08:	add	x1, x1, #0xb4e
  40fb0c:	mov	w2, #0x5                   	// #5
  40fb10:	mov	x0, xzr
  40fb14:	bl	401ae0 <dcgettext@plt>
  40fb18:	ldr	w2, [x25, #3084]
  40fb1c:	mov	x1, x0
  40fb20:	mov	x0, x20
  40fb24:	bl	401bc0 <fprintf@plt>
  40fb28:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40fb2c:	ldr	w8, [x8, #3040]
  40fb30:	cbz	w8, 40fb58 <ferror@plt+0xdf68>
  40fb34:	ldr	x20, [x22, #3264]
  40fb38:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fb3c:	add	x1, x1, #0xb9a
  40fb40:	mov	w2, #0x5                   	// #5
  40fb44:	mov	x0, xzr
  40fb48:	bl	401ae0 <dcgettext@plt>
  40fb4c:	mov	x1, x0
  40fb50:	mov	x0, x20
  40fb54:	bl	401bc0 <fprintf@plt>
  40fb58:	ldr	x20, [x22, #3264]
  40fb5c:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fb60:	add	x1, x1, #0xbbd
  40fb64:	mov	w2, #0x5                   	// #5
  40fb68:	mov	x0, xzr
  40fb6c:	bl	401ae0 <dcgettext@plt>
  40fb70:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40fb74:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  40fb78:	ldr	w2, [x8, #1332]
  40fb7c:	ldr	w3, [x9, #2640]
  40fb80:	mov	x1, x0
  40fb84:	mov	x0, x20
  40fb88:	bl	401bc0 <fprintf@plt>
  40fb8c:	ldr	x20, [x22, #3264]
  40fb90:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fb94:	add	x1, x1, #0xbd7
  40fb98:	mov	w2, #0x5                   	// #5
  40fb9c:	mov	x0, xzr
  40fba0:	bl	401ae0 <dcgettext@plt>
  40fba4:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  40fba8:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  40fbac:	ldr	w2, [x8, #536]
  40fbb0:	ldr	w3, [x9, #612]
  40fbb4:	mov	x1, x0
  40fbb8:	mov	x0, x20
  40fbbc:	bl	401bc0 <fprintf@plt>
  40fbc0:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x3330>
  40fbc4:	ldr	w8, [x24, #3020]
  40fbc8:	ldr	x20, [x22, #3264]
  40fbcc:	cbnz	w8, 40fbf4 <ferror@plt+0xe004>
  40fbd0:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fbd4:	add	x1, x1, #0xc06
  40fbd8:	mov	w2, #0x5                   	// #5
  40fbdc:	mov	x0, xzr
  40fbe0:	bl	401ae0 <dcgettext@plt>
  40fbe4:	mov	x1, x0
  40fbe8:	mov	x0, x20
  40fbec:	bl	401bc0 <fprintf@plt>
  40fbf0:	b	40fc50 <ferror@plt+0xe060>
  40fbf4:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fbf8:	add	x1, x1, #0xc1e
  40fbfc:	mov	w2, #0x5                   	// #5
  40fc00:	mov	x0, xzr
  40fc04:	bl	401ae0 <dcgettext@plt>
  40fc08:	ldrsw	x2, [x24, #3020]
  40fc0c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40fc10:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40fc14:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x5330>
  40fc18:	ldr	w3, [x8, #2480]
  40fc1c:	ldr	x8, [x9, #2408]
  40fc20:	ldr	x9, [x10, #544]
  40fc24:	lsl	x10, x2, #2
  40fc28:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40fc2c:	ldr	w8, [x8, x10]
  40fc30:	ldr	w9, [x9, x10]
  40fc34:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40fc38:	ldr	w5, [x11, #340]
  40fc3c:	ldr	w6, [x10, #2748]
  40fc40:	mov	x1, x0
  40fc44:	add	w4, w9, w8
  40fc48:	mov	x0, x20
  40fc4c:	bl	401bc0 <fprintf@plt>
  40fc50:	ldr	x20, [x22, #3264]
  40fc54:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fc58:	add	x1, x1, #0xc62
  40fc5c:	mov	w2, #0x5                   	// #5
  40fc60:	mov	x0, xzr
  40fc64:	bl	401ae0 <dcgettext@plt>
  40fc68:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  40fc6c:	ldr	w2, [x8, #616]
  40fc70:	mov	x1, x0
  40fc74:	mov	x0, x20
  40fc78:	bl	401bc0 <fprintf@plt>
  40fc7c:	ldr	x20, [x22, #3264]
  40fc80:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fc84:	add	x1, x1, #0xc86
  40fc88:	mov	w2, #0x5                   	// #5
  40fc8c:	mov	x0, xzr
  40fc90:	bl	401ae0 <dcgettext@plt>
  40fc94:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40fc98:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40fc9c:	ldr	w2, [x8, #2436]
  40fca0:	ldr	w3, [x9, #2416]
  40fca4:	mov	x1, x0
  40fca8:	mov	x0, x20
  40fcac:	bl	401bc0 <fprintf@plt>
  40fcb0:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40fcb4:	ldr	w9, [x21, #2420]
  40fcb8:	ldr	w8, [x10, #2484]
  40fcbc:	adrp	x25, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40fcc0:	adrp	x24, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40fcc4:	cbnz	w9, 40fe40 <ferror@plt+0xe250>
  40fcc8:	adrp	x25, 460000 <stdin@@GLIBC_2.17+0x3330>
  40fccc:	ldr	w9, [x25, #2652]
  40fcd0:	mov	x26, x23
  40fcd4:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x3330>
  40fcd8:	mov	x28, x10
  40fcdc:	ldr	w10, [x23, #3004]
  40fce0:	ldr	x21, [x22, #3264]
  40fce4:	add	w8, w9, w8
  40fce8:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fcec:	add	w8, w8, w10
  40fcf0:	add	x1, x1, #0xcc0
  40fcf4:	mov	w2, #0x5                   	// #5
  40fcf8:	mov	x0, xzr
  40fcfc:	lsl	w20, w8, #1
  40fd00:	bl	401ae0 <dcgettext@plt>
  40fd04:	ldr	w8, [x28, #2484]
  40fd08:	ldr	w9, [x25, #2652]
  40fd0c:	ldr	w3, [x27, #2632]
  40fd10:	mov	x1, x0
  40fd14:	mov	x0, x21
  40fd18:	add	w2, w9, w8
  40fd1c:	bl	401bc0 <fprintf@plt>
  40fd20:	ldr	x21, [x22, #3264]
  40fd24:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fd28:	add	x1, x1, #0xce2
  40fd2c:	mov	w2, #0x5                   	// #5
  40fd30:	mov	x0, xzr
  40fd34:	bl	401ae0 <dcgettext@plt>
  40fd38:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  40fd3c:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  40fd40:	ldr	w2, [x23, #3004]
  40fd44:	ldr	w3, [x8, #580]
  40fd48:	ldr	w4, [x9, #2636]
  40fd4c:	mov	x1, x0
  40fd50:	mov	x0, x21
  40fd54:	mov	x23, x26
  40fd58:	adrp	x26, 461000 <stdin@@GLIBC_2.17+0x4330>
  40fd5c:	adrp	x28, 462000 <stdin@@GLIBC_2.17+0x5330>
  40fd60:	bl	401bc0 <fprintf@plt>
  40fd64:	ldr	x21, [x22, #3264]
  40fd68:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fd6c:	add	x1, x1, #0xd0d
  40fd70:	mov	w2, #0x5                   	// #5
  40fd74:	mov	x0, xzr
  40fd78:	bl	401ae0 <dcgettext@plt>
  40fd7c:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40fd80:	ldr	w8, [x25, #2652]
  40fd84:	ldr	w9, [x24, #2464]
  40fd88:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  40fd8c:	ldr	w11, [x11, #2424]
  40fd90:	ldr	w3, [x10, #2680]
  40fd94:	mov	x1, x0
  40fd98:	mul	w2, w9, w8
  40fd9c:	mul	w4, w11, w8
  40fda0:	mov	x0, x21
  40fda4:	bl	401bc0 <fprintf@plt>
  40fda8:	ldr	x21, [x22, #3264]
  40fdac:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fdb0:	add	x1, x1, #0xd41
  40fdb4:	mov	w2, #0x5                   	// #5
  40fdb8:	mov	x0, xzr
  40fdbc:	bl	401ae0 <dcgettext@plt>
  40fdc0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40fdc4:	ldr	w2, [x8, #3056]
  40fdc8:	mov	x1, x0
  40fdcc:	mov	x0, x21
  40fdd0:	bl	401bc0 <fprintf@plt>
  40fdd4:	ldr	x21, [x22, #3264]
  40fdd8:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fddc:	add	x1, x1, #0xd5b
  40fde0:	mov	w2, #0x5                   	// #5
  40fde4:	mov	x0, xzr
  40fde8:	bl	401ae0 <dcgettext@plt>
  40fdec:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40fdf0:	ldr	w2, [x8, #3096]
  40fdf4:	mov	x1, x0
  40fdf8:	mov	x0, x21
  40fdfc:	bl	401bc0 <fprintf@plt>
  40fe00:	ldr	x21, [x22, #3264]
  40fe04:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fe08:	add	x1, x1, #0xd70
  40fe0c:	mov	w2, #0x5                   	// #5
  40fe10:	mov	x0, xzr
  40fe14:	bl	401ae0 <dcgettext@plt>
  40fe18:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  40fe1c:	ldr	w2, [x25, #2652]
  40fe20:	ldr	w3, [x8, #2644]
  40fe24:	mov	x1, x0
  40fe28:	mov	x0, x21
  40fe2c:	adrp	x25, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40fe30:	bl	401bc0 <fprintf@plt>
  40fe34:	ldr	w8, [x28, #580]
  40fe38:	cbnz	w8, 40fe78 <ferror@plt+0xe288>
  40fe3c:	b	40feac <ferror@plt+0xe2bc>
  40fe40:	ldr	w9, [x25, #2424]
  40fe44:	ldr	x21, [x22, #3264]
  40fe48:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fe4c:	add	x1, x1, #0xcac
  40fe50:	mov	w2, #0x5                   	// #5
  40fe54:	mov	x0, xzr
  40fe58:	mul	w20, w9, w8
  40fe5c:	bl	401ae0 <dcgettext@plt>
  40fe60:	mov	x1, x0
  40fe64:	mov	x0, x21
  40fe68:	mov	w2, w20
  40fe6c:	bl	401bc0 <fprintf@plt>
  40fe70:	ldr	w8, [x28, #580]
  40fe74:	cbz	w8, 40feac <ferror@plt+0xe2bc>
  40fe78:	ldr	w8, [x23, #3000]
  40fe7c:	ldr	x21, [x22, #3264]
  40fe80:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fe84:	add	x1, x1, #0xd91
  40fe88:	mov	w2, #0x5                   	// #5
  40fe8c:	mov	x0, xzr
  40fe90:	add	w20, w8, w20
  40fe94:	bl	401ae0 <dcgettext@plt>
  40fe98:	ldr	w2, [x25, #2424]
  40fe9c:	ldr	w3, [x23, #3000]
  40fea0:	mov	x1, x0
  40fea4:	mov	x0, x21
  40fea8:	bl	401bc0 <fprintf@plt>
  40feac:	ldr	w8, [x26, #1312]
  40feb0:	cbz	w8, 40fee8 <ferror@plt+0xe2f8>
  40feb4:	ldr	w8, [x25, #2424]
  40feb8:	ldr	x21, [x22, #3264]
  40febc:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fec0:	add	x1, x1, #0xdb6
  40fec4:	mov	w2, #0x5                   	// #5
  40fec8:	mov	x0, xzr
  40fecc:	add	w20, w8, w20
  40fed0:	bl	401ae0 <dcgettext@plt>
  40fed4:	ldr	w2, [x24, #2464]
  40fed8:	ldr	w3, [x23, #3000]
  40fedc:	mov	x1, x0
  40fee0:	mov	x0, x21
  40fee4:	bl	401bc0 <fprintf@plt>
  40fee8:	ldr	x21, [x22, #3264]
  40feec:	adrp	x1, 424000 <ferror@plt+0x22410>
  40fef0:	add	x1, x1, #0xde0
  40fef4:	mov	w2, #0x5                   	// #5
  40fef8:	mov	x0, xzr
  40fefc:	bl	401ae0 <dcgettext@plt>
  40ff00:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  40ff04:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  40ff08:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  40ff0c:	ldr	w2, [x8, #256]
  40ff10:	ldr	w3, [x9, #2628]
  40ff14:	ldr	w4, [x10, #2448]
  40ff18:	mov	x1, x0
  40ff1c:	mov	x0, x21
  40ff20:	bl	401bc0 <fprintf@plt>
  40ff24:	ldr	x21, [x22, #3264]
  40ff28:	adrp	x1, 424000 <ferror@plt+0x22410>
  40ff2c:	add	x1, x1, #0xe10
  40ff30:	mov	w2, #0x5                   	// #5
  40ff34:	mov	x0, xzr
  40ff38:	bl	401ae0 <dcgettext@plt>
  40ff3c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  40ff40:	ldr	w2, [x8, #3912]
  40ff44:	mov	x1, x0
  40ff48:	mov	x0, x21
  40ff4c:	bl	401bc0 <fprintf@plt>
  40ff50:	ldr	x21, [x22, #3264]
  40ff54:	adrp	x1, 424000 <ferror@plt+0x22410>
  40ff58:	add	x1, x1, #0xe33
  40ff5c:	mov	w2, #0x5                   	// #5
  40ff60:	mov	x0, xzr
  40ff64:	bl	401ae0 <dcgettext@plt>
  40ff68:	mov	x1, x0
  40ff6c:	mov	x0, x21
  40ff70:	mov	w2, w20
  40ff74:	bl	401bc0 <fprintf@plt>
  40ff78:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x3330>
  40ff7c:	add	w1, w19, #0x1
  40ff80:	add	x0, x0, #0xa80
  40ff84:	bl	401b20 <longjmp@plt>
  40ff88:	stp	x29, x30, [sp, #-48]!
  40ff8c:	str	x21, [sp, #16]
  40ff90:	adrp	x21, 43c000 <ferror@plt+0x3a410>
  40ff94:	add	x21, x21, #0x42b
  40ff98:	stp	x20, x19, [sp, #32]
  40ff9c:	mov	x19, x1
  40ffa0:	mov	w20, w0
  40ffa4:	mov	w0, #0x5                   	// #5
  40ffa8:	mov	x1, x21
  40ffac:	mov	x29, sp
  40ffb0:	bl	401be0 <setlocale@plt>
  40ffb4:	mov	w0, wzr
  40ffb8:	mov	x1, x21
  40ffbc:	bl	401be0 <setlocale@plt>
  40ffc0:	adrp	x21, 424000 <ferror@plt+0x22410>
  40ffc4:	add	x21, x21, #0x580
  40ffc8:	mov	x0, x21
  40ffcc:	bl	4019d0 <textdomain@plt>
  40ffd0:	adrp	x1, 424000 <ferror@plt+0x22410>
  40ffd4:	add	x1, x1, #0x616
  40ffd8:	mov	x0, x21
  40ffdc:	bl	4018d0 <bindtextdomain@plt>
  40ffe0:	mov	w0, w20
  40ffe4:	mov	x1, x19
  40ffe8:	ldp	x20, x19, [sp, #32]
  40ffec:	ldr	x21, [sp, #16]
  40fff0:	ldp	x29, x30, [sp], #48
  40fff4:	b	40df50 <ferror@plt+0xc360>
  40fff8:	sub	sp, sp, #0xf0
  40fffc:	stp	x28, x27, [sp, #160]
  410000:	adrp	x28, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410004:	ldr	w8, [x28, #2524]
  410008:	stp	x26, x25, [sp, #176]
  41000c:	stp	x24, x23, [sp, #192]
  410010:	stp	x20, x19, [sp, #224]
  410014:	adrp	x27, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410018:	adrp	x26, 463000 <stdin@@GLIBC_2.17+0x6330>
  41001c:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x3330>
  410020:	adrp	x25, 460000 <stdin@@GLIBC_2.17+0x3330>
  410024:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x3330>
  410028:	adrp	x23, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41002c:	str	d8, [sp, #128]
  410030:	stp	x29, x30, [sp, #144]
  410034:	stp	x22, x21, [sp, #208]
  410038:	add	x29, sp, #0x80
  41003c:	cbz	w8, 4100c8 <ferror@plt+0xe4d8>
  410040:	ldr	w8, [x19, #3024]
  410044:	cbz	w8, 410060 <ferror@plt+0xe470>
  410048:	adrp	x1, 424000 <ferror@plt+0x22410>
  41004c:	add	x1, x1, #0x628
  410050:	mov	w2, #0x5                   	// #5
  410054:	mov	x0, xzr
  410058:	bl	401ae0 <dcgettext@plt>
  41005c:	bl	4116f4 <ferror@plt+0xfb04>
  410060:	ldr	w8, [x27, #2420]
  410064:	ldr	w9, [x26, #2620]
  410068:	orr	w8, w9, w8
  41006c:	cbz	w8, 410088 <ferror@plt+0xe498>
  410070:	adrp	x1, 424000 <ferror@plt+0x22410>
  410074:	add	x1, x1, #0x644
  410078:	mov	w2, #0x5                   	// #5
  41007c:	mov	x0, xzr
  410080:	bl	401ae0 <dcgettext@plt>
  410084:	bl	4116f4 <ferror@plt+0xfb04>
  410088:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41008c:	ldr	w8, [x8, #1316]
  410090:	ldr	w9, [x24, #3100]
  410094:	orr	w8, w9, w8
  410098:	cbz	w8, 4100b4 <ferror@plt+0xe4c4>
  41009c:	adrp	x1, 424000 <ferror@plt+0x22410>
  4100a0:	add	x1, x1, #0x666
  4100a4:	mov	w2, #0x5                   	// #5
  4100a8:	mov	x0, xzr
  4100ac:	bl	401ae0 <dcgettext@plt>
  4100b0:	bl	4116f4 <ferror@plt+0xfb04>
  4100b4:	mov	w8, #0x1                   	// #1
  4100b8:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  4100bc:	str	w8, [x25, #2592]
  4100c0:	str	w8, [x23, #2504]
  4100c4:	str	wzr, [x9, #3036]
  4100c8:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x3330>
  4100cc:	ldr	w8, [x20, #3000]
  4100d0:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x5330>
  4100d4:	cmn	w8, #0x1
  4100d8:	b.ne	410104 <ferror@plt+0xe514>  // b.any
  4100dc:	ldr	w8, [x27, #2420]
  4100e0:	ldr	w9, [x26, #2620]
  4100e4:	ldr	w10, [x21, #580]
  4100e8:	mov	w11, #0x80                  	// #128
  4100ec:	orr	w8, w9, w8
  4100f0:	cmp	w10, #0x0
  4100f4:	ccmp	w8, #0x0, #0x4, eq  // eq = none
  4100f8:	mov	w8, #0x100                 	// #256
  4100fc:	csel	w8, w8, w11, eq  // eq = none
  410100:	str	w8, [x20, #3000]
  410104:	adrp	x22, 461000 <stdin@@GLIBC_2.17+0x4330>
  410108:	ldr	w8, [x22, #1320]
  41010c:	ldr	w10, [x27, #2420]
  410110:	ldr	w9, [x26, #2620]
  410114:	cmn	w8, #0x1
  410118:	orr	w10, w9, w10
  41011c:	b.eq	410128 <ferror@plt+0xe538>  // b.none
  410120:	cbnz	w10, 410134 <ferror@plt+0xe544>
  410124:	b	4101c4 <ferror@plt+0xe5d4>
  410128:	cbz	w10, 410388 <ferror@plt+0xe798>
  41012c:	mov	w8, wzr
  410130:	str	wzr, [x22, #1320]
  410134:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  410138:	ldr	w9, [x9, #1312]
  41013c:	cbz	w9, 41015c <ferror@plt+0xe56c>
  410140:	adrp	x1, 424000 <ferror@plt+0x22410>
  410144:	add	x1, x1, #0x69d
  410148:	mov	w2, #0x5                   	// #5
  41014c:	mov	x0, xzr
  410150:	bl	401ae0 <dcgettext@plt>
  410154:	bl	4116f4 <ferror@plt+0xfb04>
  410158:	ldr	w8, [x22, #1320]
  41015c:	cbz	w8, 410178 <ferror@plt+0xe588>
  410160:	adrp	x1, 424000 <ferror@plt+0x22410>
  410164:	add	x1, x1, #0x6c7
  410168:	mov	w2, #0x5                   	// #5
  41016c:	mov	x0, xzr
  410170:	bl	401ae0 <dcgettext@plt>
  410174:	bl	4116f4 <ferror@plt+0xfb04>
  410178:	ldr	w8, [x28, #2524]
  41017c:	cbz	w8, 410198 <ferror@plt+0xe5a8>
  410180:	adrp	x1, 424000 <ferror@plt+0x22410>
  410184:	add	x1, x1, #0x6e7
  410188:	mov	w2, #0x5                   	// #5
  41018c:	mov	x0, xzr
  410190:	bl	401ae0 <dcgettext@plt>
  410194:	bl	4116f4 <ferror@plt+0xfb04>
  410198:	ldr	w8, [x27, #2420]
  41019c:	ldr	w9, [x26, #2620]
  4101a0:	cbz	w8, 4101c4 <ferror@plt+0xe5d4>
  4101a4:	cbz	w9, 4101c4 <ferror@plt+0xe5d4>
  4101a8:	adrp	x1, 424000 <ferror@plt+0x22410>
  4101ac:	add	x1, x1, #0x71c
  4101b0:	mov	w2, #0x5                   	// #5
  4101b4:	mov	x0, xzr
  4101b8:	bl	401ae0 <dcgettext@plt>
  4101bc:	bl	4116f4 <ferror@plt+0xfb04>
  4101c0:	ldr	w9, [x26, #2620]
  4101c4:	ldr	w8, [x19, #3024]
  4101c8:	cbz	w8, 4101ec <ferror@plt+0xe5fc>
  4101cc:	cbz	w9, 4101ec <ferror@plt+0xe5fc>
  4101d0:	adrp	x1, 424000 <ferror@plt+0x22410>
  4101d4:	add	x1, x1, #0x73f
  4101d8:	mov	w2, #0x5                   	// #5
  4101dc:	mov	x0, xzr
  4101e0:	bl	401ae0 <dcgettext@plt>
  4101e4:	bl	4116f4 <ferror@plt+0xfb04>
  4101e8:	ldr	w8, [x19, #3024]
  4101ec:	cbz	w8, 410218 <ferror@plt+0xe628>
  4101f0:	ldr	w9, [x25, #2592]
  4101f4:	cbz	w9, 410218 <ferror@plt+0xe628>
  4101f8:	adrp	x1, 424000 <ferror@plt+0x22410>
  4101fc:	add	x1, x1, #0x75c
  410200:	mov	w2, #0x5                   	// #5
  410204:	mov	x0, xzr
  410208:	bl	401ae0 <dcgettext@plt>
  41020c:	bl	415e5c <ferror@plt+0x1426c>
  410210:	ldr	w8, [x19, #3024]
  410214:	str	wzr, [x25, #2592]
  410218:	cbz	w8, 410244 <ferror@plt+0xe654>
  41021c:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  410220:	ldr	w9, [x9, #1316]
  410224:	cbz	w9, 410244 <ferror@plt+0xe654>
  410228:	adrp	x1, 424000 <ferror@plt+0x22410>
  41022c:	add	x1, x1, #0x77f
  410230:	mov	w2, #0x5                   	// #5
  410234:	mov	x0, xzr
  410238:	bl	401ae0 <dcgettext@plt>
  41023c:	bl	4116f4 <ferror@plt+0xfb04>
  410240:	ldr	w8, [x19, #3024]
  410244:	cbz	w8, 410268 <ferror@plt+0xe678>
  410248:	ldr	w8, [x24, #3100]
  41024c:	cbz	w8, 410268 <ferror@plt+0xe678>
  410250:	adrp	x1, 424000 <ferror@plt+0x22410>
  410254:	add	x1, x1, #0x7b2
  410258:	mov	w2, #0x5                   	// #5
  41025c:	mov	x0, xzr
  410260:	bl	401ae0 <dcgettext@plt>
  410264:	bl	4116f4 <ferror@plt+0xfb04>
  410268:	ldr	w8, [x21, #580]
  41026c:	cbz	w8, 4102a4 <ferror@plt+0xe6b4>
  410270:	ldrsw	x8, [x20, #3000]
  410274:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  410278:	str	wzr, [x9, #2668]
  41027c:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  410280:	cmp	w8, #0x1
  410284:	add	x9, x9, #0x538
  410288:	b.le	410380 <ferror@plt+0xe790>
  41028c:	and	x8, x8, #0xffffffff
  410290:	sub	x11, x8, #0x1
  410294:	cmp	x11, #0x8
  410298:	b.cs	4102c0 <ferror@plt+0xe6d0>  // b.hs, b.nlast
  41029c:	mov	w10, #0x2                   	// #2
  4102a0:	b	410358 <ferror@plt+0xe768>
  4102a4:	ldr	w8, [x20, #3000]
  4102a8:	cmp	w8, #0x1
  4102ac:	b.lt	410424 <ferror@plt+0xe834>  // b.tstop
  4102b0:	cmp	w8, #0x7
  4102b4:	b.hi	41039c <ferror@plt+0xe7ac>  // b.pmore
  4102b8:	mov	w9, #0x1                   	// #1
  4102bc:	b	4103f8 <ferror@plt+0xe808>
  4102c0:	adrp	x10, 424000 <ferror@plt+0x22410>
  4102c4:	adrp	x14, 424000 <ferror@plt+0x22410>
  4102c8:	adrp	x15, 424000 <ferror@plt+0x22410>
  4102cc:	ldr	q0, [x10, #1344]
  4102d0:	ldr	q3, [x14, #1360]
  4102d4:	ldr	q4, [x15, #1376]
  4102d8:	and	x12, x11, #0xfffffffffffffff8
  4102dc:	adrp	x13, 463000 <stdin@@GLIBC_2.17+0x6330>
  4102e0:	mov	w14, #0x8                   	// #8
  4102e4:	add	x13, x13, #0xa80
  4102e8:	movi	v1.2d, #0xffffffffffffffff
  4102ec:	movi	v2.4s, #0x3
  4102f0:	orr	x10, x12, #0x2
  4102f4:	movi	v5.4s, #0x4
  4102f8:	dup	v6.2d, x14
  4102fc:	movi	v7.4s, #0x8
  410300:	mov	x14, x12
  410304:	add	v16.2d, v3.2d, v1.2d
  410308:	xtn	v17.2s, v0.2d
  41030c:	xtn	v18.2s, v16.2d
  410310:	fmov	x15, d16
  410314:	xtn	v16.2s, v3.2d
  410318:	add	v17.2s, v17.2s, v1.2s
  41031c:	xtn2	v16.4s, v0.2d
  410320:	mov	v18.d[1], v17.d[0]
  410324:	add	v17.4s, v4.4s, v5.4s
  410328:	add	x15, x9, x15, lsl #2
  41032c:	add	v16.4s, v16.4s, v2.4s
  410330:	add	v3.2d, v3.2d, v6.2d
  410334:	subs	x14, x14, #0x8
  410338:	add	v0.2d, v0.2d, v6.2d
  41033c:	stp	q4, q17, [x15]
  410340:	add	v4.4s, v4.4s, v7.4s
  410344:	stp	q18, q16, [x13, #-16]
  410348:	add	x13, x13, #0x20
  41034c:	b.ne	410304 <ferror@plt+0xe714>  // b.any
  410350:	cmp	x11, x12
  410354:	b.eq	410380 <ferror@plt+0xe790>  // b.none
  410358:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x6330>
  41035c:	add	x11, x11, #0xa68
  410360:	lsl	x12, x10, #2
  410364:	add	x14, x9, x12
  410368:	sub	w13, w10, #0x1
  41036c:	cmp	x10, x8
  410370:	stur	w10, [x14, #-4]
  410374:	add	x10, x10, #0x1
  410378:	str	w13, [x11, x12]
  41037c:	b.cc	410360 <ferror@plt+0xe770>  // b.lo, b.ul, b.last
  410380:	str	wzr, [x9, x8, lsl #2]
  410384:	b	410424 <ferror@plt+0xe834>
  410388:	mov	w8, #0x1                   	// #1
  41038c:	str	w8, [x22, #1320]
  410390:	ldr	w8, [x19, #3024]
  410394:	cbnz	w8, 4101cc <ferror@plt+0xe5dc>
  410398:	b	4101ec <ferror@plt+0xe5fc>
  41039c:	adrp	x9, 424000 <ferror@plt+0x22410>
  4103a0:	ldr	q0, [x9, #1392]
  4103a4:	and	x10, x8, #0xfffffff8
  4103a8:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x6330>
  4103ac:	adrp	x12, 461000 <stdin@@GLIBC_2.17+0x4330>
  4103b0:	mov	w13, #0xffff8001            	// #-32767
  4103b4:	add	x11, x11, #0xa7c
  4103b8:	add	x12, x12, #0x54c
  4103bc:	orr	x9, x10, #0x1
  4103c0:	movi	v1.4s, #0x4
  4103c4:	dup	v2.4s, w13
  4103c8:	movi	v3.4s, #0x8
  4103cc:	mov	x13, x10
  4103d0:	add	v4.4s, v0.4s, v1.4s
  4103d4:	stp	q0, q4, [x11, #-16]
  4103d8:	stp	q2, q2, [x12, #-16]
  4103dc:	add	v0.4s, v0.4s, v3.4s
  4103e0:	subs	x13, x13, #0x8
  4103e4:	add	x11, x11, #0x20
  4103e8:	add	x12, x12, #0x20
  4103ec:	b.ne	4103d0 <ferror@plt+0xe7e0>  // b.any
  4103f0:	cmp	x10, x8
  4103f4:	b.eq	410424 <ferror@plt+0xe834>  // b.none
  4103f8:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  4103fc:	adrp	x11, 461000 <stdin@@GLIBC_2.17+0x4330>
  410400:	add	x10, x10, #0xa68
  410404:	add	x11, x11, #0x538
  410408:	mov	w12, #0xffff8001            	// #-32767
  41040c:	lsl	x13, x9, #2
  410410:	cmp	x9, x8
  410414:	str	w9, [x10, x13]
  410418:	add	x9, x9, #0x1
  41041c:	str	w12, [x11, x13]
  410420:	b.cc	41040c <ferror@plt+0xe81c>  // b.lo, b.ul, b.last
  410424:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  410428:	ldr	x2, [x8, #3632]
  41042c:	cbz	x2, 410444 <ferror@plt+0xe854>
  410430:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410434:	adrp	x1, 42c000 <ferror@plt+0x2a410>
  410438:	add	x0, x0, #0xa0
  41043c:	add	x1, x1, #0xaf5
  410440:	bl	40237c <ferror@plt+0x78c>
  410444:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  410448:	ldr	w8, [x8, #2640]
  41044c:	adrp	x27, 460000 <stdin@@GLIBC_2.17+0x3330>
  410450:	adrp	x26, 45c000 <ferror@plt+0x5a410>
  410454:	adrp	x28, 462000 <stdin@@GLIBC_2.17+0x5330>
  410458:	cbnz	w8, 4104e4 <ferror@plt+0xe8f4>
  41045c:	ldr	w8, [x27, #3072]
  410460:	adrp	x20, 45c000 <ferror@plt+0x5a410>
  410464:	cbnz	w8, 4104a8 <ferror@plt+0xe8b8>
  410468:	ldr	w8, [x19, #3024]
  41046c:	ldr	x3, [x28, #528]
  410470:	adrp	x9, 424000 <ferror@plt+0x22410>
  410474:	adrp	x10, 43c000 <ferror@plt+0x3a410>
  410478:	adrp	x19, 45c000 <ferror@plt+0x5a410>
  41047c:	add	x9, x9, #0x7e2
  410480:	add	x10, x10, #0x43a
  410484:	cmp	w8, #0x0
  410488:	add	x19, x19, #0xe49
  41048c:	adrp	x2, 424000 <ferror@plt+0x22410>
  410490:	csel	x4, x10, x9, eq  // eq = none
  410494:	add	x2, x2, #0x50b
  410498:	mov	w1, #0x800                 	// #2048
  41049c:	mov	x0, x19
  4104a0:	bl	401860 <snprintf@plt>
  4104a4:	str	x19, [x20, #3616]
  4104a8:	ldr	x0, [x20, #3616]
  4104ac:	ldr	x2, [x26, #3272]
  4104b0:	adrp	x1, 424000 <ferror@plt+0x22410>
  4104b4:	add	x1, x1, #0x7e5
  4104b8:	bl	401a60 <freopen@plt>
  4104bc:	cbnz	x0, 4104d8 <ferror@plt+0xe8e8>
  4104c0:	adrp	x1, 424000 <ferror@plt+0x22410>
  4104c4:	add	x1, x1, #0x7e8
  4104c8:	mov	w2, #0x5                   	// #5
  4104cc:	bl	401ae0 <dcgettext@plt>
  4104d0:	ldr	x1, [x20, #3616]
  4104d4:	bl	4113e8 <ferror@plt+0xf7f8>
  4104d8:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  4104dc:	mov	w9, #0x1                   	// #1
  4104e0:	strb	w9, [x8, #1612]
  4104e4:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  4104e8:	ldr	x2, [x8, #3624]
  4104ec:	adrp	x1, 405000 <ferror@plt+0x3410>
  4104f0:	add	x1, x1, #0x2ac
  4104f4:	mov	x0, xzr
  4104f8:	bl	405024 <ferror@plt+0x3434>
  4104fc:	adrp	x22, 45c000 <ferror@plt+0x5a410>
  410500:	mov	x21, x0
  410504:	str	x0, [x22, #3568]
  410508:	adrp	x0, 424000 <ferror@plt+0x22410>
  41050c:	add	x0, x0, #0x7fc
  410510:	bl	401b90 <getenv@plt>
  410514:	cbz	x0, 410520 <ferror@plt+0xe930>
  410518:	mov	x20, x0
  41051c:	b	410608 <ferror@plt+0xea18>
  410520:	adrp	x0, 424000 <ferror@plt+0x22410>
  410524:	add	x0, x0, #0x80d
  410528:	bl	401b90 <getenv@plt>
  41052c:	cbz	x0, 410600 <ferror@plt+0xea10>
  410530:	mov	x19, x0
  410534:	mov	w23, #0x2f                  	// #47
  410538:	mov	w25, #0x346d                	// #13421
  41053c:	mov	w24, #0xf040                	// #61504
  410540:	mov	w27, #0x8040                	// #32832
  410544:	b	41055c <ferror@plt+0xe96c>
  410548:	mov	x0, x20
  41054c:	bl	401a30 <free@plt>
  410550:	ldrb	w8, [x26, #1]!
  410554:	mov	x19, x26
  410558:	cbz	w8, 4105dc <ferror@plt+0xe9ec>
  41055c:	mov	x0, x19
  410560:	bl	401790 <strlen@plt>
  410564:	mov	x20, x0
  410568:	mov	w1, #0x3a                  	// #58
  41056c:	mov	x0, x19
  410570:	bl	401a70 <strchr@plt>
  410574:	add	x8, x19, x20
  410578:	cmp	x0, #0x0
  41057c:	csel	x26, x8, x0, eq  // eq = none
  410580:	sub	x21, x26, x19
  410584:	add	x0, x21, #0x4
  410588:	mov	w1, #0x1                   	// #1
  41058c:	bl	401920 <calloc@plt>
  410590:	mov	x1, x19
  410594:	mov	x2, x21
  410598:	mov	x20, x0
  41059c:	bl	401770 <memcpy@plt>
  4105a0:	add	x8, x20, x21
  4105a4:	mov	x2, sp
  4105a8:	mov	w0, wzr
  4105ac:	mov	x1, x20
  4105b0:	strb	w23, [x8]
  4105b4:	sturh	w25, [x8, #1]
  4105b8:	strb	wzr, [x8, #3]
  4105bc:	bl	401ba0 <__xstat@plt>
  4105c0:	cbnz	w0, 410548 <ferror@plt+0xe958>
  4105c4:	ldr	w8, [sp, #16]
  4105c8:	and	w8, w8, w24
  4105cc:	cmp	w8, w27
  4105d0:	b.ne	410548 <ferror@plt+0xe958>  // b.any
  4105d4:	ldrb	w8, [x19]
  4105d8:	cbnz	w8, 4105e4 <ferror@plt+0xe9f4>
  4105dc:	adrp	x20, 424000 <ferror@plt+0x22410>
  4105e0:	add	x20, x20, #0x7ff
  4105e4:	ldr	x21, [x22, #3568]
  4105e8:	adrp	x23, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4105ec:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x3330>
  4105f0:	adrp	x25, 460000 <stdin@@GLIBC_2.17+0x3330>
  4105f4:	adrp	x26, 45c000 <ferror@plt+0x5a410>
  4105f8:	adrp	x27, 460000 <stdin@@GLIBC_2.17+0x3330>
  4105fc:	b	410608 <ferror@plt+0xea18>
  410600:	adrp	x20, 424000 <ferror@plt+0x22410>
  410604:	add	x20, x20, #0x7ff
  410608:	adrp	x2, 424000 <ferror@plt+0x22410>
  41060c:	add	x2, x2, #0x812
  410610:	mov	x0, x21
  410614:	mov	x1, x20
  410618:	mov	w3, wzr
  41061c:	bl	404e94 <ferror@plt+0x32a4>
  410620:	ldr	x0, [x22, #3568]
  410624:	adrp	x1, 405000 <ferror@plt+0x3410>
  410628:	add	x1, x1, #0x670
  41062c:	mov	x2, xzr
  410630:	bl	405024 <ferror@plt+0x3434>
  410634:	adrp	x8, 454000 <ferror@plt+0x52410>
  410638:	ldr	w1, [x8, #632]
  41063c:	cmp	w1, #0x1
  410640:	b.lt	410654 <ferror@plt+0xea64>  // b.tstop
  410644:	ldr	x0, [x22, #3568]
  410648:	bl	405280 <ferror@plt+0x3690>
  41064c:	ldr	x0, [x22, #3568]
  410650:	bl	405098 <ferror@plt+0x34a8>
  410654:	ldr	x8, [x26, #3272]
  410658:	adrp	x19, 463000 <stdin@@GLIBC_2.17+0x6330>
  41065c:	ldrb	w10, [x19, #2648]
  410660:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410664:	adrp	x11, 42a000 <ferror@plt+0x28410>
  410668:	str	x8, [x9, #40]
  41066c:	adrp	x8, 438000 <ferror@plt+0x36410>
  410670:	add	x11, x11, #0xd06
  410674:	add	x8, x8, #0xc58
  410678:	cmp	w10, #0x0
  41067c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410680:	adrp	x1, 424000 <ferror@plt+0x22410>
  410684:	csel	x2, x8, x11, eq  // eq = none
  410688:	add	x0, x0, #0xa0
  41068c:	add	x1, x1, #0x815
  410690:	bl	40237c <ferror@plt+0x78c>
  410694:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  410698:	ldrb	w8, [x8, #3044]
  41069c:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4106a0:	cbz	w8, 4106a8 <ferror@plt+0xeab8>
  4106a4:	strb	wzr, [x9, #2432]
  4106a8:	ldrb	w10, [x19, #2648]
  4106ac:	cbz	w10, 4106b8 <ferror@plt+0xeac8>
  4106b0:	mov	w10, #0x1                   	// #1
  4106b4:	strb	w10, [x9, #2432]
  4106b8:	cbz	w8, 4107e8 <ferror@plt+0xebf8>
  4106bc:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4106c0:	adrp	x1, 424000 <ferror@plt+0x22410>
  4106c4:	add	x0, x0, #0xa0
  4106c8:	add	x1, x1, #0x829
  4106cc:	mov	x2, xzr
  4106d0:	bl	40237c <ferror@plt+0x78c>
  4106d4:	adrp	x22, 45c000 <ferror@plt+0x5a410>
  4106d8:	ldr	x0, [x22, #3640]
  4106dc:	cbz	x0, 4106e8 <ferror@plt+0xeaf8>
  4106e0:	mov	x19, xzr
  4106e4:	b	410724 <ferror@plt+0xeb34>
  4106e8:	ldr	x20, [x28, #528]
  4106ec:	mov	x0, x20
  4106f0:	bl	401790 <strlen@plt>
  4106f4:	add	x21, x0, #0xf
  4106f8:	mov	w1, #0x1                   	// #1
  4106fc:	mov	x0, x21
  410700:	bl	401920 <calloc@plt>
  410704:	adrp	x2, 424000 <ferror@plt+0x22410>
  410708:	add	x2, x2, #0x515
  41070c:	mov	x1, x21
  410710:	mov	x3, x20
  410714:	mov	x19, x0
  410718:	str	x0, [x22, #3640]
  41071c:	bl	401860 <snprintf@plt>
  410720:	ldr	x0, [x22, #3640]
  410724:	adrp	x1, 426000 <ferror@plt+0x24410>
  410728:	add	x1, x1, #0xaf5
  41072c:	bl	4018a0 <fopen@plt>
  410730:	mov	x20, x0
  410734:	cbnz	x0, 410750 <ferror@plt+0xeb60>
  410738:	adrp	x1, 424000 <ferror@plt+0x22410>
  41073c:	add	x1, x1, #0x7e8
  410740:	mov	w2, #0x5                   	// #5
  410744:	bl	401ae0 <dcgettext@plt>
  410748:	ldr	x1, [x22, #3640]
  41074c:	bl	4113e8 <ferror@plt+0xf7f8>
  410750:	mov	x0, x19
  410754:	bl	401a30 <free@plt>
  410758:	adrp	x19, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41075c:	add	x19, x19, #0x168
  410760:	mov	x0, x19
  410764:	mov	x1, x20
  410768:	str	xzr, [x22, #3640]
  41076c:	bl	417ab4 <ferror@plt+0x15ec4>
  410770:	ldr	x20, [x28, #528]
  410774:	mov	x0, x20
  410778:	bl	401790 <strlen@plt>
  41077c:	add	x21, x0, #0x8
  410780:	mov	w1, #0x1                   	// #1
  410784:	mov	x0, x21
  410788:	bl	401920 <calloc@plt>
  41078c:	adrp	x2, 424000 <ferror@plt+0x22410>
  410790:	adrp	x22, 45c000 <ferror@plt+0x5a410>
  410794:	add	x2, x2, #0x83f
  410798:	mov	x1, x21
  41079c:	mov	x3, x20
  4107a0:	str	x0, [x22, #3648]
  4107a4:	bl	401860 <snprintf@plt>
  4107a8:	ldr	x2, [x22, #3648]
  4107ac:	adrp	x1, 454000 <ferror@plt+0x52410>
  4107b0:	add	x1, x1, #0x27c
  4107b4:	mov	x0, sp
  4107b8:	bl	417ac4 <ferror@plt+0x15ed4>
  4107bc:	mov	x1, sp
  4107c0:	mov	x0, x19
  4107c4:	bl	417b98 <ferror@plt+0x15fa8>
  4107c8:	cmp	w0, #0x0
  4107cc:	b.gt	4107e8 <ferror@plt+0xebf8>
  4107d0:	adrp	x1, 424000 <ferror@plt+0x22410>
  4107d4:	add	x1, x1, #0x848
  4107d8:	mov	w2, #0x5                   	// #5
  4107dc:	mov	x0, xzr
  4107e0:	bl	401ae0 <dcgettext@plt>
  4107e4:	bl	4116f4 <ferror@plt+0xfb04>
  4107e8:	adrp	x19, 45d000 <stdin@@GLIBC_2.17+0x330>
  4107ec:	ldr	x0, [x19, #1616]
  4107f0:	cbz	x0, 410824 <ferror@plt+0xec34>
  4107f4:	adrp	x1, 426000 <ferror@plt+0x24410>
  4107f8:	add	x1, x1, #0x36f
  4107fc:	bl	4018a0 <fopen@plt>
  410800:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  410804:	str	x0, [x8, #3592]
  410808:	cbnz	x0, 410824 <ferror@plt+0xec34>
  41080c:	adrp	x1, 424000 <ferror@plt+0x22410>
  410810:	add	x1, x1, #0x866
  410814:	mov	w2, #0x5                   	// #5
  410818:	bl	401ae0 <dcgettext@plt>
  41081c:	ldr	x1, [x19, #1616]
  410820:	bl	4113e8 <ferror@plt+0xf7f8>
  410824:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  410828:	ldr	w8, [x8, #1316]
  41082c:	cbz	w8, 410868 <ferror@plt+0xec78>
  410830:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410834:	adrp	x1, 424000 <ferror@plt+0x22410>
  410838:	add	x0, x0, #0xa0
  41083c:	add	x1, x1, #0x882
  410840:	mov	x2, xzr
  410844:	bl	40237c <ferror@plt+0x78c>
  410848:	ldr	w8, [x25, #2592]
  41084c:	cbz	w8, 410868 <ferror@plt+0xec78>
  410850:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410854:	adrp	x1, 424000 <ferror@plt+0x22410>
  410858:	add	x0, x0, #0xa0
  41085c:	add	x1, x1, #0x892
  410860:	mov	x2, xzr
  410864:	bl	40237c <ferror@plt+0x78c>
  410868:	ldr	w8, [x24, #3100]
  41086c:	cbz	w8, 410888 <ferror@plt+0xec98>
  410870:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410874:	adrp	x1, 424000 <ferror@plt+0x22410>
  410878:	add	x0, x0, #0xa0
  41087c:	add	x1, x1, #0x8a6
  410880:	mov	x2, xzr
  410884:	bl	40237c <ferror@plt+0x78c>
  410888:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41088c:	ldr	w8, [x8, #2428]
  410890:	cbz	w8, 4108ac <ferror@plt+0xecbc>
  410894:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410898:	adrp	x1, 424000 <ferror@plt+0x22410>
  41089c:	add	x0, x0, #0xa0
  4108a0:	add	x1, x1, #0x8b7
  4108a4:	mov	x2, xzr
  4108a8:	bl	40237c <ferror@plt+0x78c>
  4108ac:	ldr	x19, [x28, #528]
  4108b0:	mov	w1, #0x5b                  	// #91
  4108b4:	mov	x0, x19
  4108b8:	bl	401a70 <strchr@plt>
  4108bc:	cbnz	x0, 4108d0 <ferror@plt+0xece0>
  4108c0:	mov	w1, #0x5d                  	// #93
  4108c4:	mov	x0, x19
  4108c8:	bl	401a70 <strchr@plt>
  4108cc:	cbz	x0, 4108ec <ferror@plt+0xecfc>
  4108d0:	adrp	x1, 424000 <ferror@plt+0x22410>
  4108d4:	add	x1, x1, #0x8ca
  4108d8:	mov	w2, #0x5                   	// #5
  4108dc:	mov	x0, xzr
  4108e0:	bl	401ae0 <dcgettext@plt>
  4108e4:	bl	4116f4 <ferror@plt+0xfb04>
  4108e8:	ldr	x19, [x28, #528]
  4108ec:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4108f0:	adrp	x1, 424000 <ferror@plt+0x22410>
  4108f4:	add	x0, x0, #0xa0
  4108f8:	add	x1, x1, #0x8eb
  4108fc:	mov	x2, x19
  410900:	bl	40237c <ferror@plt+0x78c>
  410904:	ldr	w8, [x27, #3072]
  410908:	cbz	w8, 410918 <ferror@plt+0xed28>
  41090c:	ldr	x0, [x26, #3272]
  410910:	mov	w1, wzr
  410914:	bl	4117a8 <ferror@plt+0xfbb8>
  410918:	ldr	w8, [x23, #2504]
  41091c:	cbz	w8, 410938 <ferror@plt+0xed48>
  410920:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410924:	adrp	x1, 424000 <ferror@plt+0x22410>
  410928:	add	x0, x0, #0xa0
  41092c:	add	x1, x1, #0x8f8
  410930:	mov	x2, xzr
  410934:	bl	40237c <ferror@plt+0x78c>
  410938:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  41093c:	ldr	w8, [x8, #2620]
  410940:	adrp	x9, 424000 <ferror@plt+0x22410>
  410944:	adrp	x10, 424000 <ferror@plt+0x22410>
  410948:	add	x9, x9, #0x918
  41094c:	add	x10, x10, #0x921
  410950:	cmp	w8, #0x0
  410954:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410958:	adrp	x1, 424000 <ferror@plt+0x22410>
  41095c:	csel	x2, x10, x9, eq  // eq = none
  410960:	add	x0, x0, #0xe0
  410964:	add	x1, x1, #0x909
  410968:	bl	40209c <ferror@plt+0x4ac>
  41096c:	mov	x0, sp
  410970:	mov	w1, #0x1                   	// #1
  410974:	bl	4025c8 <ferror@plt+0x9d8>
  410978:	adrp	x24, 461000 <stdin@@GLIBC_2.17+0x4330>
  41097c:	ldr	w8, [x24, #1332]
  410980:	cmp	w8, #0x1
  410984:	b.lt	410a44 <ferror@plt+0xee54>  // b.tstop
  410988:	adrp	x20, 424000 <ferror@plt+0x22410>
  41098c:	adrp	x21, 424000 <ferror@plt+0x22410>
  410990:	mov	x19, xzr
  410994:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x5330>
  410998:	fmov	d8, #1.000000000000000000e+00
  41099c:	add	x20, x20, #0x93a
  4109a0:	add	x21, x21, #0x92b
  4109a4:	b	4109ec <ferror@plt+0xedfc>
  4109a8:	ldr	x8, [x25, #568]
  4109ac:	mov	x0, x22
  4109b0:	mov	x1, x23
  4109b4:	mov	x2, x21
  4109b8:	add	x8, x8, x19, lsl #3
  4109bc:	ldr	x3, [x8, #8]
  4109c0:	mov	w4, w19
  4109c4:	bl	401860 <snprintf@plt>
  4109c8:	mov	x0, sp
  4109cc:	mov	x1, x22
  4109d0:	bl	401e34 <ferror@plt+0x244>
  4109d4:	mov	x0, x22
  4109d8:	bl	401a30 <free@plt>
  4109dc:	ldrsw	x8, [x24, #1332]
  4109e0:	add	x19, x19, #0x1
  4109e4:	cmp	x19, x8
  4109e8:	b.ge	410a44 <ferror@plt+0xee54>  // b.tcont
  4109ec:	ldr	x8, [x25, #568]
  4109f0:	add	x8, x8, x19, lsl #3
  4109f4:	ldr	x0, [x8, #8]
  4109f8:	bl	401790 <strlen@plt>
  4109fc:	add	w8, w19, #0x1
  410a00:	scvtf	d0, w8
  410a04:	mov	x22, x0
  410a08:	bl	401870 <log10@plt>
  410a0c:	frintp	d0, d0
  410a10:	fadd	d0, d0, d8
  410a14:	fcvtzu	x8, d0
  410a18:	add	x8, x22, x8
  410a1c:	add	x23, x8, #0x10
  410a20:	mov	x0, x23
  410a24:	bl	4018b0 <malloc@plt>
  410a28:	mov	x22, x0
  410a2c:	cbnz	x0, 4109a8 <ferror@plt+0xedb8>
  410a30:	mov	w2, #0x5                   	// #5
  410a34:	mov	x1, x20
  410a38:	bl	401ae0 <dcgettext@plt>
  410a3c:	bl	411180 <ferror@plt+0xf590>
  410a40:	b	4109a8 <ferror@plt+0xedb8>
  410a44:	ldr	x2, [sp]
  410a48:	adrp	x19, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410a4c:	add	x19, x19, #0xa0
  410a50:	adrp	x1, 424000 <ferror@plt+0x22410>
  410a54:	add	x1, x1, #0x960
  410a58:	mov	x0, x19
  410a5c:	bl	40237c <ferror@plt+0x78c>
  410a60:	mov	x0, sp
  410a64:	bl	4025dc <ferror@plt+0x9ec>
  410a68:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410a6c:	ldr	x0, [x8, #288]
  410a70:	cbz	x0, 410a78 <ferror@plt+0xee88>
  410a74:	bl	4116bc <ferror@plt+0xfacc>
  410a78:	ldr	x1, [x26, #3272]
  410a7c:	mov	x0, x19
  410a80:	bl	401d0c <ferror@plt+0x11c>
  410a84:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  410a88:	ldr	w8, [x8, #3092]
  410a8c:	str	wzr, [x19, #8]
  410a90:	cbz	w8, 410aa0 <ferror@plt+0xeeb0>
  410a94:	adrp	x0, 424000 <ferror@plt+0x22410>
  410a98:	add	x0, x0, #0x96e
  410a9c:	bl	4116bc <ferror@plt+0xfacc>
  410aa0:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410aa4:	ldr	x0, [x8, #224]
  410aa8:	cbz	x0, 410ab0 <ferror@plt+0xeec0>
  410aac:	bl	4116bc <ferror@plt+0xfacc>
  410ab0:	bl	411d30 <ferror@plt+0x10140>
  410ab4:	ldp	x20, x19, [sp, #224]
  410ab8:	ldp	x22, x21, [sp, #208]
  410abc:	ldp	x24, x23, [sp, #192]
  410ac0:	ldp	x26, x25, [sp, #176]
  410ac4:	ldp	x28, x27, [sp, #160]
  410ac8:	ldp	x29, x30, [sp, #144]
  410acc:	ldr	d8, [sp, #128]
  410ad0:	add	sp, sp, #0xf0
  410ad4:	ret
  410ad8:	stp	x29, x30, [sp, #-32]!
  410adc:	stp	x20, x19, [sp, #16]
  410ae0:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  410ae4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  410ae8:	ldr	w9, [x9, #3072]
  410aec:	ldr	x19, [x8, #3272]
  410af0:	mov	x29, sp
  410af4:	cbnz	w9, 410b44 <ferror@plt+0xef54>
  410af8:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  410afc:	ldr	w9, [x9, #3024]
  410b00:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  410b04:	ldr	x3, [x8, #528]
  410b08:	adrp	x20, 45c000 <ferror@plt+0x5a410>
  410b0c:	adrp	x8, 424000 <ferror@plt+0x22410>
  410b10:	adrp	x10, 43c000 <ferror@plt+0x3a410>
  410b14:	add	x20, x20, #0xe49
  410b18:	add	x8, x8, #0x7e2
  410b1c:	add	x10, x10, #0x43a
  410b20:	cmp	w9, #0x0
  410b24:	adrp	x2, 424000 <ferror@plt+0x22410>
  410b28:	csel	x4, x10, x8, eq  // eq = none
  410b2c:	add	x2, x2, #0x50b
  410b30:	mov	w1, #0x800                 	// #2048
  410b34:	mov	x0, x20
  410b38:	bl	401860 <snprintf@plt>
  410b3c:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  410b40:	str	x20, [x8, #3616]
  410b44:	adrp	x1, 425000 <ferror@plt+0x23410>
  410b48:	add	x1, x1, #0x660
  410b4c:	mov	w2, #0x5                   	// #5
  410b50:	mov	x0, xzr
  410b54:	bl	401ae0 <dcgettext@plt>
  410b58:	adrp	x20, 454000 <ferror@plt+0x52410>
  410b5c:	ldr	x2, [x20, #608]
  410b60:	mov	x1, x0
  410b64:	mov	x0, x19
  410b68:	bl	401bc0 <fprintf@plt>
  410b6c:	adrp	x1, 425000 <ferror@plt+0x23410>
  410b70:	add	x1, x1, #0x67f
  410b74:	mov	w2, #0x5                   	// #5
  410b78:	mov	x0, xzr
  410b7c:	bl	401ae0 <dcgettext@plt>
  410b80:	ldr	x3, [x20, #608]
  410b84:	mov	x1, x0
  410b88:	mov	x0, x19
  410b8c:	ldp	x20, x19, [sp, #16]
  410b90:	adrp	x2, 424000 <ferror@plt+0x22410>
  410b94:	adrp	x4, 45c000 <ferror@plt+0x5a410>
  410b98:	add	x2, x2, #0x523
  410b9c:	add	x4, x4, #0xe49
  410ba0:	mov	x5, x3
  410ba4:	ldp	x29, x30, [sp], #32
  410ba8:	b	401bc0 <fprintf@plt>
  410bac:	stp	x29, x30, [sp, #-48]!
  410bb0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  410bb4:	ldr	w8, [x8, #2620]
  410bb8:	mov	w9, #0x93ff                	// #37887
  410bbc:	movk	w9, #0x7735, lsl #16
  410bc0:	mov	w10, #0x7cff                	// #31999
  410bc4:	cmp	w8, #0x0
  410bc8:	stp	x20, x19, [sp, #32]
  410bcc:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x3330>
  410bd0:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x5330>
  410bd4:	mov	w19, #0x7d0                 	// #2000
  410bd8:	csel	w8, w10, w9, eq  // eq = none
  410bdc:	mov	w0, #0x7d0                 	// #2000
  410be0:	mov	w1, #0x4                   	// #4
  410be4:	str	x21, [sp, #16]
  410be8:	mov	x29, sp
  410bec:	str	w8, [x11, #3320]
  410bf0:	str	w19, [x20, #560]
  410bf4:	bl	411148 <ferror@plt+0xf558>
  410bf8:	ldr	w8, [x20, #560]
  410bfc:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  410c00:	str	x0, [x9, #2672]
  410c04:	mov	w1, #0x4                   	// #4
  410c08:	mov	w0, w8
  410c0c:	bl	411148 <ferror@plt+0xf558>
  410c10:	ldr	w8, [x20, #560]
  410c14:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410c18:	str	x0, [x9, #2472]
  410c1c:	mov	w1, #0x4                   	// #4
  410c20:	mov	w0, w8
  410c24:	bl	411148 <ferror@plt+0xf558>
  410c28:	ldr	w8, [x20, #560]
  410c2c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  410c30:	str	x0, [x9, #2632]
  410c34:	mov	w1, #0x4                   	// #4
  410c38:	mov	w0, w8
  410c3c:	bl	411148 <ferror@plt+0xf558>
  410c40:	ldr	w8, [x20, #560]
  410c44:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  410c48:	str	x0, [x9, #592]
  410c4c:	mov	w1, #0x4                   	// #4
  410c50:	mov	w0, w8
  410c54:	bl	411148 <ferror@plt+0xf558>
  410c58:	ldr	w8, [x20, #560]
  410c5c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  410c60:	str	x0, [x9, #3048]
  410c64:	mov	w1, #0x4                   	// #4
  410c68:	mov	w0, w8
  410c6c:	bl	411148 <ferror@plt+0xf558>
  410c70:	ldr	w8, [x20, #560]
  410c74:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410c78:	str	x0, [x9, #328]
  410c7c:	mov	w1, #0x4                   	// #4
  410c80:	mov	w0, w8
  410c84:	bl	411148 <ferror@plt+0xf558>
  410c88:	ldr	w8, [x20, #560]
  410c8c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  410c90:	str	x0, [x9, #552]
  410c94:	mov	w1, #0x4                   	// #4
  410c98:	mov	w0, w8
  410c9c:	bl	411148 <ferror@plt+0xf558>
  410ca0:	ldr	w8, [x20, #560]
  410ca4:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  410ca8:	str	x0, [x9, #1304]
  410cac:	mov	w1, #0x4                   	// #4
  410cb0:	mov	w0, w8
  410cb4:	bl	411148 <ferror@plt+0xf558>
  410cb8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410cbc:	adrp	x21, 461000 <stdin@@GLIBC_2.17+0x4330>
  410cc0:	mov	w20, #0x64                  	// #100
  410cc4:	str	x0, [x8, #2456]
  410cc8:	mov	w0, #0x64                  	// #100
  410ccc:	mov	w1, #0x4                   	// #4
  410cd0:	str	w20, [x21, #1288]
  410cd4:	bl	411148 <ferror@plt+0xf558>
  410cd8:	ldr	w8, [x21, #1288]
  410cdc:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410ce0:	str	x0, [x9, #2752]
  410ce4:	mov	w1, #0x4                   	// #4
  410ce8:	mov	w0, w8
  410cec:	bl	411148 <ferror@plt+0xf558>
  410cf0:	ldr	w8, [x21, #1288]
  410cf4:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  410cf8:	str	x0, [x9, #600]
  410cfc:	mov	w1, #0x4                   	// #4
  410d00:	mov	w0, w8
  410d04:	bl	411148 <ferror@plt+0xf558>
  410d08:	ldr	w8, [x21, #1288]
  410d0c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  410d10:	str	x0, [x9, #3064]
  410d14:	mov	w1, #0x1                   	// #1
  410d18:	mov	w0, w8
  410d1c:	bl	411148 <ferror@plt+0xf558>
  410d20:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  410d24:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x6330>
  410d28:	mov	w9, #0x28                  	// #40
  410d2c:	str	x0, [x8, #2640]
  410d30:	mov	w0, #0x28                  	// #40
  410d34:	mov	w1, #0x4                   	// #4
  410d38:	str	w9, [x21, #2640]
  410d3c:	bl	411148 <ferror@plt+0xf558>
  410d40:	ldr	w8, [x21, #2640]
  410d44:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410d48:	str	x0, [x9, #2512]
  410d4c:	mov	w1, #0x4                   	// #4
  410d50:	mov	w0, w8
  410d54:	bl	411148 <ferror@plt+0xf558>
  410d58:	ldr	w8, [x21, #2640]
  410d5c:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410d60:	str	x0, [x9, #2736]
  410d64:	mov	w1, #0x4                   	// #4
  410d68:	mov	w0, w8
  410d6c:	bl	411148 <ferror@plt+0xf558>
  410d70:	ldr	w8, [x21, #2640]
  410d74:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  410d78:	str	x0, [x9, #2608]
  410d7c:	mov	w1, #0x4                   	// #4
  410d80:	mov	w0, w8
  410d84:	bl	411148 <ferror@plt+0xf558>
  410d88:	ldr	w8, [x21, #2640]
  410d8c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  410d90:	str	x0, [x9, #2656]
  410d94:	mov	w1, #0x8                   	// #8
  410d98:	mov	w0, w8
  410d9c:	bl	411148 <ferror@plt+0xf558>
  410da0:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  410da4:	adrp	x21, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410da8:	str	x0, [x8, #568]
  410dac:	mov	w0, #0x64                  	// #100
  410db0:	mov	w1, #0x4                   	// #4
  410db4:	str	w20, [x21, #2480]
  410db8:	bl	411148 <ferror@plt+0xf558>
  410dbc:	ldr	w8, [x21, #2480]
  410dc0:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410dc4:	str	x0, [x9, #2408]
  410dc8:	mov	w1, #0x4                   	// #4
  410dcc:	mov	w0, w8
  410dd0:	bl	411148 <ferror@plt+0xf558>
  410dd4:	ldr	w8, [x21, #2480]
  410dd8:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  410ddc:	str	x0, [x9, #544]
  410de0:	mov	w1, #0x4                   	// #4
  410de4:	mov	w0, w8
  410de8:	bl	411148 <ferror@plt+0xf558>
  410dec:	ldr	w8, [x21, #2480]
  410df0:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  410df4:	str	x0, [x9, #2632]
  410df8:	mov	w1, #0x1                   	// #1
  410dfc:	mov	w0, w8
  410e00:	bl	411148 <ferror@plt+0xf558>
  410e04:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  410e08:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410e0c:	mov	w10, #0x1f4                 	// #500
  410e10:	str	x0, [x8, #568]
  410e14:	mov	w0, #0x1f4                 	// #500
  410e18:	mov	w1, #0x1                   	// #1
  410e1c:	str	w10, [x9, #340]
  410e20:	bl	411148 <ferror@plt+0xf558>
  410e24:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  410e28:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  410e2c:	mov	w10, #0x2ee                 	// #750
  410e30:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x6330>
  410e34:	str	x0, [x8, #3008]
  410e38:	mov	w0, #0x7d0                 	// #2000
  410e3c:	mov	w1, #0x4                   	// #4
  410e40:	str	w10, [x9, #3088]
  410e44:	str	w19, [x20, #580]
  410e48:	bl	411148 <ferror@plt+0xf558>
  410e4c:	ldr	w8, [x20, #580]
  410e50:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  410e54:	str	x0, [x9, #3904]
  410e58:	mov	w1, #0x4                   	// #4
  410e5c:	mov	w0, w8
  410e60:	bl	411148 <ferror@plt+0xf558>
  410e64:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410e68:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  410e6c:	mov	w10, #0x9c4                 	// #2500
  410e70:	str	x0, [x8, #2440]
  410e74:	mov	w0, #0x9c4                 	// #2500
  410e78:	mov	w1, #0x4                   	// #4
  410e7c:	str	w10, [x9, #2680]
  410e80:	bl	411148 <ferror@plt+0xf558>
  410e84:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  410e88:	adrp	x19, 462000 <stdin@@GLIBC_2.17+0x5330>
  410e8c:	mov	w9, #0x3e8                 	// #1000
  410e90:	str	x0, [x8, #2608]
  410e94:	mov	w0, #0x3e8                 	// #1000
  410e98:	mov	w1, #0x4                   	// #4
  410e9c:	str	w9, [x19, #2632]
  410ea0:	bl	411148 <ferror@plt+0xf558>
  410ea4:	ldr	w8, [x19, #2632]
  410ea8:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410eac:	str	x0, [x9, #344]
  410eb0:	mov	w1, #0x4                   	// #4
  410eb4:	mov	w0, w8
  410eb8:	bl	411148 <ferror@plt+0xf558>
  410ebc:	ldr	w8, [x19, #2632]
  410ec0:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  410ec4:	str	x0, [x9, #584]
  410ec8:	mov	w1, #0x4                   	// #4
  410ecc:	mov	w0, w8
  410ed0:	bl	411148 <ferror@plt+0xf558>
  410ed4:	ldr	w8, [x19, #2632]
  410ed8:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410edc:	str	x0, [x9, #2392]
  410ee0:	mov	w1, #0x4                   	// #4
  410ee4:	mov	w0, w8
  410ee8:	bl	411148 <ferror@plt+0xf558>
  410eec:	ldr	w8, [x19, #2632]
  410ef0:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  410ef4:	str	x0, [x9, #2656]
  410ef8:	mov	w1, #0x4                   	// #4
  410efc:	mov	w0, w8
  410f00:	bl	411148 <ferror@plt+0xf558>
  410f04:	ldr	w8, [x19, #2632]
  410f08:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  410f0c:	str	x0, [x9, #2584]
  410f10:	mov	w1, #0x8                   	// #8
  410f14:	mov	w0, w8
  410f18:	bl	411148 <ferror@plt+0xf558>
  410f1c:	ldr	w8, [x19, #2632]
  410f20:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  410f24:	str	x0, [x9, #3896]
  410f28:	mov	w1, #0x8                   	// #8
  410f2c:	mov	w0, w8
  410f30:	bl	411148 <ferror@plt+0xf558>
  410f34:	ldp	x20, x19, [sp, #32]
  410f38:	ldr	x21, [sp, #16]
  410f3c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  410f40:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410f44:	str	x0, [x8, #3312]
  410f48:	str	xzr, [x9, #2496]
  410f4c:	ldp	x29, x30, [sp], #48
  410f50:	ret
  410f54:	stp	x29, x30, [sp, #-48]!
  410f58:	str	x28, [sp, #16]
  410f5c:	stp	x20, x19, [sp, #32]
  410f60:	mov	x29, sp
  410f64:	sub	sp, sp, #0x800
  410f68:	mov	w20, w1
  410f6c:	mov	x19, x0
  410f70:	bl	401790 <strlen@plt>
  410f74:	cmp	w0, #0x401
  410f78:	b.lt	410f9c <ferror@plt+0xf3ac>  // b.tstop
  410f7c:	adrp	x1, 426000 <ferror@plt+0x24410>
  410f80:	add	x1, x1, #0x228
  410f84:	mov	w2, #0x5                   	// #5
  410f88:	mov	x0, xzr
  410f8c:	bl	401ae0 <dcgettext@plt>
  410f90:	mov	x1, x19
  410f94:	bl	415ed0 <ferror@plt+0x142e0>
  410f98:	b	410fe4 <ferror@plt+0xf3f4>
  410f9c:	adrp	x2, 424000 <ferror@plt+0x22410>
  410fa0:	add	x2, x2, #0x92b
  410fa4:	mov	x0, sp
  410fa8:	mov	w1, #0x800                 	// #2048
  410fac:	mov	x3, x19
  410fb0:	mov	w4, w20
  410fb4:	bl	401860 <snprintf@plt>
  410fb8:	mov	x0, sp
  410fbc:	bl	41100c <ferror@plt+0xf41c>
  410fc0:	mov	x0, x19
  410fc4:	bl	401980 <strdup@plt>
  410fc8:	cbz	x0, 410ff8 <ferror@plt+0xf408>
  410fcc:	str	x0, [x29, #24]
  410fd0:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  410fd4:	add	x0, x0, #0xc0
  410fd8:	add	x1, x29, #0x18
  410fdc:	mov	w2, #0x1                   	// #1
  410fe0:	bl	401fa4 <ferror@plt+0x3b4>
  410fe4:	add	sp, sp, #0x800
  410fe8:	ldp	x20, x19, [sp, #32]
  410fec:	ldr	x28, [sp, #16]
  410ff0:	ldp	x29, x30, [sp], #48
  410ff4:	ret
  410ff8:	adrp	x1, 426000 <ferror@plt+0x24410>
  410ffc:	add	x1, x1, #0x2ce
  411000:	mov	w2, #0x5                   	// #5
  411004:	bl	401ae0 <dcgettext@plt>
  411008:	bl	411180 <ferror@plt+0xf590>
  41100c:	stp	x29, x30, [sp, #-64]!
  411010:	str	x23, [sp, #16]
  411014:	stp	x22, x21, [sp, #32]
  411018:	stp	x20, x19, [sp, #48]
  41101c:	mov	x29, sp
  411020:	mov	x19, x0
  411024:	bl	401790 <strlen@plt>
  411028:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x5330>
  41102c:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x3330>
  411030:	ldr	w8, [x21, #592]
  411034:	ldr	w9, [x22, #3028]
  411038:	mov	x20, x0
  41103c:	add	w10, w8, w20
  411040:	sub	w11, w9, #0xa
  411044:	cmp	w10, w11
  411048:	b.ge	411058 <ferror@plt+0xf468>  // b.tcont
  41104c:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  411050:	ldr	x0, [x9, #552]
  411054:	b	4110ac <ferror@plt+0xf4bc>
  411058:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x5330>
  41105c:	cmp	w9, #0x0
  411060:	b.le	41106c <ferror@plt+0xf47c>
  411064:	lsl	w8, w9, #1
  411068:	b	411078 <ferror@plt+0xf488>
  41106c:	add	w8, w9, #0x7
  411070:	csel	w8, w8, w9, lt  // lt = tstop
  411074:	add	w8, w9, w8, asr #3
  411078:	ldr	x0, [x23, #552]
  41107c:	sxtw	x1, w8
  411080:	mov	w2, #0x1                   	// #1
  411084:	str	w8, [x22, #3028]
  411088:	bl	4017f0 <reallocarray@plt>
  41108c:	cbz	x0, 4110d8 <ferror@plt+0xf4e8>
  411090:	ldr	w8, [x21, #592]
  411094:	ldr	w9, [x22, #3028]
  411098:	str	x0, [x23, #552]
  41109c:	add	w10, w8, w20
  4110a0:	sub	w11, w9, #0xa
  4110a4:	cmp	w10, w11
  4110a8:	b.ge	41105c <ferror@plt+0xf46c>  // b.tcont
  4110ac:	add	x0, x0, w8, sxtw
  4110b0:	mov	x1, x19
  4110b4:	bl	401ac0 <strcpy@plt>
  4110b8:	ldr	w8, [x21, #592]
  4110bc:	ldr	x23, [sp, #16]
  4110c0:	add	w8, w8, w20
  4110c4:	str	w8, [x21, #592]
  4110c8:	ldp	x20, x19, [sp, #48]
  4110cc:	ldp	x22, x21, [sp, #32]
  4110d0:	ldp	x29, x30, [sp], #64
  4110d4:	ret
  4110d8:	adrp	x1, 426000 <ferror@plt+0x24410>
  4110dc:	add	x1, x1, #0x38b
  4110e0:	mov	w2, #0x5                   	// #5
  4110e4:	bl	401ae0 <dcgettext@plt>
  4110e8:	bl	411180 <ferror@plt+0xf590>
  4110ec:	stp	x29, x30, [sp, #-16]!
  4110f0:	mov	x29, sp
  4110f4:	bl	401980 <strdup@plt>
  4110f8:	cbz	x0, 411104 <ferror@plt+0xf514>
  4110fc:	ldp	x29, x30, [sp], #16
  411100:	ret
  411104:	adrp	x1, 426000 <ferror@plt+0x24410>
  411108:	add	x1, x1, #0x2ce
  41110c:	mov	w2, #0x5                   	// #5
  411110:	bl	401ae0 <dcgettext@plt>
  411114:	bl	411180 <ferror@plt+0xf590>
  411118:	stp	x29, x30, [sp, #-16]!
  41111c:	mov	x29, sp
  411120:	sxtw	x1, w1
  411124:	bl	4017f0 <reallocarray@plt>
  411128:	cbz	x0, 411134 <ferror@plt+0xf544>
  41112c:	ldp	x29, x30, [sp], #16
  411130:	ret
  411134:	adrp	x1, 426000 <ferror@plt+0x24410>
  411138:	add	x1, x1, #0x38b
  41113c:	mov	w2, #0x5                   	// #5
  411140:	bl	401ae0 <dcgettext@plt>
  411144:	bl	411180 <ferror@plt+0xf590>
  411148:	stp	x29, x30, [sp, #-16]!
  41114c:	mov	x2, x1
  411150:	sxtw	x1, w0
  411154:	mov	x0, xzr
  411158:	mov	x29, sp
  41115c:	bl	4017f0 <reallocarray@plt>
  411160:	cbz	x0, 41116c <ferror@plt+0xf57c>
  411164:	ldp	x29, x30, [sp], #16
  411168:	ret
  41116c:	adrp	x1, 426000 <ferror@plt+0x24410>
  411170:	add	x1, x1, #0x244
  411174:	mov	w2, #0x5                   	// #5
  411178:	bl	401ae0 <dcgettext@plt>
  41117c:	bl	411180 <ferror@plt+0xf590>
  411180:	stp	x29, x30, [sp, #-32]!
  411184:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  411188:	stp	x20, x19, [sp, #16]
  41118c:	ldr	x19, [x8, #3264]
  411190:	adrp	x1, 426000 <ferror@plt+0x24410>
  411194:	mov	x20, x0
  411198:	add	x1, x1, #0x306
  41119c:	mov	w2, #0x5                   	// #5
  4111a0:	mov	x0, xzr
  4111a4:	mov	x29, sp
  4111a8:	bl	401ae0 <dcgettext@plt>
  4111ac:	adrp	x8, 454000 <ferror@plt+0x52410>
  4111b0:	ldr	x2, [x8, #608]
  4111b4:	mov	x1, x0
  4111b8:	mov	x0, x19
  4111bc:	mov	x3, x20
  4111c0:	bl	401bc0 <fprintf@plt>
  4111c4:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x3330>
  4111c8:	add	x0, x0, #0xa80
  4111cc:	mov	w1, #0x2                   	// #2
  4111d0:	bl	401b20 <longjmp@plt>
  4111d4:	stp	x29, x30, [sp, #-32]!
  4111d8:	stp	x20, x19, [sp, #16]
  4111dc:	ldrb	w20, [x0]
  4111e0:	mov	x29, sp
  4111e4:	cbz	w20, 411210 <ferror@plt+0xf620>
  4111e8:	add	x19, x0, #0x1
  4111ec:	sxtb	w8, w20
  4111f0:	tbnz	w8, #31, 411218 <ferror@plt+0xf628>
  4111f4:	bl	401a00 <__ctype_b_loc@plt>
  4111f8:	ldr	x8, [x0]
  4111fc:	and	x9, x20, #0xff
  411200:	ldrh	w8, [x8, x9, lsl #1]
  411204:	tbz	w8, #9, 411218 <ferror@plt+0xf628>
  411208:	ldrb	w20, [x19], #1
  41120c:	cbnz	w20, 4111ec <ferror@plt+0xf5fc>
  411210:	mov	w0, #0x1                   	// #1
  411214:	b	41121c <ferror@plt+0xf62c>
  411218:	mov	w0, wzr
  41121c:	ldp	x20, x19, [sp, #16]
  411220:	ldp	x29, x30, [sp], #32
  411224:	ret
  411228:	stp	x29, x30, [sp, #-32]!
  41122c:	stp	x20, x19, [sp, #16]
  411230:	ldrb	w20, [x0]
  411234:	mov	x29, sp
  411238:	cbz	w20, 411264 <ferror@plt+0xf674>
  41123c:	add	x19, x0, #0x1
  411240:	sxtb	w8, w20
  411244:	tbnz	w8, #31, 41126c <ferror@plt+0xf67c>
  411248:	bl	401a00 <__ctype_b_loc@plt>
  41124c:	ldr	x8, [x0]
  411250:	and	x9, x20, #0xff
  411254:	ldrh	w8, [x8, x9, lsl #1]
  411258:	tbz	w8, #8, 41126c <ferror@plt+0xf67c>
  41125c:	ldrb	w20, [x19], #1
  411260:	cbnz	w20, 411240 <ferror@plt+0xf650>
  411264:	mov	w0, #0x1                   	// #1
  411268:	b	411270 <ferror@plt+0xf680>
  41126c:	mov	w0, wzr
  411270:	ldp	x20, x19, [sp, #16]
  411274:	ldp	x29, x30, [sp], #32
  411278:	ret
  41127c:	ldr	w8, [x0]
  411280:	ldr	w9, [x1]
  411284:	sub	w0, w8, w9
  411288:	ret
  41128c:	stp	x29, x30, [sp, #-48]!
  411290:	stp	x20, x19, [sp, #32]
  411294:	mov	w19, w0
  411298:	cmp	w0, #0x100
  41129c:	str	x21, [sp, #16]
  4112a0:	mov	x29, sp
  4112a4:	b.lt	411304 <ferror@plt+0xf714>  // b.tstop
  4112a8:	adrp	x1, 426000 <ferror@plt+0x24410>
  4112ac:	add	x1, x1, #0x271
  4112b0:	mov	w2, #0x5                   	// #5
  4112b4:	mov	x0, xzr
  4112b8:	bl	401ae0 <dcgettext@plt>
  4112bc:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  4112c0:	ldr	w8, [x8, #3584]
  4112c4:	adrp	x9, 426000 <ferror@plt+0x24410>
  4112c8:	adrp	x10, 426000 <ferror@plt+0x24410>
  4112cc:	adrp	x21, 45d000 <stdin@@GLIBC_2.17+0x330>
  4112d0:	add	x9, x9, #0x37a
  4112d4:	add	x10, x10, #0x381
  4112d8:	cmp	w8, #0x0
  4112dc:	add	x21, x21, #0x658
  4112e0:	mov	x20, x0
  4112e4:	csel	x2, x10, x9, eq  // eq = none
  4112e8:	mov	w1, #0x14                  	// #20
  4112ec:	mov	x0, x21
  4112f0:	mov	w3, w19
  4112f4:	bl	401860 <snprintf@plt>
  4112f8:	mov	x0, x20
  4112fc:	mov	x1, x21
  411300:	bl	4113e8 <ferror@plt+0xf7f8>
  411304:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  411308:	ldr	w8, [x8, #3000]
  41130c:	cmp	w8, w19
  411310:	b.le	411324 <ferror@plt+0xf734>
  411314:	ldp	x20, x19, [sp, #32]
  411318:	ldr	x21, [sp, #16]
  41131c:	ldp	x29, x30, [sp], #48
  411320:	ret
  411324:	adrp	x1, 426000 <ferror@plt+0x24410>
  411328:	add	x1, x1, #0x29d
  41132c:	mov	w2, #0x5                   	// #5
  411330:	mov	x0, xzr
  411334:	bl	401ae0 <dcgettext@plt>
  411338:	cmp	w19, #0x20
  41133c:	mov	x20, x0
  411340:	b.cc	411360 <ferror@plt+0xf770>  // b.lo, b.ul, b.last
  411344:	cmp	w19, #0x7f
  411348:	b.ge	411360 <ferror@plt+0xf770>  // b.tcont
  41134c:	cmp	w19, #0x20
  411350:	b.ne	41137c <ferror@plt+0xf78c>  // b.any
  411354:	adrp	x21, 426000 <ferror@plt+0x24410>
  411358:	add	x21, x21, #0x387
  41135c:	b	4113d0 <ferror@plt+0xf7e0>
  411360:	sub	w8, w19, #0x7
  411364:	cmp	w8, #0x7
  411368:	b.cs	411390 <ferror@plt+0xf7a0>  // b.hs, b.nlast
  41136c:	adrp	x9, 426000 <ferror@plt+0x24410>
  411370:	add	x9, x9, #0x1f0
  411374:	ldr	x21, [x9, w8, sxtw #3]
  411378:	b	4113d0 <ferror@plt+0xf7e0>
  41137c:	adrp	x21, 45d000 <stdin@@GLIBC_2.17+0x330>
  411380:	add	x21, x21, #0x658
  411384:	strb	w19, [x21]
  411388:	strb	wzr, [x21, #1]
  41138c:	b	4113d0 <ferror@plt+0xf7e0>
  411390:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  411394:	ldr	w8, [x8, #3584]
  411398:	cbz	w8, 4113b0 <ferror@plt+0xf7c0>
  41139c:	adrp	x21, 45d000 <stdin@@GLIBC_2.17+0x330>
  4113a0:	adrp	x2, 426000 <ferror@plt+0x24410>
  4113a4:	add	x21, x21, #0x658
  4113a8:	add	x2, x2, #0x37a
  4113ac:	b	4113c0 <ferror@plt+0xf7d0>
  4113b0:	adrp	x21, 45d000 <stdin@@GLIBC_2.17+0x330>
  4113b4:	adrp	x2, 426000 <ferror@plt+0x24410>
  4113b8:	add	x21, x21, #0x658
  4113bc:	add	x2, x2, #0x381
  4113c0:	mov	w1, #0x14                  	// #20
  4113c4:	mov	x0, x21
  4113c8:	mov	w3, w19
  4113cc:	bl	401860 <snprintf@plt>
  4113d0:	mov	x0, x20
  4113d4:	mov	x1, x21
  4113d8:	ldp	x20, x19, [sp, #32]
  4113dc:	ldr	x21, [sp, #16]
  4113e0:	ldp	x29, x30, [sp], #48
  4113e4:	b	4113e8 <ferror@plt+0xf7f8>
  4113e8:	stp	x29, x30, [sp, #-32]!
  4113ec:	str	x28, [sp, #16]
  4113f0:	mov	x29, sp
  4113f4:	sub	sp, sp, #0x900
  4113f8:	mov	x9, #0xffffffffffffffc8    	// #-56
  4113fc:	mov	x10, sp
  411400:	add	x11, sp, #0x88
  411404:	movk	x9, #0xff80, lsl #32
  411408:	add	x12, x29, #0x20
  41140c:	add	x10, x10, #0x80
  411410:	add	x11, x11, #0x38
  411414:	stp	x10, x9, [sp, #240]
  411418:	stp	x12, x11, [sp, #224]
  41141c:	stp	q0, q1, [sp]
  411420:	ldp	q0, q1, [sp, #224]
  411424:	mov	x8, x0
  411428:	stp	x1, x2, [sp, #136]
  41142c:	stp	x3, x4, [sp, #152]
  411430:	add	x0, sp, #0x100
  411434:	add	x3, sp, #0xc0
  411438:	mov	w1, #0x800                 	// #2048
  41143c:	mov	x2, x8
  411440:	stp	x5, x6, [sp, #168]
  411444:	str	x7, [sp, #184]
  411448:	stp	q2, q3, [sp, #32]
  41144c:	stp	q4, q5, [sp, #64]
  411450:	stp	q6, q7, [sp, #96]
  411454:	stp	q0, q1, [sp, #192]
  411458:	bl	401b00 <vsnprintf@plt>
  41145c:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  411460:	adrp	x9, 454000 <ferror@plt+0x52410>
  411464:	ldr	x0, [x8, #3264]
  411468:	ldr	x2, [x9, #608]
  41146c:	adrp	x1, 426000 <ferror@plt+0x24410>
  411470:	add	x1, x1, #0x2fe
  411474:	add	x3, sp, #0x100
  411478:	bl	401bc0 <fprintf@plt>
  41147c:	mov	w0, #0x1                   	// #1
  411480:	bl	40f458 <ferror@plt+0xd868>
  411484:	add	sp, sp, #0x900
  411488:	ldr	x28, [sp, #16]
  41148c:	ldp	x29, x30, [sp], #32
  411490:	ret
  411494:	stp	x29, x30, [sp, #-32]!
  411498:	mov	w3, w0
  41149c:	cmp	w0, #0x20
  4114a0:	str	x19, [sp, #16]
  4114a4:	mov	x29, sp
  4114a8:	b.cc	4114c8 <ferror@plt+0xf8d8>  // b.lo, b.ul, b.last
  4114ac:	cmp	w3, #0x7f
  4114b0:	b.ge	4114c8 <ferror@plt+0xf8d8>  // b.tcont
  4114b4:	cmp	w3, #0x20
  4114b8:	b.ne	4114e4 <ferror@plt+0xf8f4>  // b.any
  4114bc:	adrp	x19, 426000 <ferror@plt+0x24410>
  4114c0:	add	x19, x19, #0x387
  4114c4:	b	411534 <ferror@plt+0xf944>
  4114c8:	sub	w8, w3, #0x7
  4114cc:	cmp	w8, #0x7
  4114d0:	b.cs	4114f8 <ferror@plt+0xf908>  // b.hs, b.nlast
  4114d4:	adrp	x9, 426000 <ferror@plt+0x24410>
  4114d8:	add	x9, x9, #0x1f0
  4114dc:	ldr	x0, [x9, w8, sxtw #3]
  4114e0:	b	411538 <ferror@plt+0xf948>
  4114e4:	adrp	x19, 45d000 <stdin@@GLIBC_2.17+0x330>
  4114e8:	add	x19, x19, #0x658
  4114ec:	strb	w3, [x19]
  4114f0:	strb	wzr, [x19, #1]
  4114f4:	b	411534 <ferror@plt+0xf944>
  4114f8:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  4114fc:	ldr	w8, [x8, #3584]
  411500:	cbz	w8, 411518 <ferror@plt+0xf928>
  411504:	adrp	x19, 45d000 <stdin@@GLIBC_2.17+0x330>
  411508:	adrp	x2, 426000 <ferror@plt+0x24410>
  41150c:	add	x19, x19, #0x658
  411510:	add	x2, x2, #0x37a
  411514:	b	411528 <ferror@plt+0xf938>
  411518:	adrp	x19, 45d000 <stdin@@GLIBC_2.17+0x330>
  41151c:	adrp	x2, 426000 <ferror@plt+0x24410>
  411520:	add	x19, x19, #0x658
  411524:	add	x2, x2, #0x381
  411528:	mov	w1, #0x14                  	// #20
  41152c:	mov	x0, x19
  411530:	bl	401860 <snprintf@plt>
  411534:	mov	x0, x19
  411538:	ldr	x19, [sp, #16]
  41153c:	ldp	x29, x30, [sp], #32
  411540:	ret
  411544:	stp	x29, x30, [sp, #-32]!
  411548:	str	x19, [sp, #16]
  41154c:	mov	w19, w0
  411550:	cmp	w0, #0x7f
  411554:	mov	x29, sp
  411558:	b.hi	41157c <ferror@plt+0xf98c>  // b.pmore
  41155c:	bl	401a00 <__ctype_b_loc@plt>
  411560:	ldr	x8, [x0]
  411564:	ldrh	w8, [x8, w19, uxtw #1]
  411568:	tbz	w8, #8, 41157c <ferror@plt+0xf98c>
  41156c:	mov	w19, w19
  411570:	bl	401850 <__ctype_tolower_loc@plt>
  411574:	ldr	x8, [x0]
  411578:	ldr	w19, [x8, x19, lsl #2]
  41157c:	mov	w0, w19
  411580:	ldr	x19, [sp, #16]
  411584:	ldp	x29, x30, [sp], #32
  411588:	ret
  41158c:	ldrb	w8, [x0]
  411590:	cbz	w8, 4115a4 <ferror@plt+0xf9b4>
  411594:	ldrb	w9, [x1]
  411598:	cbz	w9, 4115ac <ferror@plt+0xf9bc>
  41159c:	sub	w0, w8, w9
  4115a0:	ret
  4115a4:	mov	w0, #0x1                   	// #1
  4115a8:	ret
  4115ac:	mov	w0, #0xffffffff            	// #-1
  4115b0:	ret
  4115b4:	stp	x29, x30, [sp, #-48]!
  4115b8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4115bc:	ldrb	w8, [x8, #2432]
  4115c0:	stp	x20, x19, [sp, #32]
  4115c4:	adrp	x19, 462000 <stdin@@GLIBC_2.17+0x5330>
  4115c8:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4115cc:	str	x21, [sp, #16]
  4115d0:	mov	x29, sp
  4115d4:	cbz	w8, 411640 <ferror@plt+0xfa50>
  4115d8:	ldr	w8, [x20, #2400]
  4115dc:	adrp	x21, 45c000 <ferror@plt+0x5a410>
  4115e0:	cmp	w8, #0x1
  4115e4:	b.lt	41161c <ferror@plt+0xfa2c>  // b.tstop
  4115e8:	ldr	x1, [x21, #3272]
  4115ec:	mov	w0, #0xa                   	// #10
  4115f0:	bl	401820 <fputc@plt>
  4115f4:	ldr	w8, [x19, #2624]
  4115f8:	add	w9, w8, #0x1
  4115fc:	cmp	w8, #0x9
  411600:	str	w9, [x19, #2624]
  411604:	b.lt	411618 <ferror@plt+0xfa28>  // b.tstop
  411608:	ldr	x1, [x21, #3272]
  41160c:	mov	w0, #0xa                   	// #10
  411610:	bl	401820 <fputc@plt>
  411614:	str	wzr, [x19, #2624]
  411618:	str	wzr, [x20, #2400]
  41161c:	ldr	x3, [x21, #3272]
  411620:	adrp	x0, 426000 <ferror@plt+0x24410>
  411624:	add	x0, x0, #0x2f5
  411628:	mov	w1, #0x8                   	// #8
  41162c:	mov	w2, #0x1                   	// #1
  411630:	bl	401a80 <fwrite@plt>
  411634:	ldr	x1, [x21, #3272]
  411638:	mov	w0, #0xa                   	// #10
  41163c:	bl	401820 <fputc@plt>
  411640:	str	wzr, [x19, #2624]
  411644:	str	wzr, [x20, #2400]
  411648:	ldp	x20, x19, [sp, #32]
  41164c:	ldr	x21, [sp, #16]
  411650:	ldp	x29, x30, [sp], #48
  411654:	ret
  411658:	stp	x29, x30, [sp, #-32]!
  41165c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  411660:	ldrb	w8, [x8, #2432]
  411664:	stp	x20, x19, [sp, #16]
  411668:	mov	x29, sp
  41166c:	cbz	w8, 4116b0 <ferror@plt+0xfac0>
  411670:	adrp	x19, 45c000 <ferror@plt+0x5a410>
  411674:	ldr	x1, [x19, #3272]
  411678:	mov	w0, #0xa                   	// #10
  41167c:	bl	401820 <fputc@plt>
  411680:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x5330>
  411684:	ldr	w8, [x20, #2624]
  411688:	add	w9, w8, #0x1
  41168c:	cmp	w8, #0x9
  411690:	str	w9, [x20, #2624]
  411694:	b.lt	4116a8 <ferror@plt+0xfab8>  // b.tstop
  411698:	ldr	x1, [x19, #3272]
  41169c:	mov	w0, #0xa                   	// #10
  4116a0:	bl	401820 <fputc@plt>
  4116a4:	str	wzr, [x20, #2624]
  4116a8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4116ac:	str	wzr, [x8, #2400]
  4116b0:	ldp	x20, x19, [sp, #16]
  4116b4:	ldp	x29, x30, [sp], #32
  4116b8:	ret
  4116bc:	stp	x29, x30, [sp, #-32]!
  4116c0:	str	x19, [sp, #16]
  4116c4:	adrp	x19, 45c000 <ferror@plt+0x5a410>
  4116c8:	ldr	x1, [x19, #3272]
  4116cc:	mov	x29, sp
  4116d0:	bl	4017a0 <fputs@plt>
  4116d4:	ldr	x1, [x19, #3272]
  4116d8:	ldr	x19, [sp, #16]
  4116dc:	mov	w0, #0xa                   	// #10
  4116e0:	ldp	x29, x30, [sp], #32
  4116e4:	b	401820 <fputc@plt>
  4116e8:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  4116ec:	ldr	x1, [x8, #3272]
  4116f0:	b	401820 <fputc@plt>
  4116f4:	stp	x29, x30, [sp, #-16]!
  4116f8:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  4116fc:	adrp	x9, 454000 <ferror@plt+0x52410>
  411700:	ldr	x8, [x8, #3264]
  411704:	ldr	x2, [x9, #608]
  411708:	adrp	x1, 426000 <ferror@plt+0x24410>
  41170c:	mov	x3, x0
  411710:	add	x1, x1, #0x2fe
  411714:	mov	x0, x8
  411718:	mov	x29, sp
  41171c:	bl	401bc0 <fprintf@plt>
  411720:	mov	w0, #0x1                   	// #1
  411724:	ldp	x29, x30, [sp], #16
  411728:	b	40f458 <ferror@plt+0xd868>
  41172c:	stp	x29, x30, [sp, #-32]!
  411730:	str	x28, [sp, #16]
  411734:	mov	x29, sp
  411738:	sub	sp, sp, #0x900
  41173c:	mov	x9, #0xffffffffffffffc8    	// #-56
  411740:	mov	x10, sp
  411744:	add	x11, sp, #0x88
  411748:	movk	x9, #0xff80, lsl #32
  41174c:	add	x12, x29, #0x20
  411750:	add	x10, x10, #0x80
  411754:	add	x11, x11, #0x38
  411758:	stp	x10, x9, [sp, #240]
  41175c:	stp	x12, x11, [sp, #224]
  411760:	stp	q0, q1, [sp]
  411764:	ldp	q0, q1, [sp, #224]
  411768:	mov	x8, x0
  41176c:	stp	x1, x2, [sp, #136]
  411770:	stp	x3, x4, [sp, #152]
  411774:	add	x0, sp, #0x100
  411778:	add	x3, sp, #0xc0
  41177c:	mov	w1, #0x800                 	// #2048
  411780:	mov	x2, x8
  411784:	stp	x5, x6, [sp, #168]
  411788:	str	x7, [sp, #184]
  41178c:	stp	q2, q3, [sp, #32]
  411790:	stp	q4, q5, [sp, #64]
  411794:	stp	q6, q7, [sp, #96]
  411798:	stp	q0, q1, [sp, #192]
  41179c:	bl	401b00 <vsnprintf@plt>
  4117a0:	add	x0, sp, #0x100
  4117a4:	bl	411180 <ferror@plt+0xf590>
  4117a8:	stp	x29, x30, [sp, #-32]!
  4117ac:	stp	x28, x19, [sp, #16]
  4117b0:	mov	x29, sp
  4117b4:	sub	sp, sp, #0x1, lsl #12
  4117b8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  4117bc:	ldr	w8, [x8, #3092]
  4117c0:	cbz	w8, 411878 <ferror@plt+0xfc88>
  4117c4:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  4117c8:	ldr	x11, [x9, #3608]
  4117cc:	adrp	x10, 426000 <ferror@plt+0x24410>
  4117d0:	add	x10, x10, #0x324
  4117d4:	cmp	w1, #0x0
  4117d8:	csel	x10, x11, x10, ne  // ne = any
  4117dc:	adrp	x12, 426000 <ferror@plt+0x24410>
  4117e0:	cmp	x10, #0x0
  4117e4:	mov	x8, sp
  4117e8:	add	x12, x12, #0x337
  4117ec:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  4117f0:	mov	x19, x0
  4117f4:	add	x9, x8, #0x7fe
  4117f8:	csel	x10, x10, x12, eq  // eq = none
  4117fc:	mov	w11, #0x5c                  	// #92
  411800:	b	41181c <ferror@plt+0xfc2c>
  411804:	strb	w11, [x8], #1
  411808:	ldrb	w12, [x10]
  41180c:	strb	w12, [x8], #1
  411810:	cmp	x8, x9
  411814:	add	x10, x10, #0x1
  411818:	b.cs	411834 <ferror@plt+0xfc44>  // b.hs, b.nlast
  41181c:	ldrb	w12, [x10]
  411820:	cmp	w12, #0x22
  411824:	b.eq	411804 <ferror@plt+0xfc14>  // b.none
  411828:	cmp	w12, #0x5c
  41182c:	b.eq	411804 <ferror@plt+0xfc14>  // b.none
  411830:	cbnz	w12, 41180c <ferror@plt+0xfc1c>
  411834:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  411838:	ldr	w9, [x9, #1324]
  41183c:	cmp	w1, #0x0
  411840:	adrp	x2, 426000 <ferror@plt+0x24410>
  411844:	add	x2, x2, #0x1e1
  411848:	csel	w3, w9, wzr, ne  // ne = any
  41184c:	add	x0, sp, #0x800
  411850:	mov	x4, sp
  411854:	mov	w1, #0x800                 	// #2048
  411858:	strb	wzr, [x8]
  41185c:	bl	401860 <snprintf@plt>
  411860:	add	x0, sp, #0x800
  411864:	cbz	x19, 411874 <ferror@plt+0xfc84>
  411868:	mov	x1, x19
  41186c:	bl	4017a0 <fputs@plt>
  411870:	b	411878 <ferror@plt+0xfc88>
  411874:	bl	41100c <ferror@plt+0xf41c>
  411878:	add	sp, sp, #0x1, lsl #12
  41187c:	ldp	x28, x19, [sp, #16]
  411880:	ldp	x29, x30, [sp], #32
  411884:	ret
  411888:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  41188c:	ldrsw	x10, [x9, #592]
  411890:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x5330>
  411894:	ldr	x12, [x11, #552]
  411898:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  41189c:	str	wzr, [x8, #3080]
  4118a0:	add	w8, w10, #0x1
  4118a4:	str	w8, [x9, #592]
  4118a8:	strb	wzr, [x12, x10]
  4118ac:	ldrsw	x8, [x9, #592]
  4118b0:	ldr	x10, [x11, #552]
  4118b4:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4118b8:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x3330>
  4118bc:	str	w8, [x9, #2732]
  4118c0:	str	w8, [x11, #2648]
  4118c4:	strb	wzr, [x10, x8]
  4118c8:	ret
  4118cc:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  4118d0:	ldrsw	x9, [x8, #592]
  4118d4:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x5330>
  4118d8:	ldr	x11, [x10, #552]
  4118dc:	add	w12, w9, #0x1
  4118e0:	str	w12, [x8, #592]
  4118e4:	strb	wzr, [x11, x9]
  4118e8:	ldrsw	x8, [x8, #592]
  4118ec:	ldr	x9, [x10, #552]
  4118f0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  4118f4:	str	w8, [x10, #2648]
  4118f8:	strb	wzr, [x9, x8]
  4118fc:	ret
  411900:	stp	x29, x30, [sp, #-48]!
  411904:	stp	x22, x21, [sp, #16]
  411908:	stp	x20, x19, [sp, #32]
  41190c:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  411910:	ldrb	w8, [x22, #2432]
  411914:	mov	x29, sp
  411918:	cbz	w8, 411984 <ferror@plt+0xfd94>
  41191c:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x1330>
  411920:	ldr	w8, [x20, #2400]
  411924:	mov	w19, w0
  411928:	adrp	x21, 45c000 <ferror@plt+0x5a410>
  41192c:	cmp	w8, #0xa
  411930:	b.lt	411998 <ferror@plt+0xfda8>  // b.tstop
  411934:	ldr	x1, [x21, #3272]
  411938:	mov	w0, #0x2c                  	// #44
  41193c:	bl	401820 <fputc@plt>
  411940:	ldrb	w8, [x22, #2432]
  411944:	cbz	w8, 411994 <ferror@plt+0xfda4>
  411948:	ldr	x1, [x21, #3272]
  41194c:	mov	w0, #0xa                   	// #10
  411950:	bl	401820 <fputc@plt>
  411954:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x5330>
  411958:	ldr	w8, [x22, #2624]
  41195c:	add	w9, w8, #0x1
  411960:	cmp	w8, #0x9
  411964:	str	w9, [x22, #2624]
  411968:	b.lt	41197c <ferror@plt+0xfd8c>  // b.tstop
  41196c:	ldr	x1, [x21, #3272]
  411970:	mov	w0, #0xa                   	// #10
  411974:	bl	401820 <fputc@plt>
  411978:	str	wzr, [x22, #2624]
  41197c:	str	wzr, [x20, #2400]
  411980:	b	4119ac <ferror@plt+0xfdbc>
  411984:	ldp	x20, x19, [sp, #32]
  411988:	ldp	x22, x21, [sp, #16]
  41198c:	ldp	x29, x30, [sp], #48
  411990:	ret
  411994:	ldr	w8, [x20, #2400]
  411998:	cbz	w8, 4119ac <ferror@plt+0xfdbc>
  41199c:	ldr	x1, [x21, #3272]
  4119a0:	mov	w0, #0x2c                  	// #44
  4119a4:	bl	401820 <fputc@plt>
  4119a8:	b	4119c4 <ferror@plt+0xfdd4>
  4119ac:	ldr	x3, [x21, #3272]
  4119b0:	adrp	x0, 424000 <ferror@plt+0x22410>
  4119b4:	add	x0, x0, #0x384
  4119b8:	mov	w1, #0x4                   	// #4
  4119bc:	mov	w2, #0x1                   	// #1
  4119c0:	bl	401a80 <fwrite@plt>
  4119c4:	ldr	w8, [x20, #2400]
  4119c8:	ldr	x0, [x21, #3272]
  4119cc:	mov	w2, w19
  4119d0:	adrp	x1, 426000 <ferror@plt+0x24410>
  4119d4:	add	w8, w8, #0x1
  4119d8:	str	w8, [x20, #2400]
  4119dc:	ldp	x20, x19, [sp, #32]
  4119e0:	ldp	x22, x21, [sp, #16]
  4119e4:	add	x1, x1, #0x33f
  4119e8:	ldp	x29, x30, [sp], #48
  4119ec:	b	401bc0 <fprintf@plt>
  4119f0:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  4119f4:	ldr	x1, [x8, #3272]
  4119f8:	b	4017a0 <fputs@plt>
  4119fc:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  411a00:	ldr	x8, [x8, #3272]
  411a04:	mov	w2, w1
  411a08:	mov	x1, x0
  411a0c:	mov	x0, x8
  411a10:	b	401bc0 <fprintf@plt>
  411a14:	stp	x29, x30, [sp, #-48]!
  411a18:	stp	x22, x21, [sp, #16]
  411a1c:	stp	x20, x19, [sp, #32]
  411a20:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  411a24:	ldrb	w8, [x22, #2432]
  411a28:	mov	x29, sp
  411a2c:	cbz	w8, 411a98 <ferror@plt+0xfea8>
  411a30:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x1330>
  411a34:	ldr	w8, [x20, #2400]
  411a38:	mov	w19, w0
  411a3c:	adrp	x21, 45c000 <ferror@plt+0x5a410>
  411a40:	cmp	w8, #0xa
  411a44:	b.lt	411aac <ferror@plt+0xfebc>  // b.tstop
  411a48:	ldr	x1, [x21, #3272]
  411a4c:	mov	w0, #0x2c                  	// #44
  411a50:	bl	401820 <fputc@plt>
  411a54:	ldrb	w8, [x22, #2432]
  411a58:	cbz	w8, 411aa8 <ferror@plt+0xfeb8>
  411a5c:	ldr	x1, [x21, #3272]
  411a60:	mov	w0, #0xa                   	// #10
  411a64:	bl	401820 <fputc@plt>
  411a68:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x5330>
  411a6c:	ldr	w8, [x22, #2624]
  411a70:	add	w9, w8, #0x1
  411a74:	cmp	w8, #0x9
  411a78:	str	w9, [x22, #2624]
  411a7c:	b.lt	411a90 <ferror@plt+0xfea0>  // b.tstop
  411a80:	ldr	x1, [x21, #3272]
  411a84:	mov	w0, #0xa                   	// #10
  411a88:	bl	401820 <fputc@plt>
  411a8c:	str	wzr, [x22, #2624]
  411a90:	str	wzr, [x20, #2400]
  411a94:	b	411ac0 <ferror@plt+0xfed0>
  411a98:	ldp	x20, x19, [sp, #32]
  411a9c:	ldp	x22, x21, [sp, #16]
  411aa0:	ldp	x29, x30, [sp], #48
  411aa4:	ret
  411aa8:	ldr	w8, [x20, #2400]
  411aac:	cbz	w8, 411ac0 <ferror@plt+0xfed0>
  411ab0:	ldr	x1, [x21, #3272]
  411ab4:	mov	w0, #0x2c                  	// #44
  411ab8:	bl	401820 <fputc@plt>
  411abc:	b	411ad8 <ferror@plt+0xfee8>
  411ac0:	ldr	x3, [x21, #3272]
  411ac4:	adrp	x0, 424000 <ferror@plt+0x22410>
  411ac8:	add	x0, x0, #0x384
  411acc:	mov	w1, #0x4                   	// #4
  411ad0:	mov	w2, #0x1                   	// #1
  411ad4:	bl	401a80 <fwrite@plt>
  411ad8:	ldr	w8, [x20, #2400]
  411adc:	ldr	x0, [x21, #3272]
  411ae0:	mov	w2, w19
  411ae4:	adrp	x1, 426000 <ferror@plt+0x24410>
  411ae8:	add	w8, w8, #0x1
  411aec:	str	w8, [x20, #2400]
  411af0:	ldp	x20, x19, [sp, #32]
  411af4:	ldp	x22, x21, [sp, #16]
  411af8:	add	x1, x1, #0x33f
  411afc:	ldp	x29, x30, [sp], #48
  411b00:	b	401bc0 <fprintf@plt>
  411b04:	sub	sp, sp, #0x20
  411b08:	stp	x29, x30, [sp, #16]
  411b0c:	add	x29, sp, #0x10
  411b10:	adrp	x1, 421000 <ferror@plt+0x1f410>
  411b14:	add	x1, x1, #0xa56
  411b18:	sub	x2, x29, #0x4
  411b1c:	stur	wzr, [x29, #-4]
  411b20:	bl	401af0 <__isoc99_sscanf@plt>
  411b24:	ldur	w0, [x29, #-4]
  411b28:	ldp	x29, x30, [sp, #16]
  411b2c:	add	sp, sp, #0x20
  411b30:	ret
  411b34:	stp	x29, x30, [sp, #-48]!
  411b38:	str	x21, [sp, #16]
  411b3c:	stp	x20, x19, [sp, #32]
  411b40:	mov	x19, x0
  411b44:	ldrb	w20, [x0, #1]!
  411b48:	mov	x29, sp
  411b4c:	sub	w8, w20, #0x30
  411b50:	cmp	w8, #0x48
  411b54:	b.hi	411c14 <ferror@plt+0x10024>  // b.pmore
  411b58:	adrp	x9, 426000 <ferror@plt+0x24410>
  411b5c:	add	x9, x9, #0x198
  411b60:	adr	x10, 411b74 <ferror@plt+0xff84>
  411b64:	ldrb	w11, [x9, x8]
  411b68:	add	x10, x10, x11, lsl #2
  411b6c:	mov	w8, #0x8                   	// #8
  411b70:	br	x10
  411b74:	and	w8, w20, #0xf8
  411b78:	cmp	w8, #0x30
  411b7c:	b.ne	411bac <ferror@plt+0xffbc>  // b.any
  411b80:	ldrb	w20, [x19, #2]
  411b84:	and	w8, w20, #0xf8
  411b88:	cmp	w8, #0x30
  411b8c:	b.ne	411bb4 <ferror@plt+0xffc4>  // b.any
  411b90:	ldrb	w20, [x19, #3]
  411b94:	and	w8, w20, #0xf8
  411b98:	cmp	w8, #0x30
  411b9c:	b.ne	411be4 <ferror@plt+0xfff4>  // b.any
  411ba0:	ldrb	w20, [x19, #4]
  411ba4:	mov	w21, #0x4                   	// #4
  411ba8:	b	411be8 <ferror@plt+0xfff8>
  411bac:	mov	w21, #0x1                   	// #1
  411bb0:	b	411be8 <ferror@plt+0xfff8>
  411bb4:	mov	w21, #0x2                   	// #2
  411bb8:	b	411be8 <ferror@plt+0xfff8>
  411bbc:	mov	w8, #0xc                   	// #12
  411bc0:	b	411c00 <ferror@plt+0x10010>
  411bc4:	mov	w8, #0xa                   	// #10
  411bc8:	b	411c00 <ferror@plt+0x10010>
  411bcc:	mov	w8, #0xd                   	// #13
  411bd0:	b	411c00 <ferror@plt+0x10010>
  411bd4:	mov	w8, #0x9                   	// #9
  411bd8:	b	411c00 <ferror@plt+0x10010>
  411bdc:	mov	w8, #0xb                   	// #11
  411be0:	b	411c00 <ferror@plt+0x10010>
  411be4:	mov	w21, #0x3                   	// #3
  411be8:	mov	w2, #0x8                   	// #8
  411bec:	mov	x1, xzr
  411bf0:	strb	wzr, [x19, x21]
  411bf4:	bl	401780 <strtoul@plt>
  411bf8:	mov	x8, x0
  411bfc:	strb	w20, [x19, x21]
  411c00:	ldp	x20, x19, [sp, #32]
  411c04:	ldr	x21, [sp, #16]
  411c08:	mov	w0, w8
  411c0c:	ldp	x29, x30, [sp], #48
  411c10:	ret
  411c14:	mov	w8, w20
  411c18:	b	411c00 <ferror@plt+0x10010>
  411c1c:	mov	w8, #0x7                   	// #7
  411c20:	b	411c00 <ferror@plt+0x10010>
  411c24:	bl	401a00 <__ctype_b_loc@plt>
  411c28:	ldr	x8, [x0]
  411c2c:	mov	x0, x19
  411c30:	ldrb	w20, [x0, #2]!
  411c34:	ldrh	w9, [x8, x20, lsl #1]
  411c38:	tbnz	w9, #12, 411c44 <ferror@plt+0x10054>
  411c3c:	mov	w21, #0x2                   	// #2
  411c40:	b	411c60 <ferror@plt+0x10070>
  411c44:	ldrb	w20, [x19, #3]
  411c48:	ldrh	w8, [x8, x20, lsl #1]
  411c4c:	tbnz	w8, #12, 411c58 <ferror@plt+0x10068>
  411c50:	mov	w21, #0x3                   	// #3
  411c54:	b	411c60 <ferror@plt+0x10070>
  411c58:	ldrb	w20, [x19, #4]
  411c5c:	mov	w21, #0x4                   	// #4
  411c60:	mov	w2, #0x10                  	// #16
  411c64:	mov	x1, xzr
  411c68:	strb	wzr, [x19, x21]
  411c6c:	bl	401780 <strtoul@plt>
  411c70:	mov	x8, x0
  411c74:	strb	w20, [x19, x21]
  411c78:	b	411c00 <ferror@plt+0x10010>
  411c7c:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  411c80:	ldr	x8, [x8, #3272]
  411c84:	mov	w3, w2
  411c88:	mov	w2, w1
  411c8c:	mov	x1, x0
  411c90:	mov	x0, x8
  411c94:	b	401bc0 <fprintf@plt>
  411c98:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  411c9c:	ldr	x8, [x8, #3272]
  411ca0:	mov	w2, w1
  411ca4:	mov	x1, x0
  411ca8:	mov	x0, x8
  411cac:	b	401bc0 <fprintf@plt>
  411cb0:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  411cb4:	ldr	x8, [x8, #3272]
  411cb8:	mov	x2, x1
  411cbc:	mov	x1, x0
  411cc0:	mov	x0, x8
  411cc4:	b	401bc0 <fprintf@plt>
  411cc8:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  411ccc:	ldr	x8, [x8, #3272]
  411cd0:	mov	x4, x3
  411cd4:	mov	x3, x2
  411cd8:	mov	x2, x1
  411cdc:	mov	x1, x0
  411ce0:	mov	x0, x8
  411ce4:	b	401bc0 <fprintf@plt>
  411ce8:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  411cec:	ldr	x8, [x8, #3272]
  411cf0:	mov	w3, w2
  411cf4:	mov	x2, x1
  411cf8:	mov	x1, x0
  411cfc:	mov	x0, x8
  411d00:	b	401bc0 <fprintf@plt>
  411d04:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  411d08:	ldr	x8, [x8, #3272]
  411d0c:	adrp	x9, 43c000 <ferror@plt+0x3a410>
  411d10:	add	x9, x9, #0x42b
  411d14:	cmp	x1, #0x0
  411d18:	csel	x3, x9, x1, eq  // eq = none
  411d1c:	adrp	x1, 426000 <ferror@plt+0x24410>
  411d20:	add	x1, x1, #0x343
  411d24:	mov	x2, x0
  411d28:	mov	x0, x8
  411d2c:	b	401bc0 <fprintf@plt>
  411d30:	stp	x29, x30, [sp, #-96]!
  411d34:	stp	x28, x27, [sp, #16]
  411d38:	stp	x26, x25, [sp, #32]
  411d3c:	stp	x24, x23, [sp, #48]
  411d40:	stp	x22, x21, [sp, #64]
  411d44:	stp	x20, x19, [sp, #80]
  411d48:	mov	x29, sp
  411d4c:	sub	sp, sp, #0x810
  411d50:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  411d54:	mov	w0, #0x1                   	// #1
  411d58:	add	x19, sp, #0x8
  411d5c:	str	wzr, [x8, #1644]
  411d60:	mov	w21, #0x1                   	// #1
  411d64:	bl	41233c <ferror@plt+0x1074c>
  411d68:	adrp	x22, 454000 <ferror@plt+0x52410>
  411d6c:	adrp	x20, 426000 <ferror@plt+0x24410>
  411d70:	adrp	x23, 426000 <ferror@plt+0x24410>
  411d74:	adrp	x27, 45c000 <ferror@plt+0x5a410>
  411d78:	adrp	x25, 45c000 <ferror@plt+0x5a410>
  411d7c:	add	x22, x22, #0xd98
  411d80:	adrp	x24, 461000 <stdin@@GLIBC_2.17+0x4330>
  411d84:	add	x20, x20, #0x3c6
  411d88:	adrp	x28, 45c000 <ferror@plt+0x5a410>
  411d8c:	add	x23, x23, #0x3ea
  411d90:	ldr	x2, [x27, #3592]
  411d94:	mov	w26, w21
  411d98:	cbz	x2, 411db0 <ferror@plt+0x101c0>
  411d9c:	mov	w1, #0x800                 	// #2048
  411da0:	mov	x0, x19
  411da4:	bl	401bd0 <fgets@plt>
  411da8:	cbnz	x0, 411dc8 <ferror@plt+0x101d8>
  411dac:	b	4122b0 <ferror@plt+0x106c0>
  411db0:	ldrsw	x8, [x25, #3600]
  411db4:	ldr	x19, [x22, x8, lsl #3]
  411db8:	add	w8, w8, #0x1
  411dbc:	str	w8, [x25, #3600]
  411dc0:	mov	x0, x19
  411dc4:	cbz	x0, 4122b0 <ferror@plt+0x106c0>
  411dc8:	cbz	x19, 411e10 <ferror@plt+0x10220>
  411dcc:	ldr	x8, [x27, #3592]
  411dd0:	cbz	x8, 411e10 <ferror@plt+0x10220>
  411dd4:	ldrb	w8, [x19]
  411dd8:	cbz	w8, 411e58 <ferror@plt+0x10268>
  411ddc:	sub	x8, x19, #0x1
  411de0:	ldrb	w9, [x8, #2]
  411de4:	add	x8, x8, #0x1
  411de8:	cbnz	w9, 411de0 <ferror@plt+0x101f0>
  411dec:	b	411df4 <ferror@plt+0x10204>
  411df0:	strb	wzr, [x8], #-1
  411df4:	cmp	x8, x19
  411df8:	b.cc	411e10 <ferror@plt+0x10220>  // b.lo, b.ul, b.last
  411dfc:	ldrb	w9, [x8]
  411e00:	cmp	w9, #0xd
  411e04:	b.eq	411df0 <ferror@plt+0x10200>  // b.none
  411e08:	cmp	w9, #0xa
  411e0c:	b.eq	411df0 <ferror@plt+0x10200>  // b.none
  411e10:	ldrb	w8, [x19]
  411e14:	cmp	w8, #0x25
  411e18:	b.ne	411e58 <ferror@plt+0x10268>  // b.any
  411e1c:	ldr	w8, [x24, #1292]
  411e20:	cbz	w8, 411e94 <ferror@plt+0x102a4>
  411e24:	ldrb	w8, [x19, #1]
  411e28:	cmp	w8, #0x23
  411e2c:	b.eq	411e94 <ferror@plt+0x102a4>  // b.none
  411e30:	mov	x0, x19
  411e34:	bl	401790 <strlen@plt>
  411e38:	add	x8, x0, x19
  411e3c:	ldurb	w8, [x8, #-1]
  411e40:	ldr	x0, [x28, #3272]
  411e44:	cmp	w8, #0x5c
  411e48:	b.ne	411e84 <ferror@plt+0x10294>  // b.any
  411e4c:	adrp	x1, 426000 <ferror@plt+0x24410>
  411e50:	add	x1, x1, #0x3b1
  411e54:	b	411e8c <ferror@plt+0x1029c>
  411e58:	tst	w26, #0xff
  411e5c:	mov	w21, wzr
  411e60:	b.eq	411d90 <ferror@plt+0x101a0>  // b.none
  411e64:	ldr	x1, [x28, #3272]
  411e68:	mov	x0, x19
  411e6c:	bl	4017a0 <fputs@plt>
  411e70:	ldr	x1, [x28, #3272]
  411e74:	mov	w0, #0xa                   	// #10
  411e78:	bl	401820 <fputc@plt>
  411e7c:	mov	w21, w26
  411e80:	b	411d90 <ferror@plt+0x101a0>
  411e84:	adrp	x1, 426000 <ferror@plt+0x24410>
  411e88:	add	x1, x1, #0x3bc
  411e8c:	mov	x2, x19
  411e90:	bl	401bc0 <fprintf@plt>
  411e94:	ldrb	w8, [x19, #1]
  411e98:	cmp	w8, #0x25
  411e9c:	b.eq	4122b0 <ferror@plt+0x106c0>  // b.none
  411ea0:	mov	w2, #0x5                   	// #5
  411ea4:	mov	x0, x19
  411ea8:	mov	x1, x20
  411eac:	bl	4018c0 <strncmp@plt>
  411eb0:	cbz	w0, 41201c <ferror@plt+0x1042c>
  411eb4:	mov	w2, #0x4                   	// #4
  411eb8:	mov	x0, x19
  411ebc:	mov	x1, x23
  411ec0:	bl	4018c0 <strncmp@plt>
  411ec4:	cbz	w0, 412098 <ferror@plt+0x104a8>
  411ec8:	adrp	x1, 426000 <ferror@plt+0x24410>
  411ecc:	mov	w2, #0xd                   	// #13
  411ed0:	mov	x0, x19
  411ed4:	add	x1, x1, #0x3ef
  411ed8:	bl	4018c0 <strncmp@plt>
  411edc:	cbz	w0, 412128 <ferror@plt+0x10538>
  411ee0:	adrp	x1, 426000 <ferror@plt+0x24410>
  411ee4:	mov	w2, #0x11                  	// #17
  411ee8:	mov	x0, x19
  411eec:	add	x1, x1, #0x3fd
  411ef0:	bl	4018c0 <strncmp@plt>
  411ef4:	cbz	w0, 412144 <ferror@plt+0x10554>
  411ef8:	adrp	x1, 426000 <ferror@plt+0x24410>
  411efc:	mov	w2, #0x10                  	// #16
  411f00:	mov	x0, x19
  411f04:	add	x1, x1, #0x40f
  411f08:	bl	4018c0 <strncmp@plt>
  411f0c:	cbz	w0, 412160 <ferror@plt+0x10570>
  411f10:	adrp	x1, 426000 <ferror@plt+0x24410>
  411f14:	mov	w2, #0x14                  	// #20
  411f18:	mov	x0, x19
  411f1c:	add	x1, x1, #0x420
  411f20:	bl	4018c0 <strncmp@plt>
  411f24:	cbz	w0, 412188 <ferror@plt+0x10598>
  411f28:	adrp	x1, 426000 <ferror@plt+0x24410>
  411f2c:	mov	w2, #0x6                   	// #6
  411f30:	mov	x0, x19
  411f34:	add	x1, x1, #0x435
  411f38:	bl	4018c0 <strncmp@plt>
  411f3c:	cbz	w0, 4121b0 <ferror@plt+0x105c0>
  411f40:	adrp	x1, 426000 <ferror@plt+0x24410>
  411f44:	mov	w2, #0x18                  	// #24
  411f48:	mov	x0, x19
  411f4c:	add	x1, x1, #0x43c
  411f50:	bl	4018c0 <strncmp@plt>
  411f54:	cbz	w0, 4121d8 <ferror@plt+0x105e8>
  411f58:	adrp	x1, 426000 <ferror@plt+0x24410>
  411f5c:	mov	w2, #0xe                   	// #14
  411f60:	mov	x0, x19
  411f64:	add	x1, x1, #0x455
  411f68:	bl	4018c0 <strncmp@plt>
  411f6c:	cbz	w0, 4121f0 <ferror@plt+0x10600>
  411f70:	adrp	x1, 426000 <ferror@plt+0x24410>
  411f74:	mov	w2, #0x10                  	// #16
  411f78:	mov	x0, x19
  411f7c:	add	x1, x1, #0x464
  411f80:	bl	4018c0 <strncmp@plt>
  411f84:	cbz	w0, 412218 <ferror@plt+0x10628>
  411f88:	adrp	x1, 426000 <ferror@plt+0x24410>
  411f8c:	mov	w2, #0xc                   	// #12
  411f90:	mov	x0, x19
  411f94:	add	x1, x1, #0x491
  411f98:	bl	4018c0 <strncmp@plt>
  411f9c:	cbz	w0, 412240 <ferror@plt+0x10650>
  411fa0:	adrp	x1, 426000 <ferror@plt+0x24410>
  411fa4:	mov	w2, #0xa                   	// #10
  411fa8:	mov	x0, x19
  411fac:	add	x1, x1, #0x49e
  411fb0:	bl	4018c0 <strncmp@plt>
  411fb4:	cbz	w0, 412260 <ferror@plt+0x10670>
  411fb8:	adrp	x1, 426000 <ferror@plt+0x24410>
  411fbc:	mov	w2, #0xc                   	// #12
  411fc0:	mov	x0, x19
  411fc4:	add	x1, x1, #0x4a9
  411fc8:	bl	4018c0 <strncmp@plt>
  411fcc:	cbz	w0, 412280 <ferror@plt+0x10690>
  411fd0:	adrp	x1, 426000 <ferror@plt+0x24410>
  411fd4:	mov	w2, #0xf                   	// #15
  411fd8:	mov	x0, x19
  411fdc:	add	x1, x1, #0x4b6
  411fe0:	bl	4018c0 <strncmp@plt>
  411fe4:	cbz	w0, 412294 <ferror@plt+0x106a4>
  411fe8:	adrp	x1, 426000 <ferror@plt+0x24410>
  411fec:	mov	w2, #0xe                   	// #14
  411ff0:	mov	x0, x19
  411ff4:	add	x1, x1, #0x4c6
  411ff8:	bl	4018c0 <strncmp@plt>
  411ffc:	cbnz	w0, 412324 <ferror@plt+0x10734>
  412000:	ldr	x3, [x28, #3272]
  412004:	adrp	x0, 428000 <ferror@plt+0x26410>
  412008:	mov	w1, #0x3                   	// #3
  41200c:	mov	w2, #0x1                   	// #1
  412010:	add	x0, x0, #0xf9c
  412014:	bl	401a80 <fwrite@plt>
  412018:	b	411e70 <ferror@plt+0x10280>
  41201c:	tst	w26, #0xff
  412020:	cset	w0, ne  // ne = any
  412024:	bl	41233c <ferror@plt+0x1074c>
  412028:	ldr	w8, [x24, #1292]
  41202c:	cbz	w8, 412058 <ferror@plt+0x10468>
  412030:	ldr	x0, [x28, #3272]
  412034:	adrp	x8, 426000 <ferror@plt+0x24410>
  412038:	adrp	x9, 426000 <ferror@plt+0x24410>
  41203c:	tst	w26, #0xff
  412040:	add	x8, x8, #0x3df
  412044:	add	x9, x9, #0x3e4
  412048:	adrp	x1, 426000 <ferror@plt+0x24410>
  41204c:	csel	x2, x9, x8, eq  // eq = none
  412050:	add	x1, x1, #0x3cc
  412054:	bl	401bc0 <fprintf@plt>
  412058:	mov	x0, x19
  41205c:	bl	401790 <strlen@plt>
  412060:	add	x8, x0, x19
  412064:	ldurb	w8, [x8, #-1]
  412068:	ldr	x0, [x28, #3272]
  41206c:	adrp	x9, 42c000 <ferror@plt+0x2a410>
  412070:	add	x9, x9, #0x4ae
  412074:	cmp	w8, #0x5c
  412078:	adrp	x8, 43c000 <ferror@plt+0x3a410>
  41207c:	add	x8, x8, #0x42b
  412080:	adrp	x1, 426000 <ferror@plt+0x24410>
  412084:	csel	x2, x9, x8, eq  // eq = none
  412088:	add	x1, x1, #0x320
  41208c:	bl	401bc0 <fprintf@plt>
  412090:	mov	w21, w26
  412094:	b	411d90 <ferror@plt+0x101a0>
  412098:	adrp	x11, 45d000 <stdin@@GLIBC_2.17+0x330>
  41209c:	ldrsw	x8, [x11, #1644]
  4120a0:	cmp	w8, #0x0
  4120a4:	b.le	4122d0 <ferror@plt+0x106e0>
  4120a8:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  4120ac:	ldr	x9, [x9, #1648]
  4120b0:	sub	x8, x8, #0x1
  4120b4:	ldr	w10, [x24, #1292]
  4120b8:	ldrb	w21, [x9, x8]
  4120bc:	str	w8, [x11, #1644]
  4120c0:	cbz	w10, 4120ec <ferror@plt+0x104fc>
  4120c4:	ldr	x0, [x28, #3272]
  4120c8:	adrp	x8, 426000 <ferror@plt+0x24410>
  4120cc:	adrp	x9, 426000 <ferror@plt+0x24410>
  4120d0:	cmp	w21, #0x0
  4120d4:	add	x8, x8, #0x3df
  4120d8:	add	x9, x9, #0x3e4
  4120dc:	adrp	x1, 426000 <ferror@plt+0x24410>
  4120e0:	csel	x2, x9, x8, eq  // eq = none
  4120e4:	add	x1, x1, #0x3cc
  4120e8:	bl	401bc0 <fprintf@plt>
  4120ec:	mov	x0, x19
  4120f0:	bl	401790 <strlen@plt>
  4120f4:	add	x8, x0, x19
  4120f8:	ldurb	w8, [x8, #-1]
  4120fc:	ldr	x0, [x28, #3272]
  412100:	adrp	x9, 42c000 <ferror@plt+0x2a410>
  412104:	add	x9, x9, #0x4ae
  412108:	cmp	w8, #0x5c
  41210c:	adrp	x8, 43c000 <ferror@plt+0x3a410>
  412110:	add	x8, x8, #0x42b
  412114:	adrp	x1, 426000 <ferror@plt+0x24410>
  412118:	csel	x2, x9, x8, eq  // eq = none
  41211c:	add	x1, x1, #0x320
  412120:	bl	401bc0 <fprintf@plt>
  412124:	b	411d90 <ferror@plt+0x101a0>
  412128:	tst	w26, #0xff
  41212c:	cset	w26, ne  // ne = any
  412130:	mov	w0, w26
  412134:	bl	41233c <ferror@plt+0x1074c>
  412138:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41213c:	ldr	w8, [x8, #1316]
  412140:	b	412178 <ferror@plt+0x10588>
  412144:	tst	w26, #0xff
  412148:	cset	w26, ne  // ne = any
  41214c:	mov	w0, w26
  412150:	bl	41233c <ferror@plt+0x1074c>
  412154:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  412158:	ldr	w8, [x8, #1316]
  41215c:	b	4121a0 <ferror@plt+0x105b0>
  412160:	tst	w26, #0xff
  412164:	cset	w26, ne  // ne = any
  412168:	mov	w0, w26
  41216c:	bl	41233c <ferror@plt+0x1074c>
  412170:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  412174:	ldr	w8, [x8, #3100]
  412178:	cmp	w8, #0x0
  41217c:	cset	w8, ne  // ne = any
  412180:	and	w21, w26, w8
  412184:	b	411d90 <ferror@plt+0x101a0>
  412188:	tst	w26, #0xff
  41218c:	cset	w26, ne  // ne = any
  412190:	mov	w0, w26
  412194:	bl	41233c <ferror@plt+0x1074c>
  412198:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  41219c:	ldr	w8, [x8, #3100]
  4121a0:	cmp	w8, #0x0
  4121a4:	cset	w8, eq  // eq = none
  4121a8:	and	w21, w26, w8
  4121ac:	b	411d90 <ferror@plt+0x101a0>
  4121b0:	adrp	x10, 45d000 <stdin@@GLIBC_2.17+0x330>
  4121b4:	ldrsw	x8, [x10, #1644]
  4121b8:	cmp	w8, #0x0
  4121bc:	b.le	4122d0 <ferror@plt+0x106e0>
  4121c0:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  4121c4:	ldr	x9, [x9, #1648]
  4121c8:	sub	x8, x8, #0x1
  4121cc:	ldrb	w21, [x9, x8]
  4121d0:	str	w8, [x10, #1644]
  4121d4:	b	411d90 <ferror@plt+0x101a0>
  4121d8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  4121dc:	ldrb	w8, [x8, #3044]
  4121e0:	tst	w26, #0xff
  4121e4:	cset	w9, ne  // ne = any
  4121e8:	and	w21, w8, w9
  4121ec:	b	411d90 <ferror@plt+0x101a0>
  4121f0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  4121f4:	ldrb	w8, [x8, #3044]
  4121f8:	mov	w21, w26
  4121fc:	cbz	w8, 411d90 <ferror@plt+0x101a0>
  412200:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  412204:	ldr	x0, [x8, #256]
  412208:	mov	w21, w26
  41220c:	cbz	x0, 411d90 <ferror@plt+0x101a0>
  412210:	ldr	x1, [x28, #3272]
  412214:	b	411e6c <ferror@plt+0x1027c>
  412218:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41221c:	ldr	x8, [x8, #3648]
  412220:	ldr	x0, [x28, #3272]
  412224:	adrp	x9, 426000 <ferror@plt+0x24410>
  412228:	add	x9, x9, #0x46c
  41222c:	cmp	x8, #0x0
  412230:	adrp	x1, 426000 <ferror@plt+0x24410>
  412234:	csel	x2, x9, x8, eq  // eq = none
  412238:	add	x1, x1, #0x475
  41223c:	b	41208c <ferror@plt+0x1049c>
  412240:	tst	w26, #0xff
  412244:	cset	w0, ne  // ne = any
  412248:	bl	41233c <ferror@plt+0x1074c>
  41224c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  412250:	ldr	w8, [x8, #3024]
  412254:	cmp	w8, #0x0
  412258:	cset	w21, ne  // ne = any
  41225c:	b	411d90 <ferror@plt+0x101a0>
  412260:	tst	w26, #0xff
  412264:	cset	w0, ne  // ne = any
  412268:	bl	41233c <ferror@plt+0x1074c>
  41226c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  412270:	ldr	w8, [x8, #3024]
  412274:	cmp	w8, #0x0
  412278:	cset	w21, eq  // eq = none
  41227c:	b	411d90 <ferror@plt+0x101a0>
  412280:	tst	w26, #0xff
  412284:	cset	w0, ne  // ne = any
  412288:	bl	41233c <ferror@plt+0x1074c>
  41228c:	mov	w21, #0x1                   	// #1
  412290:	b	411d90 <ferror@plt+0x101a0>
  412294:	ldr	x3, [x28, #3272]
  412298:	adrp	x0, 424000 <ferror@plt+0x22410>
  41229c:	mov	w1, #0x27                  	// #39
  4122a0:	mov	w2, #0x1                   	// #1
  4122a4:	add	x0, x0, #0x167
  4122a8:	bl	401a80 <fwrite@plt>
  4122ac:	b	411e70 <ferror@plt+0x10280>
  4122b0:	add	sp, sp, #0x810
  4122b4:	ldp	x20, x19, [sp, #80]
  4122b8:	ldp	x22, x21, [sp, #64]
  4122bc:	ldp	x24, x23, [sp, #48]
  4122c0:	ldp	x26, x25, [sp, #32]
  4122c4:	ldp	x28, x27, [sp, #16]
  4122c8:	ldp	x29, x30, [sp], #96
  4122cc:	ret
  4122d0:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  4122d4:	ldr	x19, [x8, #3264]
  4122d8:	adrp	x1, 426000 <ferror@plt+0x24410>
  4122dc:	add	x1, x1, #0x52a
  4122e0:	mov	w2, #0x5                   	// #5
  4122e4:	mov	x0, xzr
  4122e8:	bl	401ae0 <dcgettext@plt>
  4122ec:	adrp	x8, 454000 <ferror@plt+0x52410>
  4122f0:	ldr	x2, [x8, #608]
  4122f4:	adrp	x3, 426000 <ferror@plt+0x24410>
  4122f8:	adrp	x5, 426000 <ferror@plt+0x24410>
  4122fc:	mov	x1, x0
  412300:	add	x3, x3, #0x550
  412304:	add	x5, x5, #0x557
  412308:	mov	w4, #0x50                  	// #80
  41230c:	mov	x0, x19
  412310:	bl	401bc0 <fprintf@plt>
  412314:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x3330>
  412318:	add	x0, x0, #0xa80
  41231c:	mov	w1, #0x2                   	// #2
  412320:	bl	401b20 <longjmp@plt>
  412324:	adrp	x1, 426000 <ferror@plt+0x24410>
  412328:	add	x1, x1, #0x4d5
  41232c:	mov	w2, #0x5                   	// #5
  412330:	mov	x0, xzr
  412334:	bl	401ae0 <dcgettext@plt>
  412338:	bl	411180 <ferror@plt+0xf590>
  41233c:	stp	x29, x30, [sp, #-48]!
  412340:	str	x21, [sp, #16]
  412344:	adrp	x21, 45d000 <stdin@@GLIBC_2.17+0x330>
  412348:	stp	x20, x19, [sp, #32]
  41234c:	mov	w19, w0
  412350:	ldr	x0, [x21, #1648]
  412354:	adrp	x20, 45d000 <stdin@@GLIBC_2.17+0x330>
  412358:	mov	x29, sp
  41235c:	cbz	x0, 41238c <ferror@plt+0x1079c>
  412360:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  412364:	ldr	w8, [x20, #1644]
  412368:	ldrsw	x10, [x9, #1656]
  41236c:	cmp	w8, w10
  412370:	b.lt	4123b0 <ferror@plt+0x107c0>  // b.tstop
  412374:	lsl	x1, x10, #1
  412378:	str	w1, [x9, #1656]
  41237c:	bl	401950 <realloc@plt>
  412380:	ldr	w8, [x20, #1644]
  412384:	str	x0, [x21, #1648]
  412388:	b	4123b0 <ferror@plt+0x107c0>
  41238c:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  412390:	mov	w9, #0x1                   	// #1
  412394:	mov	w0, #0x1                   	// #1
  412398:	str	w9, [x8, #1656]
  41239c:	bl	4018b0 <malloc@plt>
  4123a0:	str	x0, [x21, #1648]
  4123a4:	cbz	x0, 4123d0 <ferror@plt+0x107e0>
  4123a8:	mov	w8, wzr
  4123ac:	str	wzr, [x20, #1644]
  4123b0:	and	w9, w19, #0x1
  4123b4:	add	w10, w8, #0x1
  4123b8:	strb	w9, [x0, w8, sxtw]
  4123bc:	str	w10, [x20, #1644]
  4123c0:	ldp	x20, x19, [sp, #32]
  4123c4:	ldr	x21, [sp, #16]
  4123c8:	ldp	x29, x30, [sp], #48
  4123cc:	ret
  4123d0:	adrp	x1, 426000 <ferror@plt+0x24410>
  4123d4:	add	x1, x1, #0x57c
  4123d8:	mov	w2, #0x5                   	// #5
  4123dc:	bl	401ae0 <dcgettext@plt>
  4123e0:	bl	411180 <ferror@plt+0xf590>
  4123e4:	cbz	x0, 412424 <ferror@plt+0x10834>
  4123e8:	ldrb	w8, [x0]
  4123ec:	cbz	w8, 412424 <ferror@plt+0x10834>
  4123f0:	sub	x8, x0, #0x1
  4123f4:	ldrb	w9, [x8, #2]
  4123f8:	add	x8, x8, #0x1
  4123fc:	cbnz	w9, 4123f4 <ferror@plt+0x10804>
  412400:	b	412408 <ferror@plt+0x10818>
  412404:	strb	wzr, [x8], #-1
  412408:	cmp	x8, x0
  41240c:	b.cc	412424 <ferror@plt+0x10834>  // b.lo, b.ul, b.last
  412410:	ldrb	w9, [x8]
  412414:	cmp	w9, #0xd
  412418:	b.eq	412404 <ferror@plt+0x10814>  // b.none
  41241c:	cmp	w9, #0xa
  412420:	b.eq	412404 <ferror@plt+0x10814>  // b.none
  412424:	ret
  412428:	stp	x29, x30, [sp, #-32]!
  41242c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  412430:	ldrb	w8, [x8, #2432]
  412434:	stp	x20, x19, [sp, #16]
  412438:	mov	x29, sp
  41243c:	cbz	w8, 4124c0 <ferror@plt+0x108d0>
  412440:	adrp	x19, 45c000 <ferror@plt+0x5a410>
  412444:	mov	w2, w0
  412448:	ldr	x0, [x19, #3272]
  41244c:	mov	w3, w1
  412450:	adrp	x1, 426000 <ferror@plt+0x24410>
  412454:	add	x1, x1, #0x4ef
  412458:	bl	401bc0 <fprintf@plt>
  41245c:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x1330>
  412460:	ldr	w8, [x20, #2400]
  412464:	add	w9, w8, #0xe
  412468:	cmp	w8, #0x33
  41246c:	str	w9, [x20, #2400]
  412470:	b.lt	4124c0 <ferror@plt+0x108d0>  // b.tstop
  412474:	ldr	x1, [x19, #3272]
  412478:	mov	w0, #0xa                   	// #10
  41247c:	bl	401820 <fputc@plt>
  412480:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  412484:	ldr	w9, [x8, #2624]
  412488:	mov	w10, #0xcccd                	// #52429
  41248c:	mov	w11, #0x9998                	// #39320
  412490:	movk	w10, #0xcccc, lsl #16
  412494:	add	w9, w9, #0x1
  412498:	movk	w11, #0x1999, lsl #16
  41249c:	madd	w10, w9, w10, w11
  4124a0:	ror	w10, w10, #1
  4124a4:	cmp	w10, w11
  4124a8:	str	w9, [x8, #2624]
  4124ac:	b.hi	4124bc <ferror@plt+0x108cc>  // b.pmore
  4124b0:	ldr	x1, [x19, #3272]
  4124b4:	mov	w0, #0xa                   	// #10
  4124b8:	bl	401820 <fputc@plt>
  4124bc:	str	wzr, [x20, #2400]
  4124c0:	ldp	x20, x19, [sp, #16]
  4124c4:	ldp	x29, x30, [sp], #32
  4124c8:	ret
  4124cc:	stp	x29, x30, [sp, #-16]!
  4124d0:	mov	x29, sp
  4124d4:	sxtw	x0, w0
  4124d8:	bl	4018b0 <malloc@plt>
  4124dc:	cbz	x0, 4124e8 <ferror@plt+0x108f8>
  4124e0:	ldp	x29, x30, [sp], #16
  4124e4:	ret
  4124e8:	adrp	x1, 426000 <ferror@plt+0x24410>
  4124ec:	add	x1, x1, #0x4fc
  4124f0:	mov	w2, #0x5                   	// #5
  4124f4:	bl	401ae0 <dcgettext@plt>
  4124f8:	bl	411180 <ferror@plt+0xf590>
  4124fc:	stp	x29, x30, [sp, #-32]!
  412500:	stp	x20, x19, [sp, #16]
  412504:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  412508:	ldr	x8, [x8, #2632]
  41250c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  412510:	ldr	x9, [x9, #592]
  412514:	mov	w20, w1
  412518:	ldrsw	x8, [x8, w0, sxtw #2]
  41251c:	mov	x29, sp
  412520:	ldr	w9, [x9, x8, lsl #2]
  412524:	cmp	w9, #0x101
  412528:	b.ne	412544 <ferror@plt+0x10954>  // b.any
  41252c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  412530:	ldr	x9, [x9, #552]
  412534:	str	w20, [x9, x8, lsl #2]
  412538:	ldp	x20, x19, [sp, #16]
  41253c:	ldp	x29, x30, [sp], #32
  412540:	ret
  412544:	mov	w19, w0
  412548:	mov	w0, #0x101                 	// #257
  41254c:	bl	412570 <ferror@plt+0x10980>
  412550:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  412554:	ldr	x8, [x8, #552]
  412558:	mov	w1, w0
  41255c:	str	w20, [x8, w0, sxtw #2]
  412560:	mov	w0, w19
  412564:	ldp	x20, x19, [sp, #16]
  412568:	ldp	x29, x30, [sp], #32
  41256c:	b	412828 <ferror@plt+0x10c38>
  412570:	stp	x29, x30, [sp, #-96]!
  412574:	stp	x20, x19, [sp, #80]
  412578:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41257c:	stp	x22, x21, [sp, #64]
  412580:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x5330>
  412584:	ldr	w8, [x20, #352]
  412588:	ldr	w9, [x21, #560]
  41258c:	stp	x28, x27, [sp, #16]
  412590:	stp	x26, x25, [sp, #32]
  412594:	add	w8, w8, #0x1
  412598:	stp	x24, x23, [sp, #48]
  41259c:	mov	w19, w0
  4125a0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  4125a4:	adrp	x28, 463000 <stdin@@GLIBC_2.17+0x6330>
  4125a8:	adrp	x27, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4125ac:	adrp	x26, 463000 <stdin@@GLIBC_2.17+0x6330>
  4125b0:	adrp	x25, 460000 <stdin@@GLIBC_2.17+0x3330>
  4125b4:	adrp	x24, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4125b8:	cmp	w8, w9
  4125bc:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x6330>
  4125c0:	adrp	x22, 461000 <stdin@@GLIBC_2.17+0x4330>
  4125c4:	mov	x29, sp
  4125c8:	str	w8, [x20, #352]
  4125cc:	b.ge	4125dc <ferror@plt+0x109ec>  // b.tcont
  4125d0:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4125d4:	ldr	x0, [x9, #2456]
  4125d8:	b	41273c <ferror@plt+0x10b4c>
  4125dc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  4125e0:	ldr	w8, [x8, #3320]
  4125e4:	add	w1, w9, #0x3e8
  4125e8:	str	w1, [x21, #560]
  4125ec:	cmp	w1, w8
  4125f0:	b.lt	412618 <ferror@plt+0x10a28>  // b.tstop
  4125f4:	adrp	x1, 426000 <ferror@plt+0x24410>
  4125f8:	add	x1, x1, #0x7aa
  4125fc:	mov	w2, #0x5                   	// #5
  412600:	mov	x0, xzr
  412604:	bl	401ae0 <dcgettext@plt>
  412608:	ldr	w1, [x21, #560]
  41260c:	bl	4113e8 <ferror@plt+0xf7f8>
  412610:	ldr	w1, [x21, #560]
  412614:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  412618:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  41261c:	ldr	w9, [x8, #3912]
  412620:	ldr	x0, [x10, #2672]
  412624:	mov	w2, #0x4                   	// #4
  412628:	add	w9, w9, #0x1
  41262c:	str	w9, [x8, #3912]
  412630:	bl	411118 <ferror@plt+0xf528>
  412634:	ldr	x8, [x27, #2472]
  412638:	ldr	w1, [x21, #560]
  41263c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  412640:	str	x0, [x9, #2672]
  412644:	mov	w2, #0x4                   	// #4
  412648:	mov	x0, x8
  41264c:	bl	411118 <ferror@plt+0xf528>
  412650:	ldr	x8, [x28, #2632]
  412654:	ldr	w1, [x21, #560]
  412658:	str	x0, [x27, #2472]
  41265c:	mov	w2, #0x4                   	// #4
  412660:	mov	x0, x8
  412664:	bl	411118 <ferror@plt+0xf528>
  412668:	ldr	x8, [x26, #592]
  41266c:	ldr	w1, [x21, #560]
  412670:	str	x0, [x28, #2632]
  412674:	mov	w2, #0x4                   	// #4
  412678:	mov	x0, x8
  41267c:	bl	411118 <ferror@plt+0xf528>
  412680:	ldr	x8, [x25, #3048]
  412684:	ldr	w1, [x21, #560]
  412688:	str	x0, [x26, #592]
  41268c:	mov	w2, #0x4                   	// #4
  412690:	mov	x0, x8
  412694:	bl	411118 <ferror@plt+0xf528>
  412698:	ldr	x8, [x24, #328]
  41269c:	ldr	w1, [x21, #560]
  4126a0:	str	x0, [x25, #3048]
  4126a4:	mov	w2, #0x4                   	// #4
  4126a8:	mov	x0, x8
  4126ac:	bl	411118 <ferror@plt+0xf528>
  4126b0:	ldr	x8, [x23, #552]
  4126b4:	ldr	w1, [x21, #560]
  4126b8:	str	x0, [x24, #328]
  4126bc:	mov	w2, #0x4                   	// #4
  4126c0:	mov	x0, x8
  4126c4:	bl	411118 <ferror@plt+0xf528>
  4126c8:	ldr	x8, [x22, #1304]
  4126cc:	ldr	w1, [x21, #560]
  4126d0:	str	x0, [x23, #552]
  4126d4:	mov	w2, #0x4                   	// #4
  4126d8:	mov	x0, x8
  4126dc:	bl	411118 <ferror@plt+0xf528>
  4126e0:	mov	x28, x27
  4126e4:	mov	x27, x26
  4126e8:	mov	x26, x25
  4126ec:	mov	x25, x24
  4126f0:	mov	x24, x23
  4126f4:	mov	x23, x22
  4126f8:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4126fc:	ldr	x8, [x22, #2456]
  412700:	ldr	w1, [x21, #560]
  412704:	str	x0, [x23, #1304]
  412708:	mov	w2, #0x4                   	// #4
  41270c:	mov	x0, x8
  412710:	bl	411118 <ferror@plt+0xf528>
  412714:	ldr	w8, [x20, #352]
  412718:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  41271c:	str	x0, [x22, #2456]
  412720:	mov	x22, x23
  412724:	mov	x23, x24
  412728:	mov	x24, x25
  41272c:	mov	x25, x26
  412730:	mov	x26, x27
  412734:	mov	x27, x28
  412738:	adrp	x28, 463000 <stdin@@GLIBC_2.17+0x6330>
  41273c:	ldr	x9, [x10, #2672]
  412740:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  412744:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x6330>
  412748:	str	w8, [x9, w8, sxtw #2]
  41274c:	ldrsw	x8, [x20, #352]
  412750:	ldr	x9, [x28, #2632]
  412754:	str	w8, [x9, x8, lsl #2]
  412758:	ldrsw	x8, [x20, #352]
  41275c:	ldr	x9, [x27, #2472]
  412760:	str	w8, [x9, x8, lsl #2]
  412764:	ldr	x8, [x26, #592]
  412768:	ldrsw	x9, [x20, #352]
  41276c:	str	w19, [x8, x9, lsl #2]
  412770:	ldr	x8, [x25, #3048]
  412774:	ldrsw	x9, [x20, #352]
  412778:	str	wzr, [x8, x9, lsl #2]
  41277c:	ldr	x8, [x24, #328]
  412780:	ldrsw	x9, [x20, #352]
  412784:	str	wzr, [x8, x9, lsl #2]
  412788:	ldr	x8, [x23, #552]
  41278c:	ldrsw	x9, [x20, #352]
  412790:	str	wzr, [x8, x9, lsl #2]
  412794:	ldr	w8, [x10, #560]
  412798:	ldr	x9, [x22, #1304]
  41279c:	ldrsw	x10, [x20, #352]
  4127a0:	str	w8, [x9, x10, lsl #2]
  4127a4:	ldr	w8, [x11, #2624]
  4127a8:	ldrsw	x9, [x20, #352]
  4127ac:	str	w8, [x0, x9, lsl #2]
  4127b0:	tbnz	w19, #31, 412808 <ferror@plt+0x10c18>
  4127b4:	cmp	w19, #0x101
  4127b8:	b.ne	4127d0 <ferror@plt+0x10be0>  // b.any
  4127bc:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  4127c0:	ldr	w9, [x8, #536]
  4127c4:	add	w9, w9, #0x1
  4127c8:	str	w9, [x8, #536]
  4127cc:	b	412808 <ferror@plt+0x10c18>
  4127d0:	mov	w0, w19
  4127d4:	bl	41128c <ferror@plt+0xf69c>
  4127d8:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  4127dc:	ldr	w8, [x8, #580]
  4127e0:	cbz	w8, 412808 <ferror@plt+0x10c18>
  4127e4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  4127e8:	ldr	w8, [x8, #3000]
  4127ec:	cmp	w19, #0x0
  4127f0:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x4330>
  4127f4:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x6330>
  4127f8:	csel	w0, w8, w19, eq  // eq = none
  4127fc:	add	x1, x1, #0x538
  412800:	add	x2, x2, #0xa68
  412804:	bl	404e60 <ferror@plt+0x3270>
  412808:	ldr	w0, [x20, #352]
  41280c:	ldp	x20, x19, [sp, #80]
  412810:	ldp	x22, x21, [sp, #64]
  412814:	ldp	x24, x23, [sp, #48]
  412818:	ldp	x26, x25, [sp, #32]
  41281c:	ldp	x28, x27, [sp, #16]
  412820:	ldp	x29, x30, [sp], #96
  412824:	ret
  412828:	stp	x29, x30, [sp, #-48]!
  41282c:	stp	x20, x19, [sp, #32]
  412830:	mov	w20, w1
  412834:	stp	x22, x21, [sp, #16]
  412838:	mov	x29, sp
  41283c:	cbz	w0, 4128ac <ferror@plt+0x10cbc>
  412840:	mov	w19, w0
  412844:	cbz	w20, 412910 <ferror@plt+0x10d20>
  412848:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  41284c:	ldr	x8, [x22, #2632]
  412850:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  412854:	ldr	x10, [x10, #3048]
  412858:	sxtw	x21, w19
  41285c:	ldrsw	x9, [x8, w19, sxtw #2]
  412860:	ldr	w11, [x10, x9, lsl #2]
  412864:	cbz	w11, 4128c4 <ferror@plt+0x10cd4>
  412868:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  41286c:	ldr	x10, [x10, #592]
  412870:	ldr	w10, [x10, x9, lsl #2]
  412874:	cmp	w10, #0x101
  412878:	b.ne	41288c <ferror@plt+0x10c9c>  // b.any
  41287c:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  412880:	ldr	x10, [x10, #328]
  412884:	ldr	w11, [x10, x9, lsl #2]
  412888:	cbz	w11, 4128b4 <ferror@plt+0x10cc4>
  41288c:	adrp	x1, 426000 <ferror@plt+0x24410>
  412890:	add	x1, x1, #0x7dd
  412894:	mov	w2, #0x5                   	// #5
  412898:	mov	x0, xzr
  41289c:	bl	401ae0 <dcgettext@plt>
  4128a0:	bl	411180 <ferror@plt+0xf590>
  4128a4:	ldr	x8, [x22, #2632]
  4128a8:	b	4128c8 <ferror@plt+0x10cd8>
  4128ac:	mov	w19, w20
  4128b0:	b	412910 <ferror@plt+0x10d20>
  4128b4:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x5330>
  4128b8:	ldr	w12, [x11, #612]
  4128bc:	add	w12, w12, #0x1
  4128c0:	str	w12, [x11, #612]
  4128c4:	str	w20, [x10, x9, lsl #2]
  4128c8:	sbfiz	x9, x20, #2, #32
  4128cc:	ldr	w10, [x8, x9]
  4128d0:	lsl	x11, x21, #2
  4128d4:	adrp	x12, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4128d8:	str	w10, [x8, x11]
  4128dc:	ldr	x8, [x12, #2472]
  4128e0:	ldr	w10, [x8, x11]
  4128e4:	ldr	w12, [x8, x9]
  4128e8:	cmp	w10, w12
  4128ec:	csel	w10, w10, w12, gt
  4128f0:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x3330>
  4128f4:	str	w10, [x8, x11]
  4128f8:	ldr	x8, [x12, #2672]
  4128fc:	ldr	w10, [x8, x11]
  412900:	ldr	w9, [x8, x9]
  412904:	cmp	w10, w9
  412908:	csel	w9, w10, w9, lt  // lt = tstop
  41290c:	str	w9, [x8, x11]
  412910:	mov	w0, w19
  412914:	ldp	x20, x19, [sp, #32]
  412918:	ldp	x22, x21, [sp, #16]
  41291c:	ldp	x29, x30, [sp], #48
  412920:	ret
  412924:	stp	x29, x30, [sp, #-48]!
  412928:	stp	x20, x19, [sp, #32]
  41292c:	mov	w20, w0
  412930:	mov	w0, #0x101                 	// #257
  412934:	str	x21, [sp, #16]
  412938:	mov	x29, sp
  41293c:	mov	w19, w1
  412940:	bl	412570 <ferror@plt+0x10980>
  412944:	cmp	w19, #0x1
  412948:	mov	w21, w0
  41294c:	b.lt	412970 <ferror@plt+0x10d80>  // b.tstop
  412950:	mov	w0, w20
  412954:	bl	412984 <ferror@plt+0x10d94>
  412958:	mov	w1, w0
  41295c:	mov	w0, w21
  412960:	bl	412828 <ferror@plt+0x10c38>
  412964:	subs	w19, w19, #0x1
  412968:	mov	w21, w0
  41296c:	b.ne	412950 <ferror@plt+0x10d60>  // b.any
  412970:	mov	w0, w21
  412974:	ldp	x20, x19, [sp, #32]
  412978:	ldr	x21, [sp, #16]
  41297c:	ldp	x29, x30, [sp], #48
  412980:	ret
  412984:	sub	sp, sp, #0x70
  412988:	stp	x24, x23, [sp, #64]
  41298c:	stp	x20, x19, [sp, #96]
  412990:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x1330>
  412994:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x3330>
  412998:	ldr	x8, [x20, #2472]
  41299c:	ldr	x9, [x24, #2672]
  4129a0:	stp	x22, x21, [sp, #80]
  4129a4:	mov	w22, w0
  4129a8:	stp	x29, x30, [sp, #16]
  4129ac:	stp	x28, x27, [sp, #32]
  4129b0:	stp	x26, x25, [sp, #48]
  4129b4:	sbfiz	x10, x22, #2, #32
  4129b8:	ldrsw	x26, [x8, x10]
  4129bc:	ldr	w19, [x9, x10]
  4129c0:	sxtw	x25, w22
  4129c4:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x6330>
  4129c8:	add	x29, sp, #0x10
  4129cc:	cmp	w19, w26
  4129d0:	b.gt	412b48 <ferror@plt+0x10f58>
  4129d4:	stp	x25, x22, [sp]
  4129d8:	sxtw	x8, w19
  4129dc:	neg	w27, w19
  4129e0:	adrp	x28, 463000 <stdin@@GLIBC_2.17+0x6330>
  4129e4:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x3330>
  4129e8:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  4129ec:	adrp	x25, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4129f0:	b	412a14 <ferror@plt+0x10e24>
  4129f4:	sxtw	x20, w21
  4129f8:	ldr	x9, [x24, #552]
  4129fc:	add	x8, x19, #0x1
  412a00:	cmp	x19, x26
  412a04:	sub	w27, w27, #0x1
  412a08:	ldr	w10, [x9, x19, lsl #2]
  412a0c:	str	w10, [x9, x20, lsl #2]
  412a10:	b.ge	412b28 <ferror@plt+0x10f38>  // b.tcont
  412a14:	ldr	x9, [x28, #592]
  412a18:	lsl	x20, x8, #2
  412a1c:	mov	x19, x8
  412a20:	ldr	w0, [x9, x20]
  412a24:	bl	412570 <ferror@plt+0x10980>
  412a28:	ldr	x10, [x22, #3048]
  412a2c:	mov	w21, w0
  412a30:	ldr	w9, [x10, x20]
  412a34:	cbz	w9, 4129f4 <ferror@plt+0x10e04>
  412a38:	ldr	x8, [x23, #2632]
  412a3c:	add	w9, w21, w9
  412a40:	add	w9, w27, w9
  412a44:	ldrsw	x8, [x8, w21, sxtw #2]
  412a48:	ldr	w11, [x10, x8, lsl #2]
  412a4c:	cbz	w11, 412a98 <ferror@plt+0x10ea8>
  412a50:	ldr	x10, [x28, #592]
  412a54:	ldr	w10, [x10, x8, lsl #2]
  412a58:	cmp	w10, #0x101
  412a5c:	b.ne	412a6c <ferror@plt+0x10e7c>  // b.any
  412a60:	ldr	x10, [x25, #328]
  412a64:	ldr	w11, [x10, x8, lsl #2]
  412a68:	cbz	w11, 412a88 <ferror@plt+0x10e98>
  412a6c:	adrp	x1, 426000 <ferror@plt+0x24410>
  412a70:	mov	w2, #0x5                   	// #5
  412a74:	mov	x0, xzr
  412a78:	add	x1, x1, #0x7dd
  412a7c:	bl	401ae0 <dcgettext@plt>
  412a80:	bl	411180 <ferror@plt+0xf590>
  412a84:	b	412a9c <ferror@plt+0x10eac>
  412a88:	adrp	x12, 462000 <stdin@@GLIBC_2.17+0x5330>
  412a8c:	ldr	w11, [x12, #612]
  412a90:	add	w11, w11, #0x1
  412a94:	str	w11, [x12, #612]
  412a98:	str	w9, [x10, x8, lsl #2]
  412a9c:	ldr	x10, [x28, #592]
  412aa0:	sxtw	x20, w21
  412aa4:	ldr	w8, [x10, x19, lsl #2]
  412aa8:	cmp	w8, #0x101
  412aac:	b.ne	4129f8 <ferror@plt+0x10e08>  // b.any
  412ab0:	ldr	x8, [x25, #328]
  412ab4:	ldr	w11, [x8, x19, lsl #2]
  412ab8:	cbz	w11, 4129f8 <ferror@plt+0x10e08>
  412abc:	ldr	x9, [x23, #2632]
  412ac0:	ldr	x12, [x22, #3048]
  412ac4:	add	w11, w21, w11
  412ac8:	add	w11, w27, w11
  412acc:	ldrsw	x9, [x9, x20, lsl #2]
  412ad0:	ldr	w13, [x12, x9, lsl #2]
  412ad4:	cbz	w13, 412b08 <ferror@plt+0x10f18>
  412ad8:	ldr	w10, [x10, x9, lsl #2]
  412adc:	cmp	w10, #0x101
  412ae0:	b.ne	412aec <ferror@plt+0x10efc>  // b.any
  412ae4:	ldr	w10, [x8, x9, lsl #2]
  412ae8:	cbz	w10, 412b10 <ferror@plt+0x10f20>
  412aec:	adrp	x1, 426000 <ferror@plt+0x24410>
  412af0:	mov	w2, #0x5                   	// #5
  412af4:	mov	x0, xzr
  412af8:	add	x1, x1, #0x7dd
  412afc:	bl	401ae0 <dcgettext@plt>
  412b00:	bl	411180 <ferror@plt+0xf590>
  412b04:	b	4129f8 <ferror@plt+0x10e08>
  412b08:	str	w11, [x12, x9, lsl #2]
  412b0c:	b	4129f8 <ferror@plt+0x10e08>
  412b10:	adrp	x12, 462000 <stdin@@GLIBC_2.17+0x5330>
  412b14:	ldr	w10, [x12, #612]
  412b18:	add	w10, w10, #0x1
  412b1c:	str	w10, [x12, #612]
  412b20:	str	w11, [x8, x9, lsl #2]
  412b24:	b	4129f8 <ferror@plt+0x10e08>
  412b28:	mov	w19, w8
  412b2c:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x1330>
  412b30:	cbz	w21, 412b40 <ferror@plt+0x10f50>
  412b34:	ldp	x25, x22, [sp]
  412b38:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x3330>
  412b3c:	b	412b64 <ferror@plt+0x10f74>
  412b40:	ldp	x25, x22, [sp]
  412b44:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x3330>
  412b48:	adrp	x1, 426000 <ferror@plt+0x24410>
  412b4c:	add	x1, x1, #0x60e
  412b50:	mov	w2, #0x5                   	// #5
  412b54:	mov	x0, xzr
  412b58:	bl	401ae0 <dcgettext@plt>
  412b5c:	bl	411180 <ferror@plt+0xf590>
  412b60:	mov	w21, wzr
  412b64:	ldr	x8, [x24, #2672]
  412b68:	lsl	x9, x25, #2
  412b6c:	sub	w11, w21, w19
  412b70:	add	w11, w11, #0x1
  412b74:	ldr	w10, [x8, x9]
  412b78:	add	w0, w11, w22
  412b7c:	sbfiz	x12, x0, #2, #32
  412b80:	add	w10, w10, w11
  412b84:	str	w10, [x8, x12]
  412b88:	ldr	x8, [x23, #2632]
  412b8c:	ldr	w10, [x8, x9]
  412b90:	add	w10, w10, w11
  412b94:	str	w10, [x8, x12]
  412b98:	ldr	x8, [x20, #2472]
  412b9c:	ldr	w9, [x8, x9]
  412ba0:	add	w9, w9, w11
  412ba4:	str	w9, [x8, x12]
  412ba8:	ldp	x20, x19, [sp, #96]
  412bac:	ldp	x22, x21, [sp, #80]
  412bb0:	ldp	x24, x23, [sp, #64]
  412bb4:	ldp	x26, x25, [sp, #48]
  412bb8:	ldp	x28, x27, [sp, #32]
  412bbc:	ldp	x29, x30, [sp, #16]
  412bc0:	add	sp, sp, #0x70
  412bc4:	ret
  412bc8:	stp	x29, x30, [sp, #-96]!
  412bcc:	stp	x28, x27, [sp, #16]
  412bd0:	stp	x26, x25, [sp, #32]
  412bd4:	stp	x24, x23, [sp, #48]
  412bd8:	stp	x22, x21, [sp, #64]
  412bdc:	stp	x20, x19, [sp, #80]
  412be0:	adrp	x24, 45c000 <ferror@plt+0x5a410>
  412be4:	ldr	x19, [x24, #3264]
  412be8:	adrp	x1, 426000 <ferror@plt+0x24410>
  412bec:	mov	w20, w0
  412bf0:	add	x1, x1, #0x59b
  412bf4:	mov	w2, #0x5                   	// #5
  412bf8:	mov	x0, xzr
  412bfc:	mov	x29, sp
  412c00:	bl	401ae0 <dcgettext@plt>
  412c04:	mov	x1, x0
  412c08:	mov	x0, x19
  412c0c:	mov	w2, w20
  412c10:	bl	401bc0 <fprintf@plt>
  412c14:	adrp	x25, 45e000 <stdin@@GLIBC_2.17+0x1330>
  412c18:	ldr	w8, [x25, #352]
  412c1c:	ldr	x23, [x24, #3264]
  412c20:	cmp	w8, #0x1
  412c24:	b.lt	412cd4 <ferror@plt+0x110e4>  // b.tstop
  412c28:	adrp	x20, 426000 <ferror@plt+0x24410>
  412c2c:	adrp	x21, 426000 <ferror@plt+0x24410>
  412c30:	mov	w19, #0x1                   	// #1
  412c34:	add	x20, x20, #0x5d3
  412c38:	adrp	x26, 463000 <stdin@@GLIBC_2.17+0x6330>
  412c3c:	adrp	x27, 460000 <stdin@@GLIBC_2.17+0x3330>
  412c40:	adrp	x28, 45e000 <stdin@@GLIBC_2.17+0x1330>
  412c44:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  412c48:	add	x21, x21, #0x5e0
  412c4c:	mov	w2, #0x5                   	// #5
  412c50:	mov	x0, xzr
  412c54:	mov	x1, x20
  412c58:	bl	401ae0 <dcgettext@plt>
  412c5c:	mov	x1, x0
  412c60:	mov	x0, x23
  412c64:	mov	w2, w19
  412c68:	bl	401bc0 <fprintf@plt>
  412c6c:	ldr	x8, [x26, #592]
  412c70:	ldr	x10, [x27, #3048]
  412c74:	ldr	x11, [x28, #328]
  412c78:	ldr	x12, [x22, #552]
  412c7c:	lsl	x9, x19, #2
  412c80:	ldr	w2, [x8, x9]
  412c84:	ldr	w3, [x10, x9]
  412c88:	ldr	w4, [x11, x9]
  412c8c:	ldr	x0, [x24, #3264]
  412c90:	ldr	w23, [x12, x9]
  412c94:	mov	x1, x21
  412c98:	bl	401bc0 <fprintf@plt>
  412c9c:	cbz	w23, 412cb4 <ferror@plt+0x110c4>
  412ca0:	ldr	x0, [x24, #3264]
  412ca4:	adrp	x1, 426000 <ferror@plt+0x24410>
  412ca8:	add	x1, x1, #0x5ef
  412cac:	mov	w2, w23
  412cb0:	bl	401bc0 <fprintf@plt>
  412cb4:	ldr	x1, [x24, #3264]
  412cb8:	mov	w0, #0xa                   	// #10
  412cbc:	bl	401820 <fputc@plt>
  412cc0:	ldrsw	x8, [x25, #352]
  412cc4:	ldr	x23, [x24, #3264]
  412cc8:	cmp	x19, x8
  412ccc:	add	x19, x19, #0x1
  412cd0:	b.lt	412c4c <ferror@plt+0x1105c>  // b.tstop
  412cd4:	adrp	x1, 426000 <ferror@plt+0x24410>
  412cd8:	add	x1, x1, #0x5f6
  412cdc:	mov	w2, #0x5                   	// #5
  412ce0:	mov	x0, xzr
  412ce4:	bl	401ae0 <dcgettext@plt>
  412ce8:	mov	x1, x0
  412cec:	mov	x0, x23
  412cf0:	ldp	x20, x19, [sp, #80]
  412cf4:	ldp	x22, x21, [sp, #64]
  412cf8:	ldp	x24, x23, [sp, #48]
  412cfc:	ldp	x26, x25, [sp, #32]
  412d00:	ldp	x28, x27, [sp, #16]
  412d04:	ldp	x29, x30, [sp], #96
  412d08:	b	401bc0 <fprintf@plt>
  412d0c:	stp	x29, x30, [sp, #-16]!
  412d10:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  412d14:	ldr	x9, [x8, #3048]
  412d18:	sxtw	x8, w0
  412d1c:	mov	x29, sp
  412d20:	ldr	w10, [x9, w0, sxtw #2]
  412d24:	cbz	w10, 412d78 <ferror@plt+0x11188>
  412d28:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  412d2c:	ldr	x9, [x9, #592]
  412d30:	ldr	w9, [x9, x8, lsl #2]
  412d34:	cmp	w9, #0x101
  412d38:	b.ne	412d4c <ferror@plt+0x1115c>  // b.any
  412d3c:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  412d40:	ldr	x9, [x9, #328]
  412d44:	ldr	w10, [x9, x8, lsl #2]
  412d48:	cbz	w10, 412d68 <ferror@plt+0x11178>
  412d4c:	adrp	x1, 426000 <ferror@plt+0x24410>
  412d50:	add	x1, x1, #0x7dd
  412d54:	mov	w2, #0x5                   	// #5
  412d58:	mov	x0, xzr
  412d5c:	bl	401ae0 <dcgettext@plt>
  412d60:	ldp	x29, x30, [sp], #16
  412d64:	b	411180 <ferror@plt+0xf590>
  412d68:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x5330>
  412d6c:	ldr	w11, [x10, #612]
  412d70:	add	w11, w11, #0x1
  412d74:	str	w11, [x10, #612]
  412d78:	str	w1, [x9, x8, lsl #2]
  412d7c:	ldp	x29, x30, [sp], #16
  412d80:	ret
  412d84:	stp	x29, x30, [sp, #-96]!
  412d88:	str	x28, [sp, #16]
  412d8c:	stp	x26, x25, [sp, #32]
  412d90:	stp	x24, x23, [sp, #48]
  412d94:	stp	x22, x21, [sp, #64]
  412d98:	stp	x20, x19, [sp, #80]
  412d9c:	mov	x29, sp
  412da0:	sub	sp, sp, #0x800
  412da4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  412da8:	ldr	x8, [x8, #2632]
  412dac:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  412db0:	ldr	x9, [x9, #592]
  412db4:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  412db8:	ldrsw	x8, [x8, w0, sxtw #2]
  412dbc:	ldr	w25, [x24, #560]
  412dc0:	mov	w22, w4
  412dc4:	mov	w20, w3
  412dc8:	ldr	w9, [x9, x8, lsl #2]
  412dcc:	mov	w19, w2
  412dd0:	mov	w21, w1
  412dd4:	cmp	w9, #0x101
  412dd8:	b.ne	412dec <ferror@plt+0x111fc>  // b.any
  412ddc:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  412de0:	ldr	x9, [x9, #552]
  412de4:	str	w25, [x9, x8, lsl #2]
  412de8:	b	412e10 <ferror@plt+0x11220>
  412dec:	mov	w23, w0
  412df0:	mov	w0, #0x101                 	// #257
  412df4:	bl	412570 <ferror@plt+0x10980>
  412df8:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  412dfc:	ldr	x8, [x8, #552]
  412e00:	mov	w1, w0
  412e04:	str	w25, [x8, w0, sxtw #2]
  412e08:	mov	w0, w23
  412e0c:	bl	412828 <ferror@plt+0x10c38>
  412e10:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  412e14:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x5330>
  412e18:	ldrsw	x9, [x24, #560]
  412e1c:	ldr	w10, [x8, #1324]
  412e20:	ldr	x8, [x25, #600]
  412e24:	adrp	x23, 45e000 <stdin@@GLIBC_2.17+0x1330>
  412e28:	str	w10, [x8, x9, lsl #2]
  412e2c:	ldr	w9, [x23, #2520]
  412e30:	cbz	w9, 412e48 <ferror@plt+0x11258>
  412e34:	ldrsw	x9, [x24, #560]
  412e38:	lsl	x9, x9, #2
  412e3c:	ldr	w10, [x8, x9]
  412e40:	sub	w10, w10, #0x1
  412e44:	str	w10, [x8, x9]
  412e48:	adrp	x26, 462000 <stdin@@GLIBC_2.17+0x5330>
  412e4c:	cbz	w22, 412e74 <ferror@plt+0x11284>
  412e50:	ldr	w3, [x24, #560]
  412e54:	ldr	x8, [x26, #2640]
  412e58:	sxtw	x9, w3
  412e5c:	add	x10, x9, x8
  412e60:	ldurb	w10, [x10, #-1]
  412e64:	cbz	w10, 412e78 <ferror@plt+0x11288>
  412e68:	mov	w10, #0x1                   	// #1
  412e6c:	strb	w10, [x8, x9]
  412e70:	b	412e78 <ferror@plt+0x11288>
  412e74:	ldr	w3, [x24, #560]
  412e78:	adrp	x2, 426000 <ferror@plt+0x24410>
  412e7c:	add	x2, x2, #0x62c
  412e80:	mov	x0, sp
  412e84:	mov	w1, #0x800                 	// #2048
  412e88:	bl	401860 <snprintf@plt>
  412e8c:	mov	x0, sp
  412e90:	bl	41100c <ferror@plt+0xf41c>
  412e94:	ldr	x8, [x26, #2640]
  412e98:	ldrsw	x3, [x24, #560]
  412e9c:	ldrb	w8, [x8, x3]
  412ea0:	cbz	w8, 412ec4 <ferror@plt+0x112d4>
  412ea4:	adrp	x2, 426000 <ferror@plt+0x24410>
  412ea8:	add	x2, x2, #0x636
  412eac:	mov	x0, sp
  412eb0:	mov	w1, #0x800                 	// #2048
  412eb4:	bl	401860 <snprintf@plt>
  412eb8:	mov	x0, sp
  412ebc:	bl	41100c <ferror@plt+0xf41c>
  412ec0:	ldrsw	x3, [x24, #560]
  412ec4:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  412ec8:	ldr	x8, [x8, #2752]
  412ecc:	cbz	w21, 412efc <ferror@plt+0x1130c>
  412ed0:	mov	w20, #0x1                   	// #1
  412ed4:	str	w20, [x8, x3, lsl #2]
  412ed8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  412edc:	ldr	w8, [x8, #3032]
  412ee0:	cmp	w8, #0x1
  412ee4:	b.ge	413038 <ferror@plt+0x11448>  // b.tcont
  412ee8:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  412eec:	str	w20, [x8, #2364]
  412ef0:	ldr	w8, [x23, #2520]
  412ef4:	cbnz	w8, 412f24 <ferror@plt+0x11334>
  412ef8:	b	412f18 <ferror@plt+0x11328>
  412efc:	cmp	w19, #0x0
  412f00:	str	wzr, [x8, x3, lsl #2]
  412f04:	b.gt	412f5c <ferror@plt+0x1136c>
  412f08:	cmp	w20, #0x1
  412f0c:	b.ge	412f5c <ferror@plt+0x1136c>  // b.tcont
  412f10:	ldr	w8, [x23, #2520]
  412f14:	cbnz	w8, 412f24 <ferror@plt+0x11334>
  412f18:	adrp	x0, 426000 <ferror@plt+0x24410>
  412f1c:	add	x0, x0, #0x76e
  412f20:	bl	41100c <ferror@plt+0xf41c>
  412f24:	mov	w1, #0x1                   	// #1
  412f28:	mov	x0, xzr
  412f2c:	bl	4117a8 <ferror@plt+0xfbb8>
  412f30:	adrp	x0, 422000 <ferror@plt+0x20410>
  412f34:	add	x0, x0, #0x323
  412f38:	bl	41100c <ferror@plt+0xf41c>
  412f3c:	add	sp, sp, #0x800
  412f40:	ldp	x20, x19, [sp, #80]
  412f44:	ldp	x22, x21, [sp, #64]
  412f48:	ldp	x24, x23, [sp, #48]
  412f4c:	ldp	x26, x25, [sp, #32]
  412f50:	ldr	x28, [sp, #16]
  412f54:	ldp	x29, x30, [sp], #96
  412f58:	ret
  412f5c:	adrp	x0, 426000 <ferror@plt+0x24410>
  412f60:	add	x0, x0, #0x69d
  412f64:	bl	41100c <ferror@plt+0xf41c>
  412f68:	ldr	x8, [x26, #2640]
  412f6c:	ldrsw	x9, [x24, #560]
  412f70:	cmp	w19, #0x1
  412f74:	ldrb	w8, [x8, x9]
  412f78:	b.lt	412fd4 <ferror@plt+0x113e4>  // b.tstop
  412f7c:	cbz	w8, 412fa8 <ferror@plt+0x113b8>
  412f80:	adrp	x2, 426000 <ferror@plt+0x24410>
  412f84:	adrp	x3, 426000 <ferror@plt+0x24410>
  412f88:	add	x2, x2, #0x6e3
  412f8c:	add	x3, x3, #0x697
  412f90:	mov	x0, sp
  412f94:	mov	w1, #0x800                 	// #2048
  412f98:	mov	w4, w19
  412f9c:	bl	401860 <snprintf@plt>
  412fa0:	mov	x0, sp
  412fa4:	bl	41100c <ferror@plt+0xf41c>
  412fa8:	adrp	x2, 426000 <ferror@plt+0x24410>
  412fac:	adrp	x3, 426000 <ferror@plt+0x24410>
  412fb0:	adrp	x4, 426000 <ferror@plt+0x24410>
  412fb4:	add	x2, x2, #0x702
  412fb8:	add	x3, x3, #0x67e
  412fbc:	add	x4, x4, #0x697
  412fc0:	mov	x0, sp
  412fc4:	mov	w1, #0x800                 	// #2048
  412fc8:	mov	w5, w19
  412fcc:	bl	401860 <snprintf@plt>
  412fd0:	b	413018 <ferror@plt+0x11428>
  412fd4:	cbz	w8, 412ff8 <ferror@plt+0x11408>
  412fd8:	adrp	x2, 426000 <ferror@plt+0x24410>
  412fdc:	add	x2, x2, #0x711
  412fe0:	mov	x0, sp
  412fe4:	mov	w1, #0x800                 	// #2048
  412fe8:	mov	w3, w20
  412fec:	bl	401860 <snprintf@plt>
  412ff0:	mov	x0, sp
  412ff4:	bl	41100c <ferror@plt+0xf41c>
  412ff8:	adrp	x2, 426000 <ferror@plt+0x24410>
  412ffc:	adrp	x3, 426000 <ferror@plt+0x24410>
  413000:	add	x2, x2, #0x733
  413004:	add	x3, x3, #0x67e
  413008:	mov	x0, sp
  41300c:	mov	w1, #0x800                 	// #2048
  413010:	mov	w4, w20
  413014:	bl	401860 <snprintf@plt>
  413018:	mov	x0, sp
  41301c:	bl	41100c <ferror@plt+0xf41c>
  413020:	adrp	x0, 426000 <ferror@plt+0x24410>
  413024:	add	x0, x0, #0x73e
  413028:	bl	41100c <ferror@plt+0xf41c>
  41302c:	ldr	w8, [x23, #2520]
  413030:	cbnz	w8, 412f24 <ferror@plt+0x11334>
  413034:	b	412f18 <ferror@plt+0x11328>
  413038:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41303c:	ldr	x19, [x8, #3264]
  413040:	adrp	x1, 426000 <ferror@plt+0x24410>
  413044:	add	x1, x1, #0x653
  413048:	mov	w2, #0x5                   	// #5
  41304c:	mov	x0, xzr
  413050:	bl	401ae0 <dcgettext@plt>
  413054:	ldr	x8, [x25, #600]
  413058:	ldrsw	x9, [x24, #560]
  41305c:	mov	x1, x0
  413060:	mov	x0, x19
  413064:	ldr	w2, [x8, x9, lsl #2]
  413068:	bl	401bc0 <fprintf@plt>
  41306c:	b	412ee8 <ferror@plt+0x112f8>
  413070:	stp	x29, x30, [sp, #-64]!
  413074:	stp	x24, x23, [sp, #16]
  413078:	stp	x22, x21, [sp, #32]
  41307c:	stp	x20, x19, [sp, #48]
  413080:	adrp	x19, 45e000 <stdin@@GLIBC_2.17+0x1330>
  413084:	mov	w20, #0x1                   	// #1
  413088:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x6330>
  41308c:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x3330>
  413090:	adrp	x23, 45e000 <stdin@@GLIBC_2.17+0x1330>
  413094:	mov	x29, sp
  413098:	b	4130a8 <ferror@plt+0x114b8>
  41309c:	ldr	x8, [x23, #328]
  4130a0:	ldr	w0, [x8, x24, lsl #2]
  4130a4:	cbz	w0, 4130f0 <ferror@plt+0x11500>
  4130a8:	ldr	x8, [x19, #2456]
  4130ac:	ldr	w9, [x8, w0, sxtw #2]
  4130b0:	cmp	w9, #0x2
  4130b4:	b.ne	4130e8 <ferror@plt+0x114f8>  // b.any
  4130b8:	sxtw	x24, w0
  4130bc:	lsl	x9, x24, #2
  4130c0:	str	w20, [x8, x9]
  4130c4:	ldr	x8, [x21, #592]
  4130c8:	ldr	w8, [x8, x9]
  4130cc:	cmp	w8, #0x101
  4130d0:	b.ne	4130f0 <ferror@plt+0x11500>  // b.any
  4130d4:	ldr	x8, [x22, #3048]
  4130d8:	ldr	w0, [x8, x24, lsl #2]
  4130dc:	cbz	w0, 41309c <ferror@plt+0x114ac>
  4130e0:	bl	413070 <ferror@plt+0x11480>
  4130e4:	b	41309c <ferror@plt+0x114ac>
  4130e8:	cmp	w9, #0x1
  4130ec:	b.ne	413104 <ferror@plt+0x11514>  // b.any
  4130f0:	ldp	x20, x19, [sp, #48]
  4130f4:	ldp	x22, x21, [sp, #32]
  4130f8:	ldp	x24, x23, [sp, #16]
  4130fc:	ldp	x29, x30, [sp], #64
  413100:	ret
  413104:	adrp	x1, 426000 <ferror@plt+0x24410>
  413108:	add	x1, x1, #0x77d
  41310c:	mov	w2, #0x5                   	// #5
  413110:	mov	x0, xzr
  413114:	bl	401ae0 <dcgettext@plt>
  413118:	ldp	x20, x19, [sp, #48]
  41311c:	ldp	x22, x21, [sp, #32]
  413120:	ldp	x24, x23, [sp, #16]
  413124:	ldp	x29, x30, [sp], #64
  413128:	b	4116f4 <ferror@plt+0xfb04>
  41312c:	stp	x29, x30, [sp, #-64]!
  413130:	stp	x20, x19, [sp, #48]
  413134:	mov	w20, w1
  413138:	stp	x24, x23, [sp, #16]
  41313c:	stp	x22, x21, [sp, #32]
  413140:	mov	x29, sp
  413144:	cbz	w0, 4131bc <ferror@plt+0x115cc>
  413148:	mov	w21, w0
  41314c:	cbz	w20, 4131c4 <ferror@plt+0x115d4>
  413150:	mov	w0, #0x101                 	// #257
  413154:	bl	412570 <ferror@plt+0x10980>
  413158:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x3330>
  41315c:	ldr	x8, [x24, #3048]
  413160:	mov	w19, w0
  413164:	sxtw	x22, w19
  413168:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x6330>
  41316c:	ldr	w9, [x8, w0, sxtw #2]
  413170:	cbz	w9, 4131cc <ferror@plt+0x115dc>
  413174:	ldr	x9, [x23, #592]
  413178:	ldr	w9, [x9, x22, lsl #2]
  41317c:	cmp	w9, #0x101
  413180:	b.ne	413194 <ferror@plt+0x115a4>  // b.any
  413184:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  413188:	ldr	x9, [x9, #328]
  41318c:	ldr	w10, [x9, x22, lsl #2]
  413190:	cbz	w10, 4131dc <ferror@plt+0x115ec>
  413194:	adrp	x1, 426000 <ferror@plt+0x24410>
  413198:	add	x1, x1, #0x7dd
  41319c:	mov	w2, #0x5                   	// #5
  4131a0:	mov	x0, xzr
  4131a4:	bl	401ae0 <dcgettext@plt>
  4131a8:	bl	411180 <ferror@plt+0xf590>
  4131ac:	ldr	x8, [x24, #3048]
  4131b0:	ldr	w9, [x8, x22, lsl #2]
  4131b4:	cbnz	w9, 4131f8 <ferror@plt+0x11608>
  4131b8:	b	413244 <ferror@plt+0x11654>
  4131bc:	mov	w19, w20
  4131c0:	b	413248 <ferror@plt+0x11658>
  4131c4:	mov	w19, w21
  4131c8:	b	413248 <ferror@plt+0x11658>
  4131cc:	str	w21, [x8, x22, lsl #2]
  4131d0:	ldr	w9, [x8, x22, lsl #2]
  4131d4:	cbnz	w9, 4131f8 <ferror@plt+0x11608>
  4131d8:	b	413244 <ferror@plt+0x11654>
  4131dc:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x5330>
  4131e0:	ldr	w11, [x10, #612]
  4131e4:	add	w11, w11, #0x1
  4131e8:	str	w11, [x10, #612]
  4131ec:	str	w21, [x9, x22, lsl #2]
  4131f0:	ldr	w9, [x8, x22, lsl #2]
  4131f4:	cbz	w9, 413244 <ferror@plt+0x11654>
  4131f8:	ldr	x8, [x23, #592]
  4131fc:	ldr	w8, [x8, x22, lsl #2]
  413200:	cmp	w8, #0x101
  413204:	b.ne	413218 <ferror@plt+0x11628>  // b.any
  413208:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41320c:	ldr	x8, [x8, #328]
  413210:	ldr	w9, [x8, x22, lsl #2]
  413214:	cbz	w9, 413234 <ferror@plt+0x11644>
  413218:	adrp	x1, 426000 <ferror@plt+0x24410>
  41321c:	add	x1, x1, #0x7dd
  413220:	mov	w2, #0x5                   	// #5
  413224:	mov	x0, xzr
  413228:	bl	401ae0 <dcgettext@plt>
  41322c:	bl	411180 <ferror@plt+0xf590>
  413230:	b	413248 <ferror@plt+0x11658>
  413234:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  413238:	ldr	w10, [x9, #612]
  41323c:	add	w10, w10, #0x1
  413240:	str	w10, [x9, #612]
  413244:	str	w20, [x8, x22, lsl #2]
  413248:	mov	w0, w19
  41324c:	ldp	x20, x19, [sp, #48]
  413250:	ldp	x22, x21, [sp, #32]
  413254:	ldp	x24, x23, [sp, #16]
  413258:	ldp	x29, x30, [sp], #64
  41325c:	ret
  413260:	stp	x29, x30, [sp, #-16]!
  413264:	mov	x29, sp
  413268:	bl	413360 <ferror@plt+0x11770>
  41326c:	ldp	x29, x30, [sp], #16
  413270:	b	413274 <ferror@plt+0x11684>
  413274:	stp	x29, x30, [sp, #-48]!
  413278:	stp	x22, x21, [sp, #16]
  41327c:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x6330>
  413280:	ldr	x8, [x21, #2632]
  413284:	stp	x20, x19, [sp, #32]
  413288:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x6330>
  41328c:	ldr	x9, [x20, #592]
  413290:	ldrsw	x8, [x8, w0, sxtw #2]
  413294:	mov	w19, w0
  413298:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x3330>
  41329c:	mov	x29, sp
  4132a0:	ldr	w9, [x9, x8, lsl #2]
  4132a4:	cmp	w9, #0x101
  4132a8:	b.ne	4132b8 <ferror@plt+0x116c8>  // b.any
  4132ac:	ldr	x9, [x22, #3048]
  4132b0:	ldr	w8, [x9, x8, lsl #2]
  4132b4:	cbz	w8, 4132d0 <ferror@plt+0x116e0>
  4132b8:	mov	w0, #0x101                 	// #257
  4132bc:	bl	412570 <ferror@plt+0x10980>
  4132c0:	mov	w1, w0
  4132c4:	mov	w0, w19
  4132c8:	bl	412828 <ferror@plt+0x10c38>
  4132cc:	mov	w19, w0
  4132d0:	mov	w0, #0x101                 	// #257
  4132d4:	bl	412570 <ferror@plt+0x10980>
  4132d8:	mov	w1, w19
  4132dc:	bl	412828 <ferror@plt+0x10c38>
  4132e0:	ldr	x9, [x22, #3048]
  4132e4:	ldr	x8, [x21, #2632]
  4132e8:	sbfiz	x10, x0, #2, #32
  4132ec:	sxtw	x19, w0
  4132f0:	ldr	w11, [x9, x10]
  4132f4:	ldr	w8, [x8, x10]
  4132f8:	cbz	w11, 413348 <ferror@plt+0x11758>
  4132fc:	ldr	x9, [x20, #592]
  413300:	ldr	w9, [x9, x19, lsl #2]
  413304:	cmp	w9, #0x101
  413308:	b.ne	41331c <ferror@plt+0x1172c>  // b.any
  41330c:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  413310:	ldr	x9, [x9, #328]
  413314:	ldr	w10, [x9, x19, lsl #2]
  413318:	cbz	w10, 413338 <ferror@plt+0x11748>
  41331c:	adrp	x1, 426000 <ferror@plt+0x24410>
  413320:	add	x1, x1, #0x7dd
  413324:	mov	w2, #0x5                   	// #5
  413328:	mov	x0, xzr
  41332c:	bl	401ae0 <dcgettext@plt>
  413330:	bl	411180 <ferror@plt+0xf590>
  413334:	b	41334c <ferror@plt+0x1175c>
  413338:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x5330>
  41333c:	ldr	w11, [x10, #612]
  413340:	add	w11, w11, #0x1
  413344:	str	w11, [x10, #612]
  413348:	str	w8, [x9, x19, lsl #2]
  41334c:	mov	w0, w19
  413350:	ldp	x20, x19, [sp, #32]
  413354:	ldp	x22, x21, [sp, #16]
  413358:	ldp	x29, x30, [sp], #48
  41335c:	ret
  413360:	stp	x29, x30, [sp, #-48]!
  413364:	stp	x20, x19, [sp, #32]
  413368:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  41336c:	ldr	x8, [x8, #2632]
  413370:	str	x21, [sp, #16]
  413374:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x6330>
  413378:	ldr	x9, [x21, #592]
  41337c:	ldrsw	x8, [x8, w0, sxtw #2]
  413380:	mov	w19, w0
  413384:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x3330>
  413388:	mov	x29, sp
  41338c:	ldr	w9, [x9, x8, lsl #2]
  413390:	cmp	w9, #0x101
  413394:	b.ne	4133a4 <ferror@plt+0x117b4>  // b.any
  413398:	ldr	x9, [x20, #3048]
  41339c:	ldr	w10, [x9, x8, lsl #2]
  4133a0:	cbz	w10, 4133f8 <ferror@plt+0x11808>
  4133a4:	mov	w0, #0x101                 	// #257
  4133a8:	bl	412570 <ferror@plt+0x10980>
  4133ac:	ldr	x8, [x20, #3048]
  4133b0:	sxtw	x20, w0
  4133b4:	ldr	w9, [x8, w0, sxtw #2]
  4133b8:	cbz	w9, 413420 <ferror@plt+0x11830>
  4133bc:	ldr	x8, [x21, #592]
  4133c0:	ldr	w8, [x8, x20, lsl #2]
  4133c4:	cmp	w8, #0x101
  4133c8:	b.ne	4133dc <ferror@plt+0x117ec>  // b.any
  4133cc:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4133d0:	ldr	x8, [x8, #328]
  4133d4:	ldr	w9, [x8, x20, lsl #2]
  4133d8:	cbz	w9, 413410 <ferror@plt+0x11820>
  4133dc:	adrp	x1, 426000 <ferror@plt+0x24410>
  4133e0:	add	x1, x1, #0x7dd
  4133e4:	mov	w2, #0x5                   	// #5
  4133e8:	mov	x0, xzr
  4133ec:	bl	401ae0 <dcgettext@plt>
  4133f0:	bl	411180 <ferror@plt+0xf590>
  4133f4:	b	413424 <ferror@plt+0x11834>
  4133f8:	str	w19, [x9, x8, lsl #2]
  4133fc:	mov	w0, w19
  413400:	ldp	x20, x19, [sp, #32]
  413404:	ldr	x21, [sp, #16]
  413408:	ldp	x29, x30, [sp], #48
  41340c:	ret
  413410:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  413414:	ldr	w10, [x9, #612]
  413418:	add	w10, w10, #0x1
  41341c:	str	w10, [x9, #612]
  413420:	str	w19, [x8, x20, lsl #2]
  413424:	mov	w0, w19
  413428:	mov	w1, w20
  41342c:	ldp	x20, x19, [sp, #32]
  413430:	ldr	x21, [sp, #16]
  413434:	ldp	x29, x30, [sp], #48
  413438:	b	412828 <ferror@plt+0x10c38>
  41343c:	stp	x29, x30, [sp, #-80]!
  413440:	stp	x20, x19, [sp, #64]
  413444:	mov	w20, w1
  413448:	str	x25, [sp, #16]
  41344c:	stp	x24, x23, [sp, #32]
  413450:	stp	x22, x21, [sp, #48]
  413454:	mov	x29, sp
  413458:	cbz	w0, 4135e8 <ferror@plt+0x119f8>
  41345c:	mov	w19, w0
  413460:	cbz	w20, 4134cc <ferror@plt+0x118dc>
  413464:	mov	w0, #0x101                 	// #257
  413468:	bl	412570 <ferror@plt+0x10980>
  41346c:	mov	w1, w19
  413470:	bl	412828 <ferror@plt+0x10c38>
  413474:	adrp	x25, 460000 <stdin@@GLIBC_2.17+0x3330>
  413478:	ldr	x8, [x25, #3048]
  41347c:	mov	w19, w0
  413480:	sxtw	x21, w19
  413484:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  413488:	ldr	w9, [x8, w0, sxtw #2]
  41348c:	cbz	w9, 4134e4 <ferror@plt+0x118f4>
  413490:	ldr	x8, [x24, #592]
  413494:	ldr	w8, [x8, x21, lsl #2]
  413498:	cmp	w8, #0x101
  41349c:	b.ne	4134b0 <ferror@plt+0x118c0>  // b.any
  4134a0:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4134a4:	ldr	x8, [x8, #328]
  4134a8:	ldr	w9, [x8, x21, lsl #2]
  4134ac:	cbz	w9, 4134d4 <ferror@plt+0x118e4>
  4134b0:	adrp	x1, 426000 <ferror@plt+0x24410>
  4134b4:	add	x1, x1, #0x7dd
  4134b8:	mov	w2, #0x5                   	// #5
  4134bc:	mov	x0, xzr
  4134c0:	bl	401ae0 <dcgettext@plt>
  4134c4:	bl	411180 <ferror@plt+0xf590>
  4134c8:	b	4134e8 <ferror@plt+0x118f8>
  4134cc:	mov	w20, w19
  4134d0:	b	4135e8 <ferror@plt+0x119f8>
  4134d4:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  4134d8:	ldr	w10, [x9, #612]
  4134dc:	add	w10, w10, #0x1
  4134e0:	str	w10, [x9, #612]
  4134e4:	str	w20, [x8, x21, lsl #2]
  4134e8:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  4134ec:	ldr	x11, [x22, #2632]
  4134f0:	ldr	x10, [x24, #592]
  4134f4:	ldr	w23, [x11, x21, lsl #2]
  4134f8:	ldr	w9, [x10, w23, sxtw #2]
  4134fc:	sxtw	x8, w23
  413500:	cmp	w9, #0x101
  413504:	b.ne	413524 <ferror@plt+0x11934>  // b.any
  413508:	ldr	x12, [x25, #3048]
  41350c:	ldr	w13, [x12, x8, lsl #2]
  413510:	cbnz	w13, 413524 <ferror@plt+0x11934>
  413514:	adrp	x13, 463000 <stdin@@GLIBC_2.17+0x6330>
  413518:	ldr	x13, [x13, #552]
  41351c:	ldr	w13, [x13, x8, lsl #2]
  413520:	cbz	w13, 413604 <ferror@plt+0x11a14>
  413524:	ldr	w23, [x11, w20, sxtw #2]
  413528:	ldr	w10, [x10, w23, sxtw #2]
  41352c:	cmp	w10, #0x101
  413530:	b.ne	413554 <ferror@plt+0x11964>  // b.any
  413534:	ldr	x10, [x25, #3048]
  413538:	sxtw	x11, w23
  41353c:	ldr	w12, [x10, x11, lsl #2]
  413540:	cbnz	w12, 413554 <ferror@plt+0x11964>
  413544:	adrp	x12, 463000 <stdin@@GLIBC_2.17+0x6330>
  413548:	ldr	x12, [x12, #552]
  41354c:	ldr	w11, [x12, x11, lsl #2]
  413550:	cbz	w11, 413618 <ferror@plt+0x11a28>
  413554:	mov	w0, #0x101                 	// #257
  413558:	sxtw	x20, w20
  41355c:	bl	412570 <ferror@plt+0x10980>
  413560:	mov	w1, w0
  413564:	mov	w0, w19
  413568:	bl	412828 <ferror@plt+0x10c38>
  41356c:	ldr	x10, [x22, #2632]
  413570:	ldr	x9, [x25, #3048]
  413574:	mov	w19, w0
  413578:	sxtw	x21, w19
  41357c:	ldrsw	x8, [x10, x20, lsl #2]
  413580:	ldr	w23, [x10, w0, sxtw #2]
  413584:	ldr	w11, [x9, x8, lsl #2]
  413588:	cbz	w11, 4135d8 <ferror@plt+0x119e8>
  41358c:	ldr	x9, [x24, #592]
  413590:	ldr	w9, [x9, x8, lsl #2]
  413594:	cmp	w9, #0x101
  413598:	b.ne	4135ac <ferror@plt+0x119bc>  // b.any
  41359c:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4135a0:	ldr	x9, [x9, #328]
  4135a4:	ldr	w10, [x9, x8, lsl #2]
  4135a8:	cbz	w10, 4135c8 <ferror@plt+0x119d8>
  4135ac:	adrp	x1, 426000 <ferror@plt+0x24410>
  4135b0:	add	x1, x1, #0x7dd
  4135b4:	mov	w2, #0x5                   	// #5
  4135b8:	mov	x0, xzr
  4135bc:	bl	401ae0 <dcgettext@plt>
  4135c0:	bl	411180 <ferror@plt+0xf590>
  4135c4:	b	4135dc <ferror@plt+0x119ec>
  4135c8:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x5330>
  4135cc:	ldr	w11, [x10, #612]
  4135d0:	add	w11, w11, #0x1
  4135d4:	str	w11, [x10, #612]
  4135d8:	str	w23, [x9, x8, lsl #2]
  4135dc:	ldr	x8, [x22, #2632]
  4135e0:	mov	w20, w19
  4135e4:	str	w23, [x8, x21, lsl #2]
  4135e8:	mov	w0, w20
  4135ec:	ldp	x20, x19, [sp, #64]
  4135f0:	ldp	x22, x21, [sp, #48]
  4135f4:	ldp	x24, x23, [sp, #32]
  4135f8:	ldr	x25, [sp, #16]
  4135fc:	ldp	x29, x30, [sp], #80
  413600:	ret
  413604:	ldrsw	x8, [x11, w20, sxtw #2]
  413608:	ldr	w9, [x12, x8, lsl #2]
  41360c:	cbz	w9, 413628 <ferror@plt+0x11a38>
  413610:	ldr	w9, [x10, x8, lsl #2]
  413614:	b	413594 <ferror@plt+0x119a4>
  413618:	ldr	w11, [x10, x8, lsl #2]
  41361c:	cbnz	w11, 413594 <ferror@plt+0x119a4>
  413620:	str	w23, [x10, x8, lsl #2]
  413624:	b	4135dc <ferror@plt+0x119ec>
  413628:	str	w23, [x12, x8, lsl #2]
  41362c:	b	4135dc <ferror@plt+0x119ec>
  413630:	stp	x29, x30, [sp, #-64]!
  413634:	stp	x20, x19, [sp, #48]
  413638:	mov	w19, w0
  41363c:	mov	w0, #0x101                 	// #257
  413640:	str	x23, [sp, #16]
  413644:	stp	x22, x21, [sp, #32]
  413648:	mov	x29, sp
  41364c:	mov	w21, w2
  413650:	mov	w22, w1
  413654:	bl	412570 <ferror@plt+0x10980>
  413658:	cmp	w22, #0x2
  41365c:	mov	w20, w0
  413660:	b.lt	413688 <ferror@plt+0x11a98>  // b.tstop
  413664:	sub	w23, w22, #0x1
  413668:	mov	w0, w19
  41366c:	bl	412984 <ferror@plt+0x10d94>
  413670:	mov	w1, w0
  413674:	mov	w0, w20
  413678:	bl	412828 <ferror@plt+0x10c38>
  41367c:	subs	w23, w23, #0x1
  413680:	mov	w20, w0
  413684:	b.ne	413668 <ferror@plt+0x11a78>  // b.any
  413688:	cmn	w21, #0x1
  41368c:	b.eq	4136cc <ferror@plt+0x11adc>  // b.none
  413690:	mov	w0, #0x101                 	// #257
  413694:	bl	412570 <ferror@plt+0x10980>
  413698:	cmp	w22, w21
  41369c:	mov	w23, w0
  4136a0:	b.ge	4136e0 <ferror@plt+0x11af0>  // b.tcont
  4136a4:	sub	w21, w21, w22
  4136a8:	mov	w0, w19
  4136ac:	bl	412984 <ferror@plt+0x10d94>
  4136b0:	mov	w1, w23
  4136b4:	bl	412828 <ferror@plt+0x10c38>
  4136b8:	bl	413274 <ferror@plt+0x11684>
  4136bc:	subs	w21, w21, #0x1
  4136c0:	mov	w23, w0
  4136c4:	b.ne	4136a8 <ferror@plt+0x11ab8>  // b.any
  4136c8:	b	4136e0 <ferror@plt+0x11af0>
  4136cc:	mov	w0, w19
  4136d0:	bl	412984 <ferror@plt+0x10d94>
  4136d4:	bl	413360 <ferror@plt+0x11770>
  4136d8:	bl	413274 <ferror@plt+0x11684>
  4136dc:	mov	w23, w0
  4136e0:	mov	w0, w20
  4136e4:	mov	w1, w23
  4136e8:	bl	412828 <ferror@plt+0x10c38>
  4136ec:	mov	w1, w0
  4136f0:	mov	w0, w19
  4136f4:	ldp	x20, x19, [sp, #48]
  4136f8:	ldp	x22, x21, [sp, #32]
  4136fc:	ldr	x23, [sp, #16]
  413700:	ldp	x29, x30, [sp], #64
  413704:	b	412828 <ferror@plt+0x10c38>
  413708:	stp	x29, x30, [sp, #-64]!
  41370c:	stp	x20, x19, [sp, #48]
  413710:	adrp	x19, 463000 <stdin@@GLIBC_2.17+0x6330>
  413714:	stp	x24, x23, [sp, #16]
  413718:	ldr	w8, [x19, #560]
  41371c:	adrp	x23, 461000 <stdin@@GLIBC_2.17+0x4330>
  413720:	ldr	w9, [x23, #1288]
  413724:	stp	x22, x21, [sp, #32]
  413728:	add	w8, w8, #0x1
  41372c:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x5330>
  413730:	cmp	w8, w9
  413734:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x3330>
  413738:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x5330>
  41373c:	mov	x29, sp
  413740:	str	w8, [x19, #560]
  413744:	b.lt	4137c0 <ferror@plt+0x11bd0>  // b.tstop
  413748:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  41374c:	ldr	w10, [x8, #3912]
  413750:	adrp	x24, 45e000 <stdin@@GLIBC_2.17+0x1330>
  413754:	ldr	x0, [x24, #2752]
  413758:	add	w1, w9, #0x64
  41375c:	add	w9, w10, #0x1
  413760:	mov	w2, #0x4                   	// #4
  413764:	str	w9, [x8, #3912]
  413768:	str	w1, [x23, #1288]
  41376c:	bl	411118 <ferror@plt+0xf528>
  413770:	ldr	x8, [x21, #600]
  413774:	ldr	w1, [x23, #1288]
  413778:	str	x0, [x24, #2752]
  41377c:	mov	w2, #0x4                   	// #4
  413780:	mov	x0, x8
  413784:	bl	411118 <ferror@plt+0xf528>
  413788:	ldr	x8, [x22, #3064]
  41378c:	ldr	w1, [x23, #1288]
  413790:	str	x0, [x21, #600]
  413794:	mov	w2, #0x4                   	// #4
  413798:	mov	x0, x8
  41379c:	bl	411118 <ferror@plt+0xf528>
  4137a0:	ldr	x8, [x20, #2640]
  4137a4:	ldr	w1, [x23, #1288]
  4137a8:	str	x0, [x22, #3064]
  4137ac:	mov	w2, #0x1                   	// #1
  4137b0:	mov	x0, x8
  4137b4:	bl	411118 <ferror@plt+0xf528>
  4137b8:	ldr	w8, [x19, #560]
  4137bc:	str	x0, [x20, #2640]
  4137c0:	cmp	w8, #0x2, lsl #12
  4137c4:	b.lt	4137e8 <ferror@plt+0x11bf8>  // b.tstop
  4137c8:	adrp	x1, 426000 <ferror@plt+0x24410>
  4137cc:	add	x1, x1, #0x805
  4137d0:	mov	w2, #0x5                   	// #5
  4137d4:	mov	x0, xzr
  4137d8:	bl	401ae0 <dcgettext@plt>
  4137dc:	mov	w1, #0x1fff                	// #8191
  4137e0:	bl	4113e8 <ferror@plt+0xf7f8>
  4137e4:	ldr	w8, [x19, #560]
  4137e8:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  4137ec:	ldr	x10, [x21, #600]
  4137f0:	ldr	w9, [x9, #1324]
  4137f4:	str	w9, [x10, w8, sxtw #2]
  4137f8:	ldr	x8, [x22, #3064]
  4137fc:	ldrsw	x9, [x19, #560]
  413800:	str	wzr, [x8, x9, lsl #2]
  413804:	ldr	x8, [x20, #2640]
  413808:	ldrsw	x9, [x19, #560]
  41380c:	strb	wzr, [x8, x9]
  413810:	ldp	x20, x19, [sp, #48]
  413814:	ldp	x22, x21, [sp, #32]
  413818:	ldp	x24, x23, [sp, #16]
  41381c:	ldp	x29, x30, [sp], #64
  413820:	ret
  413824:	stp	x29, x30, [sp, #-96]!
  413828:	stp	x28, x27, [sp, #16]
  41382c:	stp	x26, x25, [sp, #32]
  413830:	stp	x24, x23, [sp, #48]
  413834:	stp	x22, x21, [sp, #64]
  413838:	stp	x20, x19, [sp, #80]
  41383c:	mov	x29, sp
  413840:	sub	sp, sp, #0x1, lsl #12
  413844:	sub	sp, sp, #0x4f0
  413848:	add	x8, sp, #0x38
  41384c:	str	x8, [sp, #40]
  413850:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  413854:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  413858:	mov	w9, #0xfffffffe            	// #-2
  41385c:	adrp	x27, 426000 <ferror@plt+0x24410>
  413860:	adrp	x22, 426000 <ferror@plt+0x24410>
  413864:	str	wzr, [sp, #28]
  413868:	mov	w23, wzr
  41386c:	mov	w28, #0xc8                  	// #200
  413870:	add	x27, x27, #0xd74
  413874:	mov	w25, #0xffffffff            	// #-1
  413878:	add	x22, x22, #0xfbb
  41387c:	add	x26, sp, #0x38
  413880:	add	x20, sp, #0x358
  413884:	str	wzr, [x8, #3928]
  413888:	str	w9, [x24, #3964]
  41388c:	add	x19, sp, #0x358
  413890:	add	x8, x19, x28, lsl #1
  413894:	sub	x8, x8, #0x2
  413898:	cmp	x8, x20
  41389c:	strh	w23, [x20]
  4138a0:	b.hi	413948 <ferror@plt+0x11d58>  // b.pmore
  4138a4:	lsr	x8, x28, #4
  4138a8:	cmp	x8, #0x270
  4138ac:	b.hi	415c78 <ferror@plt+0x14088>  // b.pmore
  4138b0:	ubfx	x9, x28, #3, #60
  4138b4:	lsl	x8, x28, #1
  4138b8:	cmp	x9, #0x271
  4138bc:	mov	w9, #0x2710                	// #10000
  4138c0:	csel	x28, x8, x9, cc  // cc = lo, ul, last
  4138c4:	add	x8, x28, x28, lsl #1
  4138c8:	lsr	x8, x8, #1
  4138cc:	mov	w0, #0x3                   	// #3
  4138d0:	bfi	x0, x8, #2, #62
  4138d4:	bl	4018b0 <malloc@plt>
  4138d8:	cbz	x0, 415c78 <ferror@plt+0x14088>
  4138dc:	sub	x8, x20, x19
  4138e0:	asr	x24, x8, #1
  4138e4:	add	x20, x24, #0x1
  4138e8:	lsl	x2, x20, #1
  4138ec:	mov	x1, x19
  4138f0:	mov	x21, x0
  4138f4:	bl	401770 <memcpy@plt>
  4138f8:	ldr	x1, [sp, #40]
  4138fc:	add	x22, x21, x28, lsl #1
  413900:	lsl	x2, x20, #2
  413904:	mov	x0, x22
  413908:	bl	401770 <memcpy@plt>
  41390c:	add	x8, sp, #0x358
  413910:	cmp	x19, x8
  413914:	b.eq	413920 <ferror@plt+0x11d30>  // b.none
  413918:	mov	x0, x19
  41391c:	bl	401a30 <free@plt>
  413920:	add	x20, x21, x24, lsl #1
  413924:	sub	x8, x22, #0x2
  413928:	cmp	x8, x20
  41392c:	b.ls	415c88 <ferror@plt+0x14098>  // b.plast
  413930:	add	x26, x22, x24, lsl #2
  413934:	str	x22, [sp, #40]
  413938:	adrp	x22, 426000 <ferror@plt+0x24410>
  41393c:	mov	x19, x21
  413940:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  413944:	add	x22, x22, #0xfbb
  413948:	cmp	w23, #0x3
  41394c:	b.eq	415c80 <ferror@plt+0x14090>  // b.none
  413950:	ldrsh	w21, [x27, w23, sxtw #1]
  413954:	cmn	w21, #0x34
  413958:	b.eq	4139f8 <ferror@plt+0x11e08>  // b.none
  41395c:	ldr	w0, [x24, #3964]
  413960:	cmn	w0, #0x2
  413964:	b.ne	413970 <ferror@plt+0x11d80>  // b.any
  413968:	bl	41a860 <ferror@plt+0x18c70>
  41396c:	str	w0, [x24, #3964]
  413970:	cmp	w0, #0x0
  413974:	b.le	413990 <ferror@plt+0x11da0>
  413978:	cmp	w0, #0x12e
  41397c:	b.hi	41399c <ferror@plt+0x11dac>  // b.pmore
  413980:	adrp	x8, 426000 <ferror@plt+0x24410>
  413984:	add	x8, x8, #0xe8c
  413988:	ldrb	w8, [x8, w0, uxtw]
  41398c:	b	4139a0 <ferror@plt+0x11db0>
  413990:	mov	w8, wzr
  413994:	str	wzr, [x24, #3964]
  413998:	b	4139a0 <ferror@plt+0x11db0>
  41399c:	mov	w8, #0x2                   	// #2
  4139a0:	add	w9, w8, w21
  4139a4:	cmp	w9, #0xa1
  4139a8:	b.hi	4139f8 <ferror@plt+0x11e08>  // b.pmore
  4139ac:	ldrsb	w10, [x22, x9]
  4139b0:	cmp	w8, w10
  4139b4:	b.ne	4139f8 <ferror@plt+0x11e08>  // b.any
  4139b8:	adrp	x8, 427000 <ferror@plt+0x25410>
  4139bc:	add	x8, x8, #0x5e
  4139c0:	ldrsh	w23, [x8, x9, lsl #1]
  4139c4:	cmp	w23, #0x0
  4139c8:	b.le	413ab4 <ferror@plt+0x11ec4>
  4139cc:	ldr	w10, [sp, #28]
  4139d0:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  4139d4:	ldr	w9, [x9, #3992]
  4139d8:	sub	w8, w10, #0x1
  4139dc:	cmp	w10, #0x0
  4139e0:	csel	w8, wzr, w8, eq  // eq = none
  4139e4:	str	w8, [sp, #28]
  4139e8:	mov	w8, #0xfffffffe            	// #-2
  4139ec:	str	w9, [x26, #4]!
  4139f0:	str	w8, [x24, #3964]
  4139f4:	b	415390 <ferror@plt+0x137a0>
  4139f8:	adrp	x9, 427000 <ferror@plt+0x25410>
  4139fc:	sxtw	x8, w23
  413a00:	add	x9, x9, #0x1a2
  413a04:	ldrb	w8, [x9, x8]
  413a08:	cbz	w8, 413a68 <ferror@plt+0x11e78>
  413a0c:	adrp	x9, 427000 <ferror@plt+0x25410>
  413a10:	sxtw	x10, w8
  413a14:	add	x9, x9, #0x22e
  413a18:	ldrb	w21, [x9, x10]
  413a1c:	mov	w9, #0x1                   	// #1
  413a20:	sub	w8, w8, #0x2
  413a24:	cmp	w8, #0x5f
  413a28:	sub	x9, x9, x21
  413a2c:	ldr	w9, [x26, x9, lsl #2]
  413a30:	str	x10, [sp, #32]
  413a34:	str	w9, [sp, #52]
  413a38:	b.hi	4152f4 <ferror@plt+0x13704>  // b.pmore
  413a3c:	adrp	x11, 426000 <ferror@plt+0x24410>
  413a40:	add	x11, x11, #0xcb4
  413a44:	adr	x9, 413a5c <ferror@plt+0x11e6c>
  413a48:	ldrh	w10, [x11, x8, lsl #1]
  413a4c:	add	x9, x9, x10, lsl #2
  413a50:	adrp	x23, 427000 <ferror@plt+0x25410>
  413a54:	add	x23, x23, #0x5e
  413a58:	br	x9
  413a5c:	adrp	x1, 427000 <ferror@plt+0x25410>
  413a60:	add	x1, x1, #0x3a5
  413a64:	b	413bf8 <ferror@plt+0x12008>
  413a68:	ldr	w8, [sp, #28]
  413a6c:	cmp	w8, #0x3
  413a70:	b.eq	413a94 <ferror@plt+0x11ea4>  // b.none
  413a74:	adrp	x10, 427000 <ferror@plt+0x25410>
  413a78:	add	x10, x10, #0x5e
  413a7c:	cbnz	w8, 413ac0 <ferror@plt+0x11ed0>
  413a80:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  413a84:	ldr	w8, [x9, #3928]
  413a88:	add	w8, w8, #0x1
  413a8c:	str	w8, [x9, #3928]
  413a90:	b	413ac0 <ferror@plt+0x11ed0>
  413a94:	ldr	w8, [x24, #3964]
  413a98:	adrp	x10, 427000 <ferror@plt+0x25410>
  413a9c:	add	x10, x10, #0x5e
  413aa0:	cmp	w8, #0x0
  413aa4:	b.le	413abc <ferror@plt+0x11ecc>
  413aa8:	mov	w8, #0xfffffffe            	// #-2
  413aac:	str	w8, [x24, #3964]
  413ab0:	b	413ac0 <ferror@plt+0x11ed0>
  413ab4:	neg	w8, w23
  413ab8:	b	413a0c <ferror@plt+0x11e1c>
  413abc:	cbz	w8, 415c38 <ferror@plt+0x14048>
  413ac0:	and	w8, w21, #0xffff
  413ac4:	add	x26, x26, #0x4
  413ac8:	cmp	w25, w8, sxth
  413acc:	b.gt	413af0 <ferror@plt+0x11f00>
  413ad0:	sxth	x8, w8
  413ad4:	add	x8, x8, #0x1
  413ad8:	ldrb	w9, [x22, x8]
  413adc:	cmp	w9, #0x1
  413ae0:	b.ne	413af0 <ferror@plt+0x11f00>  // b.any
  413ae4:	ldrsh	w8, [x10, x8, lsl #1]
  413ae8:	cmp	w8, #0x0
  413aec:	b.gt	413b10 <ferror@plt+0x11f20>
  413af0:	cmp	x19, x20
  413af4:	b.eq	415c38 <ferror@plt+0x14048>  // b.none
  413af8:	ldrsh	x8, [x20, #-2]!
  413afc:	sub	x26, x26, #0x4
  413b00:	ldrh	w8, [x27, x8, lsl #1]
  413b04:	cmp	w25, w8, sxth
  413b08:	b.le	413ad0 <ferror@plt+0x11ee0>
  413b0c:	b	413af0 <ferror@plt+0x11f00>
  413b10:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  413b14:	ldr	w9, [x9, #3992]
  413b18:	and	w23, w8, #0xffff
  413b1c:	mov	w8, #0x3                   	// #3
  413b20:	str	w8, [sp, #28]
  413b24:	str	w9, [x26]
  413b28:	b	415390 <ferror@plt+0x137a0>
  413b2c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  413b30:	ldr	w1, [x8, #3996]
  413b34:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x4330>
  413b38:	add	x0, x0, #0xa10
  413b3c:	bl	417874 <ferror@plt+0x15c84>
  413b40:	b	41532c <ferror@plt+0x1373c>
  413b44:	ldur	w8, [x26, #-12]
  413b48:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  413b4c:	str	w8, [x9, #3968]
  413b50:	b	41532c <ferror@plt+0x1373c>
  413b54:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  413b58:	ldr	w8, [x8, #3968]
  413b5c:	str	w8, [sp, #52]
  413b60:	b	41532c <ferror@plt+0x1373c>
  413b64:	ldr	w8, [x26]
  413b68:	str	w8, [sp, #52]
  413b6c:	b	41532c <ferror@plt+0x1373c>
  413b70:	ldur	w1, [x26, #-8]
  413b74:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  413b78:	mov	w9, #0x1                   	// #1
  413b7c:	str	w9, [x8, #3988]
  413b80:	cmp	w1, #0x0
  413b84:	b.le	415834 <ferror@plt+0x13c44>
  413b88:	ldur	w0, [x26, #-16]
  413b8c:	mov	w2, #0xffffffff            	// #-1
  413b90:	bl	413630 <ferror@plt+0x11a40>
  413b94:	b	415328 <ferror@plt+0x13738>
  413b98:	ldur	w8, [x26, #-4]
  413b9c:	str	x21, [sp, #16]
  413ba0:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  413ba4:	mov	w21, #0x1                   	// #1
  413ba8:	cmp	w8, #0x0
  413bac:	str	w21, [x9, #3988]
  413bb0:	b.le	415888 <ferror@plt+0x13c98>
  413bb4:	ldur	w21, [x26, #-12]
  413bb8:	sub	w1, w8, #0x1
  413bbc:	mov	w0, w21
  413bc0:	bl	412924 <ferror@plt+0x10d34>
  413bc4:	mov	w1, w0
  413bc8:	mov	w0, w21
  413bcc:	bl	412828 <ferror@plt+0x10c38>
  413bd0:	ldr	x21, [sp, #16]
  413bd4:	b	415328 <ferror@plt+0x13738>
  413bd8:	adrp	x1, 427000 <ferror@plt+0x25410>
  413bdc:	add	x1, x1, #0x382
  413be0:	b	413bf8 <ferror@plt+0x12008>
  413be4:	adrp	x1, 427000 <ferror@plt+0x25410>
  413be8:	add	x1, x1, #0x43d
  413bec:	b	413bf8 <ferror@plt+0x12008>
  413bf0:	adrp	x1, 427000 <ferror@plt+0x25410>
  413bf4:	add	x1, x1, #0x4bd
  413bf8:	mov	w2, #0x5                   	// #5
  413bfc:	mov	x0, xzr
  413c00:	bl	401ae0 <dcgettext@plt>
  413c04:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  413c08:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  413c0c:	adrp	x10, 45c000 <ferror@plt+0x5a410>
  413c10:	mov	x4, x0
  413c14:	ldr	w3, [x8, #1324]
  413c18:	ldr	x0, [x9, #3264]
  413c1c:	ldr	x2, [x10, #3608]
  413c20:	adrp	x1, 427000 <ferror@plt+0x25410>
  413c24:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  413c28:	mov	w9, #0x1                   	// #1
  413c2c:	add	x1, x1, #0x617
  413c30:	str	w9, [x8, #3920]
  413c34:	bl	401bc0 <fprintf@plt>
  413c38:	b	41532c <ferror@plt+0x1373c>
  413c3c:	str	x21, [sp, #16]
  413c40:	bl	402840 <ferror@plt+0xc50>
  413c44:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x6330>
  413c48:	str	w0, [x21, #3980]
  413c4c:	bl	402a48 <ferror@plt+0xe58>
  413c50:	ldr	w8, [x21, #3980]
  413c54:	neg	w0, w8
  413c58:	bl	412570 <ferror@plt+0x10980>
  413c5c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  413c60:	ldr	w8, [x8, #560]
  413c64:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  413c68:	mov	w1, wzr
  413c6c:	mov	w2, wzr
  413c70:	mov	w3, wzr
  413c74:	mov	w4, wzr
  413c78:	mov	w22, w0
  413c7c:	str	w8, [x9, #320]
  413c80:	bl	412d84 <ferror@plt+0x11194>
  413c84:	adrp	x21, 461000 <stdin@@GLIBC_2.17+0x4330>
  413c88:	ldr	w8, [x21, #1332]
  413c8c:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x6330>
  413c90:	mov	w9, #0x1                   	// #1
  413c94:	str	w9, [x23, #3976]
  413c98:	cmp	w8, #0x1
  413c9c:	b.lt	413cdc <ferror@plt+0x120ec>  // b.tstop
  413ca0:	adrp	x24, 45e000 <stdin@@GLIBC_2.17+0x1330>
  413ca4:	ldr	x8, [x24, #2512]
  413ca8:	mov	w9, #0x1                   	// #1
  413cac:	ldr	w0, [x8, w9, sxtw #2]
  413cb0:	mov	w1, w22
  413cb4:	bl	41312c <ferror@plt+0x1153c>
  413cb8:	ldr	x8, [x24, #2512]
  413cbc:	ldrsw	x9, [x23, #3976]
  413cc0:	str	w0, [x8, x9, lsl #2]
  413cc4:	ldr	w10, [x23, #3976]
  413cc8:	ldr	w11, [x21, #1332]
  413ccc:	add	w9, w10, #0x1
  413cd0:	cmp	w10, w11
  413cd4:	str	w9, [x23, #3976]
  413cd8:	b.lt	413cac <ferror@plt+0x120bc>  // b.tstop
  413cdc:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  413ce0:	ldr	w8, [x8, #2372]
  413ce4:	adrp	x9, 427000 <ferror@plt+0x25410>
  413ce8:	adrp	x10, 42d000 <ferror@plt+0x2b410>
  413cec:	add	x9, x9, #0x343
  413cf0:	add	x10, x10, #0xf65
  413cf4:	cmp	w8, #0x0
  413cf8:	csel	x0, x10, x9, eq  // eq = none
  413cfc:	bl	41100c <ferror@plt+0xf41c>
  413d00:	adrp	x0, 427000 <ferror@plt+0x25410>
  413d04:	add	x0, x0, #0x36b
  413d08:	bl	41100c <ferror@plt+0xf41c>
  413d0c:	b	413f5c <ferror@plt+0x1236c>
  413d10:	adrp	x0, 427000 <ferror@plt+0x25410>
  413d14:	add	x0, x0, #0x37a
  413d18:	mov	w1, wzr
  413d1c:	bl	417874 <ferror@plt+0x15c84>
  413d20:	b	41532c <ferror@plt+0x1373c>
  413d24:	bl	40fff8 <ferror@plt+0xe408>
  413d28:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  413d2c:	ldr	w8, [x8, #1332]
  413d30:	mov	w1, #0x4                   	// #4
  413d34:	add	w0, w8, #0x1
  413d38:	bl	411148 <ferror@plt+0xf558>
  413d3c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  413d40:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  413d44:	str	x0, [x8, #4000]
  413d48:	str	wzr, [x9, #3968]
  413d4c:	b	41532c <ferror@plt+0x1373c>
  413d50:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  413d54:	str	wzr, [x8, #3996]
  413d58:	b	41532c <ferror@plt+0x1373c>
  413d5c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  413d60:	mov	w9, #0x1                   	// #1
  413d64:	str	w9, [x8, #3996]
  413d68:	b	41532c <ferror@plt+0x1373c>
  413d6c:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x4330>
  413d70:	add	x0, x0, #0xa10
  413d74:	bl	4110ec <ferror@plt+0xf4fc>
  413d78:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  413d7c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  413d80:	mov	w10, #0x1                   	// #1
  413d84:	str	x0, [x8, #3616]
  413d88:	str	w10, [x9, #3072]
  413d8c:	b	41532c <ferror@plt+0x1373c>
  413d90:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x4330>
  413d94:	add	x0, x0, #0xa10
  413d98:	bl	4110ec <ferror@plt+0xf4fc>
  413d9c:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  413da0:	str	x0, [x8, #3632]
  413da4:	b	41532c <ferror@plt+0x1373c>
  413da8:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x4330>
  413dac:	add	x0, x0, #0xa10
  413db0:	bl	4110ec <ferror@plt+0xf4fc>
  413db4:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  413db8:	mov	w1, #0x5b                  	// #91
  413dbc:	mov	x22, x0
  413dc0:	str	x0, [x8, #528]
  413dc4:	bl	401a70 <strchr@plt>
  413dc8:	cbnz	x0, 413ddc <ferror@plt+0x121ec>
  413dcc:	mov	w1, #0x5d                  	// #93
  413dd0:	mov	x0, x22
  413dd4:	bl	401a70 <strchr@plt>
  413dd8:	cbz	x0, 414398 <ferror@plt+0x127a8>
  413ddc:	adrp	x1, 427000 <ferror@plt+0x25410>
  413de0:	add	x1, x1, #0x3be
  413de4:	mov	w2, #0x5                   	// #5
  413de8:	mov	x0, xzr
  413dec:	bl	401ae0 <dcgettext@plt>
  413df0:	bl	4116f4 <ferror@plt+0xfb04>
  413df4:	b	414398 <ferror@plt+0x127a8>
  413df8:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x4330>
  413dfc:	add	x0, x0, #0xa10
  413e00:	bl	4110ec <ferror@plt+0xf4fc>
  413e04:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  413e08:	str	x0, [x8, #2576]
  413e0c:	b	41532c <ferror@plt+0x1373c>
  413e10:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x4330>
  413e14:	add	x0, x0, #0xa10
  413e18:	bl	4110ec <ferror@plt+0xf4fc>
  413e1c:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  413e20:	str	x0, [x8, #3624]
  413e24:	b	41532c <ferror@plt+0x1373c>
  413e28:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x4330>
  413e2c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  413e30:	mov	w9, #0x1                   	// #1
  413e34:	add	x0, x0, #0xa10
  413e38:	strb	w9, [x8, #3044]
  413e3c:	bl	4110ec <ferror@plt+0xf4fc>
  413e40:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  413e44:	str	x0, [x8, #3640]
  413e48:	b	41532c <ferror@plt+0x1373c>
  413e4c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  413e50:	ldr	w8, [x8, #2520]
  413e54:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  413e58:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  413e5c:	str	wzr, [x9, #3988]
  413e60:	str	w8, [x10, #3952]
  413e64:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  413e68:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  413e6c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  413e70:	str	wzr, [x8, #3948]
  413e74:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  413e78:	str	wzr, [x10, #3972]
  413e7c:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  413e80:	str	wzr, [x9, #3956]
  413e84:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  413e88:	str	wzr, [x8, #3932]
  413e8c:	mov	w8, #0x1                   	// #1
  413e90:	str	wzr, [x10, #3940]
  413e94:	adrp	x10, 461000 <stdin@@GLIBC_2.17+0x4330>
  413e98:	str	w8, [x9, #2624]
  413e9c:	str	w8, [x10, #1328]
  413ea0:	bl	413708 <ferror@plt+0x11b18>
  413ea4:	b	41532c <ferror@plt+0x1373c>
  413ea8:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  413eac:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  413eb0:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  413eb4:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x6330>
  413eb8:	ldr	w0, [x26]
  413ebc:	ldr	w1, [x8, #3948]
  413ec0:	ldr	w2, [x9, #3932]
  413ec4:	ldr	w3, [x10, #3940]
  413ec8:	ldr	w4, [x11, #3952]
  413ecc:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  413ed0:	str	x21, [sp, #16]
  413ed4:	str	w0, [x8, #3980]
  413ed8:	bl	412d84 <ferror@plt+0x11194>
  413edc:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  413ee0:	ldr	w8, [x24, #3968]
  413ee4:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x6330>
  413ee8:	mov	w9, #0x1                   	// #1
  413eec:	adrp	x21, 45e000 <stdin@@GLIBC_2.17+0x1330>
  413ef0:	cmp	w8, #0x0
  413ef4:	str	w9, [x23, #3976]
  413ef8:	b.le	415428 <ferror@plt+0x13838>
  413efc:	ldr	x8, [x21, #2736]
  413f00:	mov	w9, #0x1                   	// #1
  413f04:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x6330>
  413f08:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  413f0c:	ldr	x10, [x22, #4000]
  413f10:	ldr	w1, [x11, #3980]
  413f14:	ldrsw	x9, [x10, w9, sxtw #2]
  413f18:	ldr	w0, [x8, x9, lsl #2]
  413f1c:	bl	41312c <ferror@plt+0x1153c>
  413f20:	ldr	x9, [x22, #4000]
  413f24:	ldrsw	x10, [x23, #3976]
  413f28:	ldr	x8, [x21, #2736]
  413f2c:	ldrsw	x9, [x9, x10, lsl #2]
  413f30:	str	w0, [x8, x9, lsl #2]
  413f34:	ldr	w10, [x23, #3976]
  413f38:	ldr	w11, [x24, #3968]
  413f3c:	add	w9, w10, #0x1
  413f40:	cmp	w10, w11
  413f44:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x6330>
  413f48:	str	w9, [x23, #3976]
  413f4c:	b.lt	413f08 <ferror@plt+0x12318>  // b.tstop
  413f50:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  413f54:	ldr	w9, [x8, #3040]
  413f58:	cbz	w9, 415494 <ferror@plt+0x138a4>
  413f5c:	adrp	x22, 426000 <ferror@plt+0x24410>
  413f60:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  413f64:	b	4152ec <ferror@plt+0x136fc>
  413f68:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  413f6c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  413f70:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  413f74:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x6330>
  413f78:	ldr	w0, [x26]
  413f7c:	ldr	w1, [x8, #3948]
  413f80:	ldr	w2, [x9, #3932]
  413f84:	ldr	w3, [x10, #3940]
  413f88:	ldr	w4, [x11, #3952]
  413f8c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  413f90:	str	x21, [sp, #16]
  413f94:	str	w0, [x8, #3980]
  413f98:	bl	412d84 <ferror@plt+0x11194>
  413f9c:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  413fa0:	ldr	w8, [x24, #3968]
  413fa4:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x6330>
  413fa8:	mov	w9, #0x1                   	// #1
  413fac:	adrp	x21, 45e000 <stdin@@GLIBC_2.17+0x1330>
  413fb0:	cmp	w8, #0x0
  413fb4:	str	w9, [x23, #3976]
  413fb8:	b.le	4154f4 <ferror@plt+0x13904>
  413fbc:	ldr	x8, [x21, #2512]
  413fc0:	mov	w9, #0x1                   	// #1
  413fc4:	mov	x25, x21
  413fc8:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x6330>
  413fcc:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  413fd0:	ldr	x10, [x22, #4000]
  413fd4:	ldr	w1, [x21, #3980]
  413fd8:	ldrsw	x9, [x10, w9, sxtw #2]
  413fdc:	ldr	w0, [x8, x9, lsl #2]
  413fe0:	bl	41312c <ferror@plt+0x1153c>
  413fe4:	ldr	x9, [x22, #4000]
  413fe8:	ldrsw	x10, [x23, #3976]
  413fec:	ldr	x8, [x25, #2512]
  413ff0:	ldrsw	x9, [x9, x10, lsl #2]
  413ff4:	str	w0, [x8, x9, lsl #2]
  413ff8:	ldr	w10, [x23, #3976]
  413ffc:	ldr	w11, [x24, #3968]
  414000:	add	w9, w10, #0x1
  414004:	cmp	w10, w11
  414008:	str	w9, [x23, #3976]
  41400c:	b.lt	413fcc <ferror@plt+0x123dc>  // b.tstop
  414010:	ldr	x21, [sp, #16]
  414014:	adrp	x22, 426000 <ferror@plt+0x24410>
  414018:	adrp	x23, 427000 <ferror@plt+0x25410>
  41401c:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  414020:	add	x22, x22, #0xfbb
  414024:	add	x23, x23, #0x5e
  414028:	mov	w25, #0xffffffff            	// #-1
  41402c:	b	41532c <ferror@plt+0x1373c>
  414030:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414034:	ldr	w12, [x8, #3968]
  414038:	cmp	w12, #0x0
  41403c:	b.gt	415610 <ferror@plt+0x13a20>
  414040:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  414044:	ldr	w11, [x9, #1332]
  414048:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  41404c:	mov	w13, #0x1                   	// #1
  414050:	str	w13, [x10, #3976]
  414054:	cmp	w11, #0x1
  414058:	b.lt	41560c <ferror@plt+0x13a1c>  // b.tstop
  41405c:	adrp	x12, 463000 <stdin@@GLIBC_2.17+0x6330>
  414060:	adrp	x13, 463000 <stdin@@GLIBC_2.17+0x6330>
  414064:	ldr	x12, [x12, #2656]
  414068:	ldr	x13, [x13, #4000]
  41406c:	mov	w14, #0x1                   	// #1
  414070:	b	414084 <ferror@plt+0x12494>
  414074:	cmp	w14, w11
  414078:	add	w14, w14, #0x1
  41407c:	str	w14, [x10, #3976]
  414080:	b.ge	415608 <ferror@plt+0x13a18>  // b.tcont
  414084:	ldr	w15, [x12, w14, sxtw #2]
  414088:	cbnz	w15, 414074 <ferror@plt+0x12484>
  41408c:	ldrsw	x11, [x8, #3968]
  414090:	add	x11, x11, #0x1
  414094:	str	w11, [x8, #3968]
  414098:	str	w14, [x13, x11, lsl #2]
  41409c:	ldr	w14, [x10, #3976]
  4140a0:	ldr	w11, [x9, #1332]
  4140a4:	b	414074 <ferror@plt+0x12484>
  4140a8:	ldur	w8, [x26, #-8]
  4140ac:	str	w8, [sp, #52]
  4140b0:	b	41532c <ferror@plt+0x1373c>
  4140b4:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  4140b8:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4140bc:	ldr	w13, [x9, #1332]
  4140c0:	ldr	w15, [x8, #3968]
  4140c4:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  4140c8:	mov	w11, #0x1                   	// #1
  4140cc:	cmp	w13, #0x1
  4140d0:	str	w11, [x10, #3976]
  4140d4:	str	w15, [sp, #52]
  4140d8:	b.lt	41532c <ferror@plt+0x1373c>  // b.tstop
  4140dc:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x6330>
  4140e0:	ldr	x12, [x11, #4000]
  4140e4:	mov	w14, #0x1                   	// #1
  4140e8:	cmp	w15, #0x1
  4140ec:	mov	x16, x12
  4140f0:	b.lt	414124 <ferror@plt+0x12534>  // b.tstop
  4140f4:	ldr	x16, [x11, #4000]
  4140f8:	mov	x17, xzr
  4140fc:	mov	w18, w15
  414100:	mov	x0, x12
  414104:	add	x0, x0, x17, lsl #2
  414108:	ldr	w0, [x0, #4]
  41410c:	cmp	w0, w14
  414110:	b.eq	414138 <ferror@plt+0x12548>  // b.none
  414114:	add	x17, x17, #0x1
  414118:	cmp	x17, x18
  41411c:	mov	x0, x16
  414120:	b.cc	414104 <ferror@plt+0x12514>  // b.lo, b.ul, b.last
  414124:	add	w13, w15, #0x1
  414128:	str	w13, [x8, #3968]
  41412c:	str	w14, [x16, w13, sxtw #2]
  414130:	ldr	w14, [x10, #3976]
  414134:	ldr	w13, [x9, #1332]
  414138:	add	w16, w14, #0x1
  41413c:	cmp	w14, w13
  414140:	str	w16, [x10, #3976]
  414144:	b.ge	41532c <ferror@plt+0x1373c>  // b.tcont
  414148:	ldr	w15, [x8, #3968]
  41414c:	mov	w14, w16
  414150:	b	4140e8 <ferror@plt+0x124f8>
  414154:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x4330>
  414158:	add	x0, x0, #0xa10
  41415c:	bl	417a00 <ferror@plt+0x15e10>
  414160:	adrp	x13, 463000 <stdin@@GLIBC_2.17+0x6330>
  414164:	str	w0, [x13, #3984]
  414168:	cbz	w0, 4159c4 <ferror@plt+0x13dd4>
  41416c:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  414170:	ldr	w8, [x22, #3968]
  414174:	mov	x23, x21
  414178:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x6330>
  41417c:	mov	w9, #0x1                   	// #1
  414180:	cmp	w8, #0x1
  414184:	adrp	x14, 463000 <stdin@@GLIBC_2.17+0x6330>
  414188:	str	w9, [x21, #3976]
  41418c:	b.lt	4155d4 <ferror@plt+0x139e4>  // b.tstop
  414190:	ldr	x10, [x14, #4000]
  414194:	mov	w11, #0x1                   	// #1
  414198:	ldr	w9, [x10, x11, lsl #2]
  41419c:	cmp	w9, w0
  4141a0:	b.eq	415598 <ferror@plt+0x139a8>  // b.none
  4141a4:	add	x9, x11, #0x1
  4141a8:	add	w11, w11, #0x1
  4141ac:	sub	x12, x9, #0x1
  4141b0:	cmp	x12, x8
  4141b4:	str	w11, [x21, #3976]
  4141b8:	mov	x11, x9
  4141bc:	b.cc	414198 <ferror@plt+0x125a8>  // b.lo, b.ul, b.last
  4141c0:	b	4155d4 <ferror@plt+0x139e4>
  4141c4:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4141c8:	str	x21, [sp, #16]
  4141cc:	ldr	x8, [x8, #2472]
  4141d0:	ldrsw	x21, [x26]
  4141d4:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  4141d8:	ldr	x9, [x9, #592]
  4141dc:	ldrsw	x8, [x8, x21, lsl #2]
  4141e0:	ldr	w8, [x9, x8, lsl #2]
  4141e4:	cmp	w8, #0x101
  4141e8:	b.eq	414208 <ferror@plt+0x12618>  // b.none
  4141ec:	mov	w0, #0x101                 	// #257
  4141f0:	bl	412570 <ferror@plt+0x10980>
  4141f4:	mov	w1, w0
  4141f8:	mov	w0, w21
  4141fc:	bl	412828 <ferror@plt+0x10c38>
  414200:	mov	w21, w0
  414204:	str	w0, [x26]
  414208:	mov	w0, w21
  41420c:	bl	413070 <ferror@plt+0x11480>
  414210:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414214:	ldr	w8, [x8, #3952]
  414218:	ldr	x21, [sp, #16]
  41421c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  414220:	mov	w10, #0x1                   	// #1
  414224:	str	w10, [x9, #2624]
  414228:	cbz	w8, 41426c <ferror@plt+0x1267c>
  41422c:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  414230:	ldr	w8, [x22, #3988]
  414234:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x6330>
  414238:	cbz	w8, 414244 <ferror@plt+0x12654>
  41423c:	ldr	w8, [x23, #3932]
  414240:	cbz	w8, 414250 <ferror@plt+0x12660>
  414244:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  414248:	ldr	w8, [x8, #2628]
  41424c:	cbz	w8, 415b9c <ferror@plt+0x13fac>
  414250:	mov	w8, #0x1                   	// #1
  414254:	str	w8, [x22, #3988]
  414258:	str	wzr, [x23, #3932]
  41425c:	adrp	x22, 426000 <ferror@plt+0x24410>
  414260:	adrp	x23, 427000 <ferror@plt+0x25410>
  414264:	add	x22, x22, #0xfbb
  414268:	add	x23, x23, #0x5e
  41426c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  414270:	ldr	w8, [x8, #2524]
  414274:	cbnz	w8, 414290 <ferror@plt+0x126a0>
  414278:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  41427c:	ldr	w8, [x8, #3988]
  414280:	cbz	w8, 415618 <ferror@plt+0x13a28>
  414284:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414288:	ldr	w8, [x8, #3932]
  41428c:	cbnz	w8, 415618 <ferror@plt+0x13a28>
  414290:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414294:	ldr	w8, [x8, #560]
  414298:	ldur	w0, [x26, #-4]
  41429c:	orr	w1, w8, #0x4000
  4142a0:	bl	4124fc <ferror@plt+0x1090c>
  4142a4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4142a8:	mov	w9, #0x1                   	// #1
  4142ac:	str	w9, [x8, #3948]
  4142b0:	ldp	w0, w1, [x26, #-4]
  4142b4:	b	415324 <ferror@plt+0x13734>
  4142b8:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4142bc:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  4142c0:	str	wzr, [x8, #3932]
  4142c4:	ldr	w8, [x22, #3972]
  4142c8:	str	x21, [sp, #16]
  4142cc:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  4142d0:	mov	w21, #0x1                   	// #1
  4142d4:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  4142d8:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x6330>
  4142dc:	str	w21, [x9, #3940]
  4142e0:	str	w21, [x10, #3956]
  4142e4:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  4142e8:	mov	w10, #0x2                   	// #2
  4142ec:	str	wzr, [x23, #3988]
  4142f0:	str	w10, [x9, #2624]
  4142f4:	cbnz	w8, 415a0c <ferror@plt+0x13e1c>
  4142f8:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4142fc:	ldr	w8, [x8, #3952]
  414300:	cbz	w8, 414318 <ferror@plt+0x12728>
  414304:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  414308:	ldr	w8, [x8, #2628]
  41430c:	cbz	w8, 415b08 <ferror@plt+0x13f18>
  414310:	mov	w8, #0x1                   	// #1
  414314:	str	w8, [x23, #3988]
  414318:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41431c:	ldr	w9, [x9, #2524]
  414320:	adrp	x23, 427000 <ferror@plt+0x25410>
  414324:	add	x23, x23, #0x5e
  414328:	orr	w8, w8, w9
  41432c:	cbz	w8, 414350 <ferror@plt+0x12760>
  414330:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414334:	ldr	w8, [x8, #560]
  414338:	ldur	w0, [x26, #-4]
  41433c:	orr	w1, w8, #0x4000
  414340:	bl	4124fc <ferror@plt+0x1090c>
  414344:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414348:	mov	w9, #0x1                   	// #1
  41434c:	str	w9, [x8, #3948]
  414350:	mov	w8, #0x1                   	// #1
  414354:	mov	w0, #0x101                 	// #257
  414358:	str	w8, [x22, #3972]
  41435c:	bl	412570 <ferror@plt+0x10980>
  414360:	ldur	w22, [x26, #-4]
  414364:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414368:	mov	w21, w0
  41436c:	str	w0, [x8, #3936]
  414370:	mov	w0, #0xa                   	// #10
  414374:	bl	412570 <ferror@plt+0x10980>
  414378:	mov	w1, w0
  41437c:	mov	w0, w21
  414380:	bl	412828 <ferror@plt+0x10c38>
  414384:	mov	w1, w0
  414388:	mov	w0, w22
  41438c:	bl	412828 <ferror@plt+0x10c38>
  414390:	str	w0, [sp, #52]
  414394:	ldr	x21, [sp, #16]
  414398:	adrp	x22, 426000 <ferror@plt+0x24410>
  41439c:	add	x22, x22, #0xfbb
  4143a0:	b	41532c <ferror@plt+0x1373c>
  4143a4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4143a8:	ldr	w8, [x8, #3972]
  4143ac:	ldr	w9, [x26]
  4143b0:	str	w9, [sp, #52]
  4143b4:	cbz	w8, 41532c <ferror@plt+0x1373c>
  4143b8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4143bc:	ldr	w8, [x8, #2524]
  4143c0:	cbnz	w8, 4143dc <ferror@plt+0x127ec>
  4143c4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4143c8:	ldr	w8, [x8, #3988]
  4143cc:	cbz	w8, 4158dc <ferror@plt+0x13cec>
  4143d0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4143d4:	ldr	w8, [x8, #3932]
  4143d8:	cbnz	w8, 4158dc <ferror@plt+0x13cec>
  4143dc:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4143e0:	mov	w9, #0x1                   	// #1
  4143e4:	str	w9, [x8, #3948]
  4143e8:	b	41532c <ferror@plt+0x1373c>
  4143ec:	ldur	w0, [x26, #-8]
  4143f0:	ldr	w1, [x26]
  4143f4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4143f8:	mov	w9, #0x1                   	// #1
  4143fc:	str	w9, [x8, #3988]
  414400:	bl	41343c <ferror@plt+0x1184c>
  414404:	b	415328 <ferror@plt+0x13738>
  414408:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  41440c:	ldr	w9, [x8, #3972]
  414410:	cbnz	w9, 415a60 <ferror@plt+0x13e70>
  414414:	mov	w9, #0x1                   	// #1
  414418:	str	w9, [x8, #3972]
  41441c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414420:	ldr	w9, [x8, #3988]
  414424:	cbz	w9, 415568 <ferror@plt+0x13978>
  414428:	str	wzr, [x8, #3988]
  41442c:	b	415578 <ferror@plt+0x13988>
  414430:	ldur	w1, [x26, #-12]
  414434:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414438:	mov	w9, #0x1                   	// #1
  41443c:	str	w9, [x8, #3988]
  414440:	tbnz	w1, #31, 41562c <ferror@plt+0x13a3c>
  414444:	ldur	w2, [x26, #-4]
  414448:	cmp	w1, w2
  41444c:	b.gt	41562c <ferror@plt+0x13a3c>
  414450:	cbnz	w1, 4144dc <ferror@plt+0x128ec>
  414454:	cmp	w2, #0x0
  414458:	b.le	41562c <ferror@plt+0x13a3c>
  41445c:	ldur	w0, [x26, #-20]
  414460:	mov	w1, #0x1                   	// #1
  414464:	bl	413630 <ferror@plt+0x11a40>
  414468:	bl	413274 <ferror@plt+0x11684>
  41446c:	b	415328 <ferror@plt+0x13738>
  414470:	ldur	w0, [x26, #-4]
  414474:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414478:	mov	w9, #0x1                   	// #1
  41447c:	str	w9, [x8, #3988]
  414480:	bl	413260 <ferror@plt+0x11670>
  414484:	b	415328 <ferror@plt+0x13738>
  414488:	ldur	w0, [x26, #-4]
  41448c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414490:	mov	w9, #0x1                   	// #1
  414494:	str	w9, [x8, #3988]
  414498:	bl	413360 <ferror@plt+0x11770>
  41449c:	b	415328 <ferror@plt+0x13738>
  4144a0:	ldur	w0, [x26, #-4]
  4144a4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4144a8:	mov	w9, #0x1                   	// #1
  4144ac:	str	w9, [x8, #3988]
  4144b0:	bl	413274 <ferror@plt+0x11684>
  4144b4:	b	415328 <ferror@plt+0x13738>
  4144b8:	ldur	w1, [x26, #-12]
  4144bc:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4144c0:	mov	w9, #0x1                   	// #1
  4144c4:	str	w9, [x8, #3988]
  4144c8:	tbnz	w1, #31, 41562c <ferror@plt+0x13a3c>
  4144cc:	ldur	w2, [x26, #-4]
  4144d0:	cmp	w1, w2
  4144d4:	b.gt	41562c <ferror@plt+0x13a3c>
  4144d8:	cbz	w1, 414454 <ferror@plt+0x12864>
  4144dc:	ldur	w0, [x26, #-20]
  4144e0:	bl	413630 <ferror@plt+0x11a40>
  4144e4:	b	415328 <ferror@plt+0x13738>
  4144e8:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  4144ec:	ldrb	w8, [x8, #1660]
  4144f0:	adrp	x23, 45d000 <stdin@@GLIBC_2.17+0x330>
  4144f4:	adrp	x22, 45d000 <stdin@@GLIBC_2.17+0x330>
  4144f8:	tbnz	w8, #0, 4145e0 <ferror@plt+0x129f0>
  4144fc:	bl	402840 <ferror@plt+0xc50>
  414500:	mov	w1, #0xa                   	// #10
  414504:	str	w0, [x22, #1664]
  414508:	bl	402608 <ferror@plt+0xa18>
  41450c:	ldr	w0, [x22, #1664]
  414510:	bl	402a48 <ferror@plt+0xe58>
  414514:	adrp	x24, 462000 <stdin@@GLIBC_2.17+0x5330>
  414518:	ldr	w8, [x24, #580]
  41451c:	cbz	w8, 41456c <ferror@plt+0x1297c>
  414520:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  414524:	ldrsw	x10, [x22, #1664]
  414528:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x5330>
  41452c:	ldr	x9, [x9, #2408]
  414530:	ldr	x11, [x11, #544]
  414534:	lsl	x10, x10, #2
  414538:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  41453c:	ldrsw	x9, [x9, x10]
  414540:	ldr	w1, [x11, x10]
  414544:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  414548:	ldr	x8, [x8, #3008]
  41454c:	ldr	w4, [x10, #3000]
  414550:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x4330>
  414554:	adrp	x3, 463000 <stdin@@GLIBC_2.17+0x6330>
  414558:	add	x0, x8, x9
  41455c:	add	x2, x2, #0x538
  414560:	add	x3, x3, #0xa68
  414564:	mov	w5, w4
  414568:	bl	404d20 <ferror@plt+0x3130>
  41456c:	bl	402840 <ferror@plt+0xc50>
  414570:	adrp	x23, 45d000 <stdin@@GLIBC_2.17+0x330>
  414574:	str	w0, [x23, #1668]
  414578:	bl	402a48 <ferror@plt+0xe58>
  41457c:	ldr	w8, [x24, #580]
  414580:	cbz	w8, 4145d0 <ferror@plt+0x129e0>
  414584:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  414588:	ldrsw	x10, [x23, #1668]
  41458c:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x5330>
  414590:	ldr	x9, [x9, #2408]
  414594:	ldr	x11, [x11, #544]
  414598:	lsl	x10, x10, #2
  41459c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  4145a0:	ldrsw	x9, [x9, x10]
  4145a4:	ldr	w1, [x11, x10]
  4145a8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  4145ac:	ldr	x8, [x8, #3008]
  4145b0:	ldr	w4, [x10, #3000]
  4145b4:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x4330>
  4145b8:	adrp	x3, 463000 <stdin@@GLIBC_2.17+0x6330>
  4145bc:	add	x0, x8, x9
  4145c0:	add	x2, x2, #0x538
  4145c4:	add	x3, x3, #0xa68
  4145c8:	mov	w5, w4
  4145cc:	bl	404d20 <ferror@plt+0x3130>
  4145d0:	mov	w8, #0x1                   	// #1
  4145d4:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  4145d8:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  4145dc:	strb	w8, [x9, #1660]
  4145e0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4145e4:	ldr	w10, [x8, #3956]
  4145e8:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  4145ec:	adrp	x11, 45d000 <stdin@@GLIBC_2.17+0x330>
  4145f0:	ldr	x9, [x9, #1672]
  4145f4:	ldr	x11, [x11, #1680]
  4145f8:	add	w10, w10, #0x1
  4145fc:	str	w10, [x8, #3956]
  414600:	ldr	w8, [x9, x11, lsl #2]
  414604:	tbnz	w8, #1, 415398 <ferror@plt+0x137a8>
  414608:	ldr	w8, [x22, #1664]
  41460c:	b	41539c <ferror@plt+0x137ac>
  414610:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  414614:	ldrsw	x8, [x26]
  414618:	ldr	x9, [x22, #2408]
  41461c:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x5330>
  414620:	ldr	x10, [x23, #544]
  414624:	str	x21, [sp, #16]
  414628:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  41462c:	lsl	x8, x8, #2
  414630:	ldr	x11, [x21, #3008]
  414634:	ldrsw	x9, [x9, x8]
  414638:	ldrsw	x1, [x10, x8]
  41463c:	adrp	x3, 411000 <ferror@plt+0xf410>
  414640:	add	x3, x3, #0x58c
  414644:	add	x0, x11, x9
  414648:	mov	w2, #0x1                   	// #1
  41464c:	bl	401830 <qsort@plt>
  414650:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  414654:	ldr	w8, [x8, #580]
  414658:	cbz	w8, 41469c <ferror@plt+0x12aac>
  41465c:	ldrsw	x8, [x26]
  414660:	ldr	x9, [x22, #2408]
  414664:	ldr	x10, [x23, #544]
  414668:	ldr	x11, [x21, #3008]
  41466c:	lsl	x8, x8, #2
  414670:	ldrsw	x9, [x9, x8]
  414674:	ldr	w1, [x10, x8]
  414678:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  41467c:	ldr	w4, [x8, #3000]
  414680:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x4330>
  414684:	adrp	x3, 463000 <stdin@@GLIBC_2.17+0x6330>
  414688:	add	x0, x11, x9
  41468c:	add	x2, x2, #0x538
  414690:	add	x3, x3, #0xa68
  414694:	mov	w5, w4
  414698:	bl	404d20 <ferror@plt+0x3130>
  41469c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  4146a0:	ldr	w10, [x9, #3956]
  4146a4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4146a8:	ldr	x11, [x8, #568]
  4146ac:	ldrsw	x8, [x26]
  4146b0:	add	w10, w10, #0x1
  4146b4:	str	w10, [x9, #3956]
  4146b8:	ldrb	w9, [x11, x8]
  4146bc:	cbz	w9, 4146d8 <ferror@plt+0x12ae8>
  4146c0:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  4146c4:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  4146c8:	ldr	x9, [x9, #2640]
  4146cc:	ldrsw	x10, [x10, #560]
  4146d0:	mov	w11, #0x1                   	// #1
  4146d4:	strb	w11, [x9, x10]
  4146d8:	neg	w0, w8
  4146dc:	bl	412570 <ferror@plt+0x10980>
  4146e0:	adrp	x22, 426000 <ferror@plt+0x24410>
  4146e4:	str	w0, [sp, #52]
  4146e8:	b	4152ec <ferror@plt+0x136fc>
  4146ec:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  4146f0:	ldr	w10, [x9, #3956]
  4146f4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4146f8:	ldr	x11, [x8, #568]
  4146fc:	ldrsw	x8, [x26]
  414700:	add	w10, w10, #0x1
  414704:	str	w10, [x9, #3956]
  414708:	ldrb	w9, [x11, x8]
  41470c:	cbz	w9, 414728 <ferror@plt+0x12b38>
  414710:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  414714:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  414718:	ldr	x9, [x9, #2640]
  41471c:	ldrsw	x10, [x10, #560]
  414720:	mov	w11, #0x1                   	// #1
  414724:	strb	w11, [x9, x10]
  414728:	neg	w0, w8
  41472c:	b	415304 <ferror@plt+0x13714>
  414730:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  414734:	adrp	x10, 454000 <ferror@plt+0x52410>
  414738:	ldr	w8, [x26]
  41473c:	ldr	w11, [x9, #3956]
  414740:	ldr	w10, [x10, #600]
  414744:	add	w11, w11, #0x1
  414748:	cmp	w8, w10
  41474c:	str	w11, [x9, #3956]
  414750:	b.ne	41476c <ferror@plt+0x12b7c>  // b.any
  414754:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  414758:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  41475c:	ldr	x9, [x9, #2640]
  414760:	ldrsw	x10, [x10, #560]
  414764:	mov	w11, #0x1                   	// #1
  414768:	strb	w11, [x9, x10]
  41476c:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  414770:	adrp	x10, 45d000 <stdin@@GLIBC_2.17+0x330>
  414774:	ldr	x9, [x9, #1672]
  414778:	ldr	x10, [x10, #1680]
  41477c:	ldr	w9, [x9, x10, lsl #2]
  414780:	tbz	w9, #0, 415300 <ferror@plt+0x13710>
  414784:	mov	w0, w8
  414788:	bl	402c08 <ferror@plt+0x1018>
  41478c:	ldr	w8, [x26]
  414790:	tbz	w0, #0, 415300 <ferror@plt+0x13710>
  414794:	mov	w0, w8
  414798:	bl	412570 <ferror@plt+0x10980>
  41479c:	ldr	w8, [x26]
  4147a0:	str	x21, [sp, #16]
  4147a4:	mov	w21, w0
  4147a8:	mov	w0, w8
  4147ac:	bl	402c38 <ferror@plt+0x1048>
  4147b0:	bl	412570 <ferror@plt+0x10980>
  4147b4:	mov	w1, w0
  4147b8:	mov	w0, w21
  4147bc:	ldr	x21, [sp, #16]
  4147c0:	bl	41343c <ferror@plt+0x1184c>
  4147c4:	b	415328 <ferror@plt+0x13738>
  4147c8:	ldur	w0, [x26, #-8]
  4147cc:	ldr	w1, [x26]
  4147d0:	bl	40270c <ferror@plt+0xb1c>
  4147d4:	b	415328 <ferror@plt+0x13738>
  4147d8:	ldur	w0, [x26, #-8]
  4147dc:	ldr	w1, [x26]
  4147e0:	bl	402964 <ferror@plt+0xd74>
  4147e4:	b	415328 <ferror@plt+0x13738>
  4147e8:	ldur	w0, [x26, #-4]
  4147ec:	bl	402a48 <ferror@plt+0xe58>
  4147f0:	ldur	w8, [x26, #-4]
  4147f4:	str	w8, [sp, #52]
  4147f8:	b	41532c <ferror@plt+0x1373c>
  4147fc:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  414800:	adrp	x23, 45d000 <stdin@@GLIBC_2.17+0x330>
  414804:	ldr	x8, [x8, #1672]
  414808:	ldr	x9, [x23, #1680]
  41480c:	ldr	w8, [x8, x9, lsl #2]
  414810:	tbz	w8, #0, 415718 <ferror@plt+0x13b28>
  414814:	ldur	w0, [x26, #-8]
  414818:	mov	x22, x21
  41481c:	bl	402c08 <ferror@plt+0x1018>
  414820:	ldr	w8, [x26]
  414824:	mov	w21, w0
  414828:	mov	w0, w8
  41482c:	bl	402c08 <ferror@plt+0x1018>
  414830:	eor	w8, w21, w0
  414834:	tbnz	w8, #0, 4156dc <ferror@plt+0x13aec>
  414838:	ldur	w0, [x26, #-8]
  41483c:	bl	402c08 <ferror@plt+0x1018>
  414840:	tbz	w0, #0, 4156b0 <ferror@plt+0x13ac0>
  414844:	bl	401a00 <__ctype_b_loc@plt>
  414848:	ldr	x8, [x0]
  41484c:	ldursw	x0, [x26, #-8]
  414850:	ldrsw	x9, [x26]
  414854:	ldrh	w10, [x8, x0, lsl #1]
  414858:	ldrh	w8, [x8, x9, lsl #1]
  41485c:	eor	w8, w8, w10
  414860:	tbz	w8, #9, 4156b4 <ferror@plt+0x13ac4>
  414864:	b	4156dc <ferror@plt+0x13aec>
  414868:	ldp	w0, w1, [x26, #-4]
  41486c:	bl	402608 <ferror@plt+0xa18>
  414870:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  414874:	ldr	w8, [x22, #3960]
  414878:	cbz	w8, 414890 <ferror@plt+0x12ca0>
  41487c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  414880:	ldr	w8, [x26]
  414884:	ldr	w9, [x9, #3944]
  414888:	cmp	w8, w9
  41488c:	cset	w8, gt
  414890:	ldr	w9, [x26]
  414894:	adrp	x10, 45d000 <stdin@@GLIBC_2.17+0x330>
  414898:	adrp	x11, 45d000 <stdin@@GLIBC_2.17+0x330>
  41489c:	ldr	x10, [x10, #1672]
  4148a0:	ldr	x11, [x11, #1680]
  4148a4:	str	w8, [x22, #3960]
  4148a8:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4148ac:	str	w9, [x8, #3944]
  4148b0:	ldr	w8, [x10, x11, lsl #2]
  4148b4:	tbz	w8, #0, 415900 <ferror@plt+0x13d10>
  4148b8:	ldr	w0, [x26]
  4148bc:	bl	402c08 <ferror@plt+0x1018>
  4148c0:	tbz	w0, #0, 415900 <ferror@plt+0x13d10>
  4148c4:	ldr	w0, [x26]
  4148c8:	bl	402c38 <ferror@plt+0x1048>
  4148cc:	ldur	w8, [x26, #-4]
  4148d0:	mov	w1, w0
  4148d4:	str	w0, [x26]
  4148d8:	mov	w0, w8
  4148dc:	bl	402608 <ferror@plt+0xa18>
  4148e0:	ldr	w8, [x22, #3960]
  4148e4:	cbz	w8, 4158f0 <ferror@plt+0x13d00>
  4148e8:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  4148ec:	ldr	w8, [x26]
  4148f0:	ldr	w9, [x10, #3944]
  4148f4:	cmp	w8, w9
  4148f8:	cset	w8, gt
  4148fc:	b	4158f4 <ferror@plt+0x13d04>
  414900:	ldur	w8, [x26, #-4]
  414904:	str	w8, [sp, #52]
  414908:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  41490c:	str	wzr, [x8, #3960]
  414910:	b	41532c <ferror@plt+0x1373c>
  414914:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414918:	mov	w9, #0x1                   	// #1
  41491c:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  414920:	str	w9, [x8, #3960]
  414924:	str	wzr, [x10, #3944]
  414928:	bl	402840 <ferror@plt+0xc50>
  41492c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414930:	str	w0, [sp, #52]
  414934:	str	w0, [x8, #4008]
  414938:	b	41532c <ferror@plt+0x1373c>
  41493c:	str	x21, [sp, #16]
  414940:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  414944:	ldr	w23, [x21, #3000]
  414948:	cmp	w23, #0x1
  41494c:	b.lt	4152f0 <ferror@plt+0x13700>  // b.tstop
  414950:	mov	x22, xzr
  414954:	b	414964 <ferror@plt+0x12d74>
  414958:	add	x22, x22, #0x1
  41495c:	cmp	x22, w23, sxtw
  414960:	b.ge	4152e8 <ferror@plt+0x136f8>  // b.tcont
  414964:	tst	w22, #0x7fffff80
  414968:	b.ne	414958 <ferror@plt+0x12d68>  // b.any
  41496c:	bl	401a00 <__ctype_b_loc@plt>
  414970:	ldr	x8, [x0]
  414974:	ldrh	w8, [x8, x22, lsl #1]
  414978:	tbz	w8, #3, 414958 <ferror@plt+0x12d68>
  41497c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414980:	ldr	w0, [x8, #4008]
  414984:	mov	w1, w22
  414988:	bl	402608 <ferror@plt+0xa18>
  41498c:	ldr	w23, [x21, #3000]
  414990:	b	414958 <ferror@plt+0x12d68>
  414994:	str	x21, [sp, #16]
  414998:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  41499c:	ldr	w23, [x21, #3000]
  4149a0:	cmp	w23, #0x1
  4149a4:	b.lt	4152f0 <ferror@plt+0x13700>  // b.tstop
  4149a8:	mov	x22, xzr
  4149ac:	b	4149bc <ferror@plt+0x12dcc>
  4149b0:	add	x22, x22, #0x1
  4149b4:	cmp	x22, w23, sxtw
  4149b8:	b.ge	4152e8 <ferror@plt+0x136f8>  // b.tcont
  4149bc:	tst	w22, #0x7fffff80
  4149c0:	b.ne	4149b0 <ferror@plt+0x12dc0>  // b.any
  4149c4:	bl	401a00 <__ctype_b_loc@plt>
  4149c8:	ldr	x8, [x0]
  4149cc:	ldrh	w8, [x8, x22, lsl #1]
  4149d0:	tbz	w8, #10, 4149b0 <ferror@plt+0x12dc0>
  4149d4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4149d8:	ldr	w0, [x8, #4008]
  4149dc:	mov	w1, w22
  4149e0:	bl	402608 <ferror@plt+0xa18>
  4149e4:	ldr	w23, [x21, #3000]
  4149e8:	b	4149b0 <ferror@plt+0x12dc0>
  4149ec:	str	x21, [sp, #16]
  4149f0:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  4149f4:	ldr	w8, [x21, #3000]
  4149f8:	cmp	w8, #0x1
  4149fc:	b.lt	41530c <ferror@plt+0x1371c>  // b.tstop
  414a00:	mov	w22, wzr
  414a04:	b	414a28 <ferror@plt+0x12e38>
  414a08:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414a0c:	ldr	w0, [x8, #4008]
  414a10:	mov	w1, w22
  414a14:	bl	402608 <ferror@plt+0xa18>
  414a18:	ldr	w8, [x21, #3000]
  414a1c:	add	w22, w22, #0x1
  414a20:	cmp	w22, w8
  414a24:	b.ge	414394 <ferror@plt+0x127a4>  // b.tcont
  414a28:	tst	w22, #0x7fffff80
  414a2c:	b.ne	414a1c <ferror@plt+0x12e2c>  // b.any
  414a30:	cmp	w22, #0x20
  414a34:	b.eq	414a08 <ferror@plt+0x12e18>  // b.none
  414a38:	cmp	w22, #0x9
  414a3c:	b.eq	414a08 <ferror@plt+0x12e18>  // b.none
  414a40:	b	414a1c <ferror@plt+0x12e2c>
  414a44:	str	x21, [sp, #16]
  414a48:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  414a4c:	ldr	w23, [x21, #3000]
  414a50:	cmp	w23, #0x1
  414a54:	b.lt	4152f0 <ferror@plt+0x13700>  // b.tstop
  414a58:	mov	x22, xzr
  414a5c:	b	414a6c <ferror@plt+0x12e7c>
  414a60:	add	x22, x22, #0x1
  414a64:	cmp	x22, w23, sxtw
  414a68:	b.ge	4152e8 <ferror@plt+0x136f8>  // b.tcont
  414a6c:	tst	w22, #0x7fffff80
  414a70:	b.ne	414a60 <ferror@plt+0x12e70>  // b.any
  414a74:	bl	401a00 <__ctype_b_loc@plt>
  414a78:	ldr	x8, [x0]
  414a7c:	ldrh	w8, [x8, x22, lsl #1]
  414a80:	tbz	w8, #1, 414a60 <ferror@plt+0x12e70>
  414a84:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414a88:	ldr	w0, [x8, #4008]
  414a8c:	mov	w1, w22
  414a90:	bl	402608 <ferror@plt+0xa18>
  414a94:	ldr	w23, [x21, #3000]
  414a98:	b	414a60 <ferror@plt+0x12e70>
  414a9c:	str	x21, [sp, #16]
  414aa0:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  414aa4:	ldr	w23, [x21, #3000]
  414aa8:	cmp	w23, #0x1
  414aac:	b.lt	4152f0 <ferror@plt+0x13700>  // b.tstop
  414ab0:	mov	x22, xzr
  414ab4:	b	414ac4 <ferror@plt+0x12ed4>
  414ab8:	add	x22, x22, #0x1
  414abc:	cmp	x22, w23, sxtw
  414ac0:	b.ge	4152e8 <ferror@plt+0x136f8>  // b.tcont
  414ac4:	tst	w22, #0x7fffff80
  414ac8:	b.ne	414ab8 <ferror@plt+0x12ec8>  // b.any
  414acc:	bl	401a00 <__ctype_b_loc@plt>
  414ad0:	ldr	x8, [x0]
  414ad4:	ldrh	w8, [x8, x22, lsl #1]
  414ad8:	tbz	w8, #11, 414ab8 <ferror@plt+0x12ec8>
  414adc:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414ae0:	ldr	w0, [x8, #4008]
  414ae4:	mov	w1, w22
  414ae8:	bl	402608 <ferror@plt+0xa18>
  414aec:	ldr	w23, [x21, #3000]
  414af0:	b	414ab8 <ferror@plt+0x12ec8>
  414af4:	str	x21, [sp, #16]
  414af8:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  414afc:	ldr	w23, [x21, #3000]
  414b00:	cmp	w23, #0x1
  414b04:	b.lt	4152f0 <ferror@plt+0x13700>  // b.tstop
  414b08:	mov	x22, xzr
  414b0c:	b	414b1c <ferror@plt+0x12f2c>
  414b10:	add	x22, x22, #0x1
  414b14:	cmp	x22, w23, sxtw
  414b18:	b.ge	4152e8 <ferror@plt+0x136f8>  // b.tcont
  414b1c:	tst	w22, #0x7fffff80
  414b20:	b.ne	414b10 <ferror@plt+0x12f20>  // b.any
  414b24:	bl	401a00 <__ctype_b_loc@plt>
  414b28:	ldr	x8, [x0]
  414b2c:	ldrsh	w8, [x8, x22, lsl #1]
  414b30:	tbz	w8, #31, 414b10 <ferror@plt+0x12f20>
  414b34:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414b38:	ldr	w0, [x8, #4008]
  414b3c:	mov	w1, w22
  414b40:	bl	402608 <ferror@plt+0xa18>
  414b44:	ldr	w23, [x21, #3000]
  414b48:	b	414b10 <ferror@plt+0x12f20>
  414b4c:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x3330>
  414b50:	str	x21, [sp, #16]
  414b54:	ldr	w21, [x23, #3000]
  414b58:	cmp	w21, #0x1
  414b5c:	b.lt	415220 <ferror@plt+0x13630>  // b.tstop
  414b60:	mov	x22, xzr
  414b64:	b	414b74 <ferror@plt+0x12f84>
  414b68:	add	x22, x22, #0x1
  414b6c:	cmp	x22, w21, sxtw
  414b70:	b.ge	415220 <ferror@plt+0x13630>  // b.tcont
  414b74:	tst	w22, #0x7fffff80
  414b78:	b.ne	414b68 <ferror@plt+0x12f78>  // b.any
  414b7c:	bl	401a00 <__ctype_b_loc@plt>
  414b80:	ldr	x8, [x0]
  414b84:	ldrh	w8, [x8, x22, lsl #1]
  414b88:	tbz	w8, #9, 414b68 <ferror@plt+0x12f78>
  414b8c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414b90:	ldr	w0, [x8, #4008]
  414b94:	mov	w1, w22
  414b98:	bl	402608 <ferror@plt+0xa18>
  414b9c:	ldr	w21, [x23, #3000]
  414ba0:	b	414b68 <ferror@plt+0x12f78>
  414ba4:	str	x21, [sp, #16]
  414ba8:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  414bac:	ldr	w23, [x21, #3000]
  414bb0:	cmp	w23, #0x1
  414bb4:	b.lt	4152f0 <ferror@plt+0x13700>  // b.tstop
  414bb8:	mov	x22, xzr
  414bbc:	b	414bcc <ferror@plt+0x12fdc>
  414bc0:	add	x22, x22, #0x1
  414bc4:	cmp	x22, w23, sxtw
  414bc8:	b.ge	4152e8 <ferror@plt+0x136f8>  // b.tcont
  414bcc:	tst	w22, #0x7fffff80
  414bd0:	b.ne	414bc0 <ferror@plt+0x12fd0>  // b.any
  414bd4:	bl	401a00 <__ctype_b_loc@plt>
  414bd8:	ldr	x8, [x0]
  414bdc:	ldrh	w8, [x8, x22, lsl #1]
  414be0:	tbz	w8, #14, 414bc0 <ferror@plt+0x12fd0>
  414be4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414be8:	ldr	w0, [x8, #4008]
  414bec:	mov	w1, w22
  414bf0:	bl	402608 <ferror@plt+0xa18>
  414bf4:	ldr	w23, [x21, #3000]
  414bf8:	b	414bc0 <ferror@plt+0x12fd0>
  414bfc:	str	x21, [sp, #16]
  414c00:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  414c04:	ldr	w23, [x21, #3000]
  414c08:	cmp	w23, #0x1
  414c0c:	b.lt	4152f0 <ferror@plt+0x13700>  // b.tstop
  414c10:	mov	x22, xzr
  414c14:	b	414c24 <ferror@plt+0x13034>
  414c18:	add	x22, x22, #0x1
  414c1c:	cmp	x22, w23, sxtw
  414c20:	b.ge	4152e8 <ferror@plt+0x136f8>  // b.tcont
  414c24:	tst	w22, #0x7fffff80
  414c28:	b.ne	414c18 <ferror@plt+0x13028>  // b.any
  414c2c:	bl	401a00 <__ctype_b_loc@plt>
  414c30:	ldr	x8, [x0]
  414c34:	ldrh	w8, [x8, x22, lsl #1]
  414c38:	tbz	w8, #2, 414c18 <ferror@plt+0x13028>
  414c3c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414c40:	ldr	w0, [x8, #4008]
  414c44:	mov	w1, w22
  414c48:	bl	402608 <ferror@plt+0xa18>
  414c4c:	ldr	w23, [x21, #3000]
  414c50:	b	414c18 <ferror@plt+0x13028>
  414c54:	str	x21, [sp, #16]
  414c58:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  414c5c:	ldr	w23, [x21, #3000]
  414c60:	cmp	w23, #0x1
  414c64:	b.lt	4152f0 <ferror@plt+0x13700>  // b.tstop
  414c68:	mov	x22, xzr
  414c6c:	b	414c7c <ferror@plt+0x1308c>
  414c70:	add	x22, x22, #0x1
  414c74:	cmp	x22, w23, sxtw
  414c78:	b.ge	4152e8 <ferror@plt+0x136f8>  // b.tcont
  414c7c:	tst	w22, #0x7fffff80
  414c80:	b.ne	414c70 <ferror@plt+0x13080>  // b.any
  414c84:	bl	401a00 <__ctype_b_loc@plt>
  414c88:	ldr	x8, [x0]
  414c8c:	ldrh	w8, [x8, x22, lsl #1]
  414c90:	tbz	w8, #13, 414c70 <ferror@plt+0x13080>
  414c94:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414c98:	ldr	w0, [x8, #4008]
  414c9c:	mov	w1, w22
  414ca0:	bl	402608 <ferror@plt+0xa18>
  414ca4:	ldr	w23, [x21, #3000]
  414ca8:	b	414c70 <ferror@plt+0x13080>
  414cac:	str	x21, [sp, #16]
  414cb0:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  414cb4:	ldr	w23, [x21, #3000]
  414cb8:	cmp	w23, #0x1
  414cbc:	b.lt	4152f0 <ferror@plt+0x13700>  // b.tstop
  414cc0:	mov	x22, xzr
  414cc4:	b	414cd4 <ferror@plt+0x130e4>
  414cc8:	add	x22, x22, #0x1
  414ccc:	cmp	x22, w23, sxtw
  414cd0:	b.ge	4152e8 <ferror@plt+0x136f8>  // b.tcont
  414cd4:	tst	w22, #0x7fffff80
  414cd8:	b.ne	414cc8 <ferror@plt+0x130d8>  // b.any
  414cdc:	bl	401a00 <__ctype_b_loc@plt>
  414ce0:	ldr	x8, [x0]
  414ce4:	ldrh	w8, [x8, x22, lsl #1]
  414ce8:	tbz	w8, #12, 414cc8 <ferror@plt+0x130d8>
  414cec:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414cf0:	ldr	w0, [x8, #4008]
  414cf4:	mov	w1, w22
  414cf8:	bl	402608 <ferror@plt+0xa18>
  414cfc:	ldr	w23, [x21, #3000]
  414d00:	b	414cc8 <ferror@plt+0x130d8>
  414d04:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x3330>
  414d08:	str	x21, [sp, #16]
  414d0c:	ldr	w21, [x23, #3000]
  414d10:	cmp	w21, #0x1
  414d14:	b.lt	415284 <ferror@plt+0x13694>  // b.tstop
  414d18:	mov	x22, xzr
  414d1c:	b	414d2c <ferror@plt+0x1313c>
  414d20:	add	x22, x22, #0x1
  414d24:	cmp	x22, w21, sxtw
  414d28:	b.ge	415284 <ferror@plt+0x13694>  // b.tcont
  414d2c:	tst	w22, #0x7fffff80
  414d30:	b.ne	414d20 <ferror@plt+0x13130>  // b.any
  414d34:	bl	401a00 <__ctype_b_loc@plt>
  414d38:	ldr	x8, [x0]
  414d3c:	ldrh	w8, [x8, x22, lsl #1]
  414d40:	tbz	w8, #8, 414d20 <ferror@plt+0x13130>
  414d44:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414d48:	ldr	w0, [x8, #4008]
  414d4c:	mov	w1, w22
  414d50:	bl	402608 <ferror@plt+0xa18>
  414d54:	ldr	w21, [x23, #3000]
  414d58:	b	414d20 <ferror@plt+0x13130>
  414d5c:	str	x21, [sp, #16]
  414d60:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  414d64:	ldr	w24, [x21, #3000]
  414d68:	cmp	w24, #0x1
  414d6c:	b.lt	415178 <ferror@plt+0x13588>  // b.tstop
  414d70:	bl	401a00 <__ctype_b_loc@plt>
  414d74:	mov	x22, x0
  414d78:	mov	x23, xzr
  414d7c:	b	414d8c <ferror@plt+0x1319c>
  414d80:	add	x23, x23, #0x1
  414d84:	cmp	x23, w24, sxtw
  414d88:	b.ge	413f5c <ferror@plt+0x1236c>  // b.tcont
  414d8c:	ldr	x8, [x22]
  414d90:	ldrh	w8, [x8, x23, lsl #1]
  414d94:	tbnz	w8, #3, 414d80 <ferror@plt+0x13190>
  414d98:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414d9c:	ldr	w0, [x8, #4008]
  414da0:	mov	w1, w23
  414da4:	bl	402608 <ferror@plt+0xa18>
  414da8:	ldr	w24, [x21, #3000]
  414dac:	b	414d80 <ferror@plt+0x13190>
  414db0:	str	x21, [sp, #16]
  414db4:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  414db8:	ldr	w24, [x21, #3000]
  414dbc:	cmp	w24, #0x1
  414dc0:	b.lt	415178 <ferror@plt+0x13588>  // b.tstop
  414dc4:	bl	401a00 <__ctype_b_loc@plt>
  414dc8:	mov	x22, x0
  414dcc:	mov	x23, xzr
  414dd0:	b	414de0 <ferror@plt+0x131f0>
  414dd4:	add	x23, x23, #0x1
  414dd8:	cmp	x23, w24, sxtw
  414ddc:	b.ge	413f5c <ferror@plt+0x1236c>  // b.tcont
  414de0:	ldr	x8, [x22]
  414de4:	ldrh	w8, [x8, x23, lsl #1]
  414de8:	tbnz	w8, #10, 414dd4 <ferror@plt+0x131e4>
  414dec:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414df0:	ldr	w0, [x8, #4008]
  414df4:	mov	w1, w23
  414df8:	bl	402608 <ferror@plt+0xa18>
  414dfc:	ldr	w24, [x21, #3000]
  414e00:	b	414dd4 <ferror@plt+0x131e4>
  414e04:	str	x21, [sp, #16]
  414e08:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  414e0c:	ldr	w8, [x21, #3000]
  414e10:	cmp	w8, #0x1
  414e14:	b.lt	41530c <ferror@plt+0x1371c>  // b.tstop
  414e18:	mov	w22, wzr
  414e1c:	b	414e2c <ferror@plt+0x1323c>
  414e20:	add	w22, w22, #0x1
  414e24:	cmp	w22, w8
  414e28:	b.ge	414394 <ferror@plt+0x127a4>  // b.tcont
  414e2c:	cmp	w22, #0x9
  414e30:	b.eq	414e20 <ferror@plt+0x13230>  // b.none
  414e34:	cmp	w22, #0x20
  414e38:	b.eq	414e20 <ferror@plt+0x13230>  // b.none
  414e3c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414e40:	ldr	w0, [x8, #4008]
  414e44:	mov	w1, w22
  414e48:	bl	402608 <ferror@plt+0xa18>
  414e4c:	ldr	w8, [x21, #3000]
  414e50:	b	414e20 <ferror@plt+0x13230>
  414e54:	str	x21, [sp, #16]
  414e58:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  414e5c:	ldr	w24, [x21, #3000]
  414e60:	cmp	w24, #0x1
  414e64:	b.lt	415178 <ferror@plt+0x13588>  // b.tstop
  414e68:	bl	401a00 <__ctype_b_loc@plt>
  414e6c:	mov	x22, x0
  414e70:	mov	x23, xzr
  414e74:	b	414e84 <ferror@plt+0x13294>
  414e78:	add	x23, x23, #0x1
  414e7c:	cmp	x23, w24, sxtw
  414e80:	b.ge	413f5c <ferror@plt+0x1236c>  // b.tcont
  414e84:	ldr	x8, [x22]
  414e88:	ldrh	w8, [x8, x23, lsl #1]
  414e8c:	tbnz	w8, #1, 414e78 <ferror@plt+0x13288>
  414e90:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414e94:	ldr	w0, [x8, #4008]
  414e98:	mov	w1, w23
  414e9c:	bl	402608 <ferror@plt+0xa18>
  414ea0:	ldr	w24, [x21, #3000]
  414ea4:	b	414e78 <ferror@plt+0x13288>
  414ea8:	str	x21, [sp, #16]
  414eac:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  414eb0:	ldr	w24, [x21, #3000]
  414eb4:	cmp	w24, #0x1
  414eb8:	b.lt	415178 <ferror@plt+0x13588>  // b.tstop
  414ebc:	bl	401a00 <__ctype_b_loc@plt>
  414ec0:	mov	x22, x0
  414ec4:	mov	x23, xzr
  414ec8:	b	414ed8 <ferror@plt+0x132e8>
  414ecc:	add	x23, x23, #0x1
  414ed0:	cmp	x23, w24, sxtw
  414ed4:	b.ge	413f5c <ferror@plt+0x1236c>  // b.tcont
  414ed8:	ldr	x8, [x22]
  414edc:	ldrh	w8, [x8, x23, lsl #1]
  414ee0:	tbnz	w8, #11, 414ecc <ferror@plt+0x132dc>
  414ee4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414ee8:	ldr	w0, [x8, #4008]
  414eec:	mov	w1, w23
  414ef0:	bl	402608 <ferror@plt+0xa18>
  414ef4:	ldr	w24, [x21, #3000]
  414ef8:	b	414ecc <ferror@plt+0x132dc>
  414efc:	str	x21, [sp, #16]
  414f00:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  414f04:	ldr	w24, [x21, #3000]
  414f08:	cmp	w24, #0x1
  414f0c:	b.lt	415178 <ferror@plt+0x13588>  // b.tstop
  414f10:	bl	401a00 <__ctype_b_loc@plt>
  414f14:	mov	x22, x0
  414f18:	mov	x23, xzr
  414f1c:	b	414f2c <ferror@plt+0x1333c>
  414f20:	add	x23, x23, #0x1
  414f24:	cmp	x23, w24, sxtw
  414f28:	b.ge	413f5c <ferror@plt+0x1236c>  // b.tcont
  414f2c:	ldr	x8, [x22]
  414f30:	ldrsh	w8, [x8, x23, lsl #1]
  414f34:	tbnz	w8, #31, 414f20 <ferror@plt+0x13330>
  414f38:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414f3c:	ldr	w0, [x8, #4008]
  414f40:	mov	w1, w23
  414f44:	bl	402608 <ferror@plt+0xa18>
  414f48:	ldr	w24, [x21, #3000]
  414f4c:	b	414f20 <ferror@plt+0x13330>
  414f50:	str	x21, [sp, #16]
  414f54:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  414f58:	ldr	w24, [x21, #3000]
  414f5c:	cmp	w24, #0x1
  414f60:	b.lt	415178 <ferror@plt+0x13588>  // b.tstop
  414f64:	bl	401a00 <__ctype_b_loc@plt>
  414f68:	mov	x22, x0
  414f6c:	mov	x23, xzr
  414f70:	b	414f80 <ferror@plt+0x13390>
  414f74:	add	x23, x23, #0x1
  414f78:	cmp	x23, w24, sxtw
  414f7c:	b.ge	413f5c <ferror@plt+0x1236c>  // b.tcont
  414f80:	ldr	x8, [x22]
  414f84:	ldrh	w8, [x8, x23, lsl #1]
  414f88:	tbnz	w8, #14, 414f74 <ferror@plt+0x13384>
  414f8c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414f90:	ldr	w0, [x8, #4008]
  414f94:	mov	w1, w23
  414f98:	bl	402608 <ferror@plt+0xa18>
  414f9c:	ldr	w24, [x21, #3000]
  414fa0:	b	414f74 <ferror@plt+0x13384>
  414fa4:	str	x21, [sp, #16]
  414fa8:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  414fac:	ldr	w24, [x21, #3000]
  414fb0:	cmp	w24, #0x1
  414fb4:	b.lt	415178 <ferror@plt+0x13588>  // b.tstop
  414fb8:	bl	401a00 <__ctype_b_loc@plt>
  414fbc:	mov	x22, x0
  414fc0:	mov	x23, xzr
  414fc4:	b	414fd4 <ferror@plt+0x133e4>
  414fc8:	add	x23, x23, #0x1
  414fcc:	cmp	x23, w24, sxtw
  414fd0:	b.ge	413f5c <ferror@plt+0x1236c>  // b.tcont
  414fd4:	ldr	x8, [x22]
  414fd8:	ldrh	w8, [x8, x23, lsl #1]
  414fdc:	tbnz	w8, #2, 414fc8 <ferror@plt+0x133d8>
  414fe0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  414fe4:	ldr	w0, [x8, #4008]
  414fe8:	mov	w1, w23
  414fec:	bl	402608 <ferror@plt+0xa18>
  414ff0:	ldr	w24, [x21, #3000]
  414ff4:	b	414fc8 <ferror@plt+0x133d8>
  414ff8:	str	x21, [sp, #16]
  414ffc:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  415000:	ldr	w24, [x21, #3000]
  415004:	cmp	w24, #0x1
  415008:	b.lt	415178 <ferror@plt+0x13588>  // b.tstop
  41500c:	bl	401a00 <__ctype_b_loc@plt>
  415010:	mov	x22, x0
  415014:	mov	x23, xzr
  415018:	b	415028 <ferror@plt+0x13438>
  41501c:	add	x23, x23, #0x1
  415020:	cmp	x23, w24, sxtw
  415024:	b.ge	413f5c <ferror@plt+0x1236c>  // b.tcont
  415028:	ldr	x8, [x22]
  41502c:	ldrh	w8, [x8, x23, lsl #1]
  415030:	tbnz	w8, #13, 41501c <ferror@plt+0x1342c>
  415034:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  415038:	ldr	w0, [x8, #4008]
  41503c:	mov	w1, w23
  415040:	bl	402608 <ferror@plt+0xa18>
  415044:	ldr	w24, [x21, #3000]
  415048:	b	41501c <ferror@plt+0x1342c>
  41504c:	str	x21, [sp, #16]
  415050:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  415054:	ldr	w24, [x21, #3000]
  415058:	cmp	w24, #0x1
  41505c:	b.lt	415178 <ferror@plt+0x13588>  // b.tstop
  415060:	bl	401a00 <__ctype_b_loc@plt>
  415064:	mov	x22, x0
  415068:	mov	x23, xzr
  41506c:	b	41507c <ferror@plt+0x1348c>
  415070:	add	x23, x23, #0x1
  415074:	cmp	x23, w24, sxtw
  415078:	b.ge	413f5c <ferror@plt+0x1236c>  // b.tcont
  41507c:	ldr	x8, [x22]
  415080:	ldrh	w8, [x8, x23, lsl #1]
  415084:	tbnz	w8, #12, 415070 <ferror@plt+0x13480>
  415088:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  41508c:	ldr	w0, [x8, #4008]
  415090:	mov	w1, w23
  415094:	bl	402608 <ferror@plt+0xa18>
  415098:	ldr	w24, [x21, #3000]
  41509c:	b	415070 <ferror@plt+0x13480>
  4150a0:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  4150a4:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  4150a8:	ldr	x8, [x8, #1672]
  4150ac:	ldr	x9, [x9, #1680]
  4150b0:	ldr	w8, [x8, x9, lsl #2]
  4150b4:	tbnz	w8, #0, 4153ac <ferror@plt+0x137bc>
  4150b8:	str	x21, [sp, #16]
  4150bc:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  4150c0:	ldr	w24, [x21, #3000]
  4150c4:	cmp	w24, #0x1
  4150c8:	b.lt	415178 <ferror@plt+0x13588>  // b.tstop
  4150cc:	bl	401a00 <__ctype_b_loc@plt>
  4150d0:	mov	x22, x0
  4150d4:	mov	x23, xzr
  4150d8:	b	4150e8 <ferror@plt+0x134f8>
  4150dc:	add	x23, x23, #0x1
  4150e0:	cmp	x23, w24, sxtw
  4150e4:	b.ge	413f5c <ferror@plt+0x1236c>  // b.tcont
  4150e8:	ldr	x8, [x22]
  4150ec:	ldrh	w8, [x8, x23, lsl #1]
  4150f0:	tbnz	w8, #9, 4150dc <ferror@plt+0x134ec>
  4150f4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4150f8:	ldr	w0, [x8, #4008]
  4150fc:	mov	w1, w23
  415100:	bl	402608 <ferror@plt+0xa18>
  415104:	ldr	w24, [x21, #3000]
  415108:	b	4150dc <ferror@plt+0x134ec>
  41510c:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  415110:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  415114:	ldr	x8, [x8, #1672]
  415118:	ldr	x9, [x9, #1680]
  41511c:	ldr	w8, [x8, x9, lsl #2]
  415120:	tbnz	w8, #0, 4153b8 <ferror@plt+0x137c8>
  415124:	str	x21, [sp, #16]
  415128:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x3330>
  41512c:	ldr	w24, [x21, #3000]
  415130:	cmp	w24, #0x1
  415134:	b.lt	415178 <ferror@plt+0x13588>  // b.tstop
  415138:	bl	401a00 <__ctype_b_loc@plt>
  41513c:	mov	x22, x0
  415140:	mov	x23, xzr
  415144:	b	415154 <ferror@plt+0x13564>
  415148:	add	x23, x23, #0x1
  41514c:	cmp	x23, w24, sxtw
  415150:	b.ge	413f5c <ferror@plt+0x1236c>  // b.tcont
  415154:	ldr	x8, [x22]
  415158:	ldrh	w8, [x8, x23, lsl #1]
  41515c:	tbnz	w8, #8, 415148 <ferror@plt+0x13558>
  415160:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  415164:	ldr	w0, [x8, #4008]
  415168:	mov	w1, w23
  41516c:	bl	402608 <ferror@plt+0xa18>
  415170:	ldr	w24, [x21, #3000]
  415174:	b	415148 <ferror@plt+0x13558>
  415178:	ldr	x21, [sp, #16]
  41517c:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  415180:	b	41532c <ferror@plt+0x1373c>
  415184:	adrp	x9, 454000 <ferror@plt+0x52410>
  415188:	ldr	w8, [x26]
  41518c:	ldr	w9, [x9, #600]
  415190:	cmp	w8, w9
  415194:	b.ne	4151b0 <ferror@plt+0x135c0>  // b.any
  415198:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  41519c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  4151a0:	ldr	x8, [x8, #2640]
  4151a4:	ldrsw	x9, [x9, #560]
  4151a8:	mov	w10, #0x1                   	// #1
  4151ac:	strb	w10, [x8, x9]
  4151b0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4151b4:	ldr	w10, [x8, #3956]
  4151b8:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  4151bc:	adrp	x11, 45d000 <stdin@@GLIBC_2.17+0x330>
  4151c0:	ldr	x9, [x9, #1672]
  4151c4:	ldr	x11, [x11, #1680]
  4151c8:	add	w10, w10, #0x1
  4151cc:	str	w10, [x8, #3956]
  4151d0:	ldr	w8, [x9, x11, lsl #2]
  4151d4:	tbz	w8, #0, 415314 <ferror@plt+0x13724>
  4151d8:	ldr	w0, [x26]
  4151dc:	bl	402c08 <ferror@plt+0x1018>
  4151e0:	tbz	w0, #0, 415314 <ferror@plt+0x13724>
  4151e4:	ldr	w0, [x26]
  4151e8:	bl	412570 <ferror@plt+0x10980>
  4151ec:	ldr	w8, [x26]
  4151f0:	str	x21, [sp, #16]
  4151f4:	mov	w21, w0
  4151f8:	mov	w0, w8
  4151fc:	bl	402c38 <ferror@plt+0x1048>
  415200:	bl	412570 <ferror@plt+0x10980>
  415204:	mov	w1, w0
  415208:	mov	w0, w21
  41520c:	ldr	x21, [sp, #16]
  415210:	bl	41343c <ferror@plt+0x1184c>
  415214:	b	41531c <ferror@plt+0x1372c>
  415218:	mov	w0, #0x101                 	// #257
  41521c:	b	415304 <ferror@plt+0x13714>
  415220:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  415224:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  415228:	ldr	x8, [x8, #1672]
  41522c:	ldr	x9, [x9, #1680]
  415230:	ldr	w8, [x8, x9, lsl #2]
  415234:	tbz	w8, #0, 4152e8 <ferror@plt+0x136f8>
  415238:	cmp	w21, #0x1
  41523c:	b.lt	4152e8 <ferror@plt+0x136f8>  // b.tstop
  415240:	mov	x22, xzr
  415244:	b	415254 <ferror@plt+0x13664>
  415248:	add	x22, x22, #0x1
  41524c:	cmp	x22, w21, sxtw
  415250:	b.ge	4152e8 <ferror@plt+0x136f8>  // b.tcont
  415254:	tst	w22, #0x7fffff80
  415258:	b.ne	415248 <ferror@plt+0x13658>  // b.any
  41525c:	bl	401a00 <__ctype_b_loc@plt>
  415260:	ldr	x8, [x0]
  415264:	ldrh	w8, [x8, x22, lsl #1]
  415268:	tbz	w8, #8, 415248 <ferror@plt+0x13658>
  41526c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  415270:	ldr	w0, [x8, #4008]
  415274:	mov	w1, w22
  415278:	bl	402608 <ferror@plt+0xa18>
  41527c:	ldr	w21, [x23, #3000]
  415280:	b	415248 <ferror@plt+0x13658>
  415284:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  415288:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  41528c:	ldr	x8, [x8, #1672]
  415290:	ldr	x9, [x9, #1680]
  415294:	ldr	w8, [x8, x9, lsl #2]
  415298:	tbz	w8, #0, 4152e8 <ferror@plt+0x136f8>
  41529c:	cmp	w21, #0x1
  4152a0:	b.lt	4152e8 <ferror@plt+0x136f8>  // b.tstop
  4152a4:	mov	x22, xzr
  4152a8:	b	4152b8 <ferror@plt+0x136c8>
  4152ac:	add	x22, x22, #0x1
  4152b0:	cmp	x22, w21, sxtw
  4152b4:	b.ge	4152e8 <ferror@plt+0x136f8>  // b.tcont
  4152b8:	tst	w22, #0x7fffff80
  4152bc:	b.ne	4152ac <ferror@plt+0x136bc>  // b.any
  4152c0:	bl	401a00 <__ctype_b_loc@plt>
  4152c4:	ldr	x8, [x0]
  4152c8:	ldrh	w8, [x8, x22, lsl #1]
  4152cc:	tbz	w8, #9, 4152ac <ferror@plt+0x136bc>
  4152d0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4152d4:	ldr	w0, [x8, #4008]
  4152d8:	mov	w1, w22
  4152dc:	bl	402608 <ferror@plt+0xa18>
  4152e0:	ldr	w21, [x23, #3000]
  4152e4:	b	4152ac <ferror@plt+0x136bc>
  4152e8:	adrp	x22, 426000 <ferror@plt+0x24410>
  4152ec:	add	x22, x22, #0xfbb
  4152f0:	ldr	x21, [sp, #16]
  4152f4:	adrp	x23, 427000 <ferror@plt+0x25410>
  4152f8:	add	x23, x23, #0x5e
  4152fc:	b	41532c <ferror@plt+0x1373c>
  415300:	mov	w0, w8
  415304:	bl	412570 <ferror@plt+0x10980>
  415308:	b	415328 <ferror@plt+0x13738>
  41530c:	ldr	x21, [sp, #16]
  415310:	b	41532c <ferror@plt+0x1373c>
  415314:	ldr	w0, [x26]
  415318:	bl	412570 <ferror@plt+0x10980>
  41531c:	mov	w1, w0
  415320:	ldur	w0, [x26, #-4]
  415324:	bl	412828 <ferror@plt+0x10c38>
  415328:	str	w0, [sp, #52]
  41532c:	ldr	x9, [sp, #32]
  415330:	adrp	x8, 427000 <ferror@plt+0x25410>
  415334:	add	x8, x8, #0x290
  415338:	sub	x26, x26, x21, lsl #2
  41533c:	ldrb	w8, [x8, x9]
  415340:	ldr	w9, [sp, #52]
  415344:	sub	x20, x20, x21, lsl #1
  415348:	sub	x8, x8, #0x45
  41534c:	str	w9, [x26, #4]!
  415350:	adrp	x9, 427000 <ferror@plt+0x25410>
  415354:	add	x9, x9, #0x2f2
  415358:	ldrsh	w9, [x9, x8, lsl #1]
  41535c:	ldrsh	w10, [x20]
  415360:	add	w9, w10, w9
  415364:	cmp	w9, #0xa1
  415368:	b.hi	415384 <ferror@plt+0x13794>  // b.pmore
  41536c:	ldrsb	w11, [x22, x9]
  415370:	and	w10, w10, #0xffff
  415374:	cmp	w10, w11, uxth
  415378:	b.ne	415384 <ferror@plt+0x13794>  // b.any
  41537c:	ldrsh	w23, [x23, x9, lsl #1]
  415380:	b	415390 <ferror@plt+0x137a0>
  415384:	adrp	x9, 427000 <ferror@plt+0x25410>
  415388:	add	x9, x9, #0x328
  41538c:	ldrsb	w23, [x9, x8]
  415390:	add	x20, x20, #0x2
  415394:	b	413890 <ferror@plt+0x11ca0>
  415398:	ldr	w8, [x23, #1668]
  41539c:	neg	w0, w8
  4153a0:	bl	412570 <ferror@plt+0x10980>
  4153a4:	str	w0, [sp, #52]
  4153a8:	b	4155f4 <ferror@plt+0x13a04>
  4153ac:	adrp	x1, 427000 <ferror@plt+0x25410>
  4153b0:	add	x1, x1, #0x578
  4153b4:	b	4153c0 <ferror@plt+0x137d0>
  4153b8:	adrp	x1, 427000 <ferror@plt+0x25410>
  4153bc:	add	x1, x1, #0x5ac
  4153c0:	mov	w2, #0x5                   	// #5
  4153c4:	mov	x0, xzr
  4153c8:	bl	401ae0 <dcgettext@plt>
  4153cc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  4153d0:	ldr	w8, [x8, #2628]
  4153d4:	cbnz	w8, 41532c <ferror@plt+0x1373c>
  4153d8:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  4153dc:	ldr	w22, [x8, #1324]
  4153e0:	adrp	x2, 427000 <ferror@plt+0x25410>
  4153e4:	mov	x3, x0
  4153e8:	add	x2, x2, #0x60b
  4153ec:	add	x0, sp, #0x4e8
  4153f0:	mov	w1, #0x800                 	// #2048
  4153f4:	bl	401860 <snprintf@plt>
  4153f8:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  4153fc:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  415400:	ldr	x0, [x8, #3264]
  415404:	ldr	x2, [x9, #3608]
  415408:	adrp	x1, 427000 <ferror@plt+0x25410>
  41540c:	add	x1, x1, #0x617
  415410:	add	x4, sp, #0x4e8
  415414:	mov	w3, w22
  415418:	adrp	x22, 426000 <ferror@plt+0x24410>
  41541c:	add	x22, x22, #0xfbb
  415420:	bl	401bc0 <fprintf@plt>
  415424:	b	41532c <ferror@plt+0x1373c>
  415428:	adrp	x22, 461000 <stdin@@GLIBC_2.17+0x4330>
  41542c:	ldr	w8, [x22, #1332]
  415430:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x6330>
  415434:	cmp	w8, #0x1
  415438:	b.lt	413f50 <ferror@plt+0x12360>  // b.tstop
  41543c:	mov	w9, #0x1                   	// #1
  415440:	b	415454 <ferror@plt+0x13864>
  415444:	cmp	w9, w8
  415448:	add	w9, w9, #0x1
  41544c:	str	w9, [x23, #3976]
  415450:	b.ge	413f50 <ferror@plt+0x12360>  // b.tcont
  415454:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  415458:	ldr	x10, [x10, #2608]
  41545c:	ldr	w10, [x10, w9, sxtw #2]
  415460:	cbnz	w10, 415444 <ferror@plt+0x13854>
  415464:	ldr	x8, [x21, #2736]
  415468:	sxtw	x9, w9
  41546c:	ldr	w1, [x11, #3980]
  415470:	ldr	w0, [x8, x9, lsl #2]
  415474:	bl	41312c <ferror@plt+0x1153c>
  415478:	ldr	x8, [x21, #2736]
  41547c:	ldrsw	x9, [x23, #3976]
  415480:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x6330>
  415484:	str	w0, [x8, x9, lsl #2]
  415488:	ldr	w9, [x23, #3976]
  41548c:	ldr	w8, [x22, #1332]
  415490:	b	415444 <ferror@plt+0x13854>
  415494:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  415498:	ldr	w9, [x9, #3032]
  41549c:	ldr	x21, [sp, #16]
  4154a0:	adrp	x22, 426000 <ferror@plt+0x24410>
  4154a4:	adrp	x23, 427000 <ferror@plt+0x25410>
  4154a8:	mov	w10, #0x1                   	// #1
  4154ac:	cmp	w9, #0x2
  4154b0:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  4154b4:	add	x22, x22, #0xfbb
  4154b8:	add	x23, x23, #0x5e
  4154bc:	str	w10, [x8, #3040]
  4154c0:	b.lt	41532c <ferror@plt+0x1373c>  // b.tstop
  4154c4:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  4154c8:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  4154cc:	adrp	x10, 45c000 <ferror@plt+0x5a410>
  4154d0:	ldr	w3, [x8, #1324]
  4154d4:	ldr	x0, [x9, #3264]
  4154d8:	ldr	x2, [x10, #3608]
  4154dc:	adrp	x1, 427000 <ferror@plt+0x25410>
  4154e0:	adrp	x4, 427000 <ferror@plt+0x25410>
  4154e4:	add	x1, x1, #0x617
  4154e8:	add	x4, x4, #0x3dd
  4154ec:	bl	401bc0 <fprintf@plt>
  4154f0:	b	41532c <ferror@plt+0x1373c>
  4154f4:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  4154f8:	ldr	w8, [x8, #1332]
  4154fc:	cmp	w8, #0x1
  415500:	b.lt	415680 <ferror@plt+0x13a90>  // b.tstop
  415504:	mov	w9, #0x1                   	// #1
  415508:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  41550c:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x6330>
  415510:	b	415524 <ferror@plt+0x13934>
  415514:	cmp	w9, w8
  415518:	add	w9, w9, #0x1
  41551c:	str	w9, [x23, #3976]
  415520:	b.ge	4152f0 <ferror@plt+0x13700>  // b.tcont
  415524:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  415528:	ldr	x10, [x10, #2608]
  41552c:	ldr	w10, [x10, w9, sxtw #2]
  415530:	cbnz	w10, 415514 <ferror@plt+0x13924>
  415534:	ldr	x8, [x21, #2512]
  415538:	sxtw	x9, w9
  41553c:	ldr	w1, [x11, #3980]
  415540:	ldr	w0, [x8, x9, lsl #2]
  415544:	bl	41312c <ferror@plt+0x1153c>
  415548:	ldr	x8, [x21, #2512]
  41554c:	ldrsw	x9, [x23, #3976]
  415550:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x6330>
  415554:	str	w0, [x8, x9, lsl #2]
  415558:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41555c:	ldr	w9, [x23, #3976]
  415560:	ldr	w8, [x8, #1332]
  415564:	b	415514 <ferror@plt+0x13924>
  415568:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  41556c:	ldr	w8, [x8, #3956]
  415570:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  415574:	str	w8, [x9, #3932]
  415578:	ldur	w9, [x26, #-4]
  41557c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  415580:	str	wzr, [x8, #3956]
  415584:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  415588:	str	w9, [sp, #52]
  41558c:	mov	w9, #0x2                   	// #2
  415590:	str	w9, [x8, #2624]
  415594:	b	41532c <ferror@plt+0x1373c>
  415598:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  41559c:	ldr	x8, [x8, #568]
  4155a0:	adrp	x2, 427000 <ferror@plt+0x25410>
  4155a4:	add	x2, x2, #0x46d
  4155a8:	mov	w1, #0x800                 	// #2048
  4155ac:	ldr	x3, [x8, w0, sxtw #3]
  4155b0:	add	x0, sp, #0xce8
  4155b4:	bl	401860 <snprintf@plt>
  4155b8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  4155bc:	ldr	w8, [x8, #2628]
  4155c0:	cbz	w8, 415bec <ferror@plt+0x13ffc>
  4155c4:	ldr	w9, [x21, #3976]
  4155c8:	ldr	w8, [x22, #3968]
  4155cc:	adrp	x13, 463000 <stdin@@GLIBC_2.17+0x6330>
  4155d0:	adrp	x14, 463000 <stdin@@GLIBC_2.17+0x6330>
  4155d4:	cmp	w9, w8
  4155d8:	mov	x21, x23
  4155dc:	b.le	4155f4 <ferror@plt+0x13a04>
  4155e0:	ldr	w9, [x13, #3984]
  4155e4:	ldr	x10, [x14, #4000]
  4155e8:	add	w8, w8, #0x1
  4155ec:	str	w8, [x22, #3968]
  4155f0:	str	w9, [x10, w8, sxtw #2]
  4155f4:	adrp	x22, 426000 <ferror@plt+0x24410>
  4155f8:	adrp	x23, 427000 <ferror@plt+0x25410>
  4155fc:	add	x22, x22, #0xfbb
  415600:	add	x23, x23, #0x5e
  415604:	b	41532c <ferror@plt+0x1373c>
  415608:	ldr	w12, [x8, #3968]
  41560c:	cbz	w12, 415688 <ferror@plt+0x13a98>
  415610:	bl	415cf4 <ferror@plt+0x14104>
  415614:	b	41532c <ferror@plt+0x1373c>
  415618:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  41561c:	ldr	w8, [x8, #3956]
  415620:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  415624:	str	w8, [x9, #3940]
  415628:	b	4142b0 <ferror@plt+0x126c0>
  41562c:	adrp	x1, 427000 <ferror@plt+0x25410>
  415630:	add	x1, x1, #0x4d9
  415634:	mov	w2, #0x5                   	// #5
  415638:	mov	x0, xzr
  41563c:	bl	401ae0 <dcgettext@plt>
  415640:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  415644:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  415648:	adrp	x10, 45c000 <ferror@plt+0x5a410>
  41564c:	mov	x4, x0
  415650:	ldr	w3, [x8, #1324]
  415654:	ldr	x0, [x9, #3264]
  415658:	ldr	x2, [x10, #3608]
  41565c:	adrp	x1, 427000 <ferror@plt+0x25410>
  415660:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  415664:	mov	w9, #0x1                   	// #1
  415668:	add	x1, x1, #0x617
  41566c:	str	w9, [x8, #3920]
  415670:	bl	401bc0 <fprintf@plt>
  415674:	ldur	w8, [x26, #-20]
  415678:	str	w8, [sp, #52]
  41567c:	b	41532c <ferror@plt+0x1373c>
  415680:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  415684:	b	4152f0 <ferror@plt+0x13700>
  415688:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  41568c:	ldr	w8, [x8, #2628]
  415690:	cbnz	w8, 41532c <ferror@plt+0x1373c>
  415694:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  415698:	ldr	w22, [x8, #1324]
  41569c:	adrp	x2, 427000 <ferror@plt+0x25410>
  4156a0:	adrp	x3, 427000 <ferror@plt+0x25410>
  4156a4:	add	x2, x2, #0x60b
  4156a8:	add	x3, x3, #0x40d
  4156ac:	b	4153ec <ferror@plt+0x137fc>
  4156b0:	ldur	w0, [x26, #-8]
  4156b4:	bl	402c08 <ferror@plt+0x1018>
  4156b8:	tbz	w0, #0, 415914 <ferror@plt+0x13d24>
  4156bc:	bl	401a00 <__ctype_b_loc@plt>
  4156c0:	ldr	x8, [x0]
  4156c4:	ldursw	x0, [x26, #-8]
  4156c8:	ldrsw	x9, [x26]
  4156cc:	ldrh	w10, [x8, x0, lsl #1]
  4156d0:	ldrh	w8, [x8, x9, lsl #1]
  4156d4:	eor	w8, w8, w10
  4156d8:	tbz	w8, #8, 415918 <ferror@plt+0x13d28>
  4156dc:	adrp	x1, 427000 <ferror@plt+0x25410>
  4156e0:	add	x1, x1, #0x50f
  4156e4:	mov	w2, #0x5                   	// #5
  4156e8:	mov	x0, xzr
  4156ec:	bl	401ae0 <dcgettext@plt>
  4156f0:	ldur	w3, [x26, #-8]
  4156f4:	ldr	w4, [x26]
  4156f8:	mov	x2, x0
  4156fc:	add	x0, sp, #0xce8
  415700:	mov	w1, #0x800                 	// #2048
  415704:	bl	401860 <snprintf@plt>
  415708:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  41570c:	ldr	w8, [x8, #2628]
  415710:	cbz	w8, 415b54 <ferror@plt+0x13f64>
  415714:	mov	x21, x22
  415718:	ldur	w1, [x26, #-8]
  41571c:	ldr	w8, [x26]
  415720:	str	x21, [sp, #16]
  415724:	cmp	w1, w8
  415728:	b.gt	415aac <ferror@plt+0x13ebc>
  41572c:	ldr	w8, [x26]
  415730:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x6330>
  415734:	str	w1, [x21, #3976]
  415738:	cmp	w1, w8
  41573c:	b.gt	415760 <ferror@plt+0x13b70>
  415740:	ldur	w0, [x26, #-12]
  415744:	bl	402608 <ferror@plt+0xa18>
  415748:	ldr	w8, [x21, #3976]
  41574c:	ldr	w9, [x26]
  415750:	add	w1, w8, #0x1
  415754:	cmp	w8, w9
  415758:	str	w1, [x21, #3976]
  41575c:	b.lt	415740 <ferror@plt+0x13b50>  // b.tstop
  415760:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  415764:	ldr	w8, [x22, #3960]
  415768:	cbz	w8, 415780 <ferror@plt+0x13b90>
  41576c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  415770:	ldur	w8, [x26, #-8]
  415774:	ldr	w9, [x9, #3944]
  415778:	cmp	w8, w9
  41577c:	cset	w8, gt
  415780:	ldr	w9, [x26]
  415784:	adrp	x10, 45d000 <stdin@@GLIBC_2.17+0x330>
  415788:	ldr	x10, [x10, #1672]
  41578c:	ldr	x11, [x23, #1680]
  415790:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x6330>
  415794:	str	w8, [x22, #3960]
  415798:	str	w9, [x23, #3944]
  41579c:	ldr	w8, [x10, x11, lsl #2]
  4157a0:	tbz	w8, #0, 415af4 <ferror@plt+0x13f04>
  4157a4:	ldur	w0, [x26, #-8]
  4157a8:	bl	402c08 <ferror@plt+0x1018>
  4157ac:	tbz	w0, #0, 415af4 <ferror@plt+0x13f04>
  4157b0:	ldr	w0, [x26]
  4157b4:	bl	402c08 <ferror@plt+0x1018>
  4157b8:	tbz	w0, #0, 415af4 <ferror@plt+0x13f04>
  4157bc:	ldur	w0, [x26, #-8]
  4157c0:	bl	402c38 <ferror@plt+0x1048>
  4157c4:	ldr	w8, [x26]
  4157c8:	stur	w0, [x26, #-8]
  4157cc:	mov	w0, w8
  4157d0:	bl	402c38 <ferror@plt+0x1048>
  4157d4:	ldur	w1, [x26, #-8]
  4157d8:	mov	w8, w0
  4157dc:	str	w0, [x26]
  4157e0:	cmp	w1, w8
  4157e4:	str	w1, [x21, #3976]
  4157e8:	b.gt	41580c <ferror@plt+0x13c1c>
  4157ec:	ldur	w0, [x26, #-12]
  4157f0:	bl	402608 <ferror@plt+0xa18>
  4157f4:	ldr	w8, [x21, #3976]
  4157f8:	ldr	w9, [x26]
  4157fc:	add	w1, w8, #0x1
  415800:	cmp	w8, w9
  415804:	str	w1, [x21, #3976]
  415808:	b.lt	4157ec <ferror@plt+0x13bfc>  // b.tstop
  41580c:	ldr	w8, [x22, #3960]
  415810:	cbz	w8, 415824 <ferror@plt+0x13c34>
  415814:	ldur	w8, [x26, #-8]
  415818:	ldr	w9, [x23, #3944]
  41581c:	cmp	w8, w9
  415820:	cset	w8, gt
  415824:	ldr	w9, [x26]
  415828:	str	w8, [x22, #3960]
  41582c:	str	w9, [x23, #3944]
  415830:	b	415af4 <ferror@plt+0x13f04>
  415834:	adrp	x1, 427000 <ferror@plt+0x25410>
  415838:	add	x1, x1, #0x4ee
  41583c:	mov	w2, #0x5                   	// #5
  415840:	mov	x0, xzr
  415844:	bl	401ae0 <dcgettext@plt>
  415848:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41584c:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  415850:	adrp	x10, 45c000 <ferror@plt+0x5a410>
  415854:	mov	x4, x0
  415858:	ldr	w3, [x8, #1324]
  41585c:	ldr	x0, [x9, #3264]
  415860:	ldr	x2, [x10, #3608]
  415864:	adrp	x1, 427000 <ferror@plt+0x25410>
  415868:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  41586c:	mov	w9, #0x1                   	// #1
  415870:	add	x1, x1, #0x617
  415874:	str	w9, [x8, #3920]
  415878:	bl	401bc0 <fprintf@plt>
  41587c:	ldur	w8, [x26, #-16]
  415880:	str	w8, [sp, #52]
  415884:	b	41532c <ferror@plt+0x1373c>
  415888:	adrp	x1, 427000 <ferror@plt+0x25410>
  41588c:	add	x1, x1, #0x4ee
  415890:	mov	w2, #0x5                   	// #5
  415894:	mov	x0, xzr
  415898:	bl	401ae0 <dcgettext@plt>
  41589c:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  4158a0:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  4158a4:	adrp	x10, 45c000 <ferror@plt+0x5a410>
  4158a8:	mov	x4, x0
  4158ac:	ldr	w3, [x8, #1324]
  4158b0:	ldr	x0, [x9, #3264]
  4158b4:	ldr	x2, [x10, #3608]
  4158b8:	adrp	x1, 427000 <ferror@plt+0x25410>
  4158bc:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4158c0:	add	x1, x1, #0x617
  4158c4:	str	w21, [x8, #3920]
  4158c8:	bl	401bc0 <fprintf@plt>
  4158cc:	ldur	w8, [x26, #-12]
  4158d0:	ldr	x21, [sp, #16]
  4158d4:	str	w8, [sp, #52]
  4158d8:	b	41532c <ferror@plt+0x1373c>
  4158dc:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4158e0:	ldr	w8, [x8, #3956]
  4158e4:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  4158e8:	str	w8, [x9, #3940]
  4158ec:	b	41532c <ferror@plt+0x1373c>
  4158f0:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  4158f4:	ldr	w9, [x26]
  4158f8:	str	w8, [x22, #3960]
  4158fc:	str	w9, [x10, #3944]
  415900:	ldur	w8, [x26, #-4]
  415904:	adrp	x22, 426000 <ferror@plt+0x24410>
  415908:	add	x22, x22, #0xfbb
  41590c:	str	w8, [sp, #52]
  415910:	b	41532c <ferror@plt+0x1373c>
  415914:	ldur	w0, [x26, #-8]
  415918:	bl	402c08 <ferror@plt+0x1018>
  41591c:	mov	x21, x22
  415920:	tbnz	w0, #0, 415718 <ferror@plt+0x13b28>
  415924:	ldr	w0, [x26]
  415928:	bl	402c08 <ferror@plt+0x1018>
  41592c:	tbnz	w0, #0, 415718 <ferror@plt+0x13b28>
  415930:	ldur	w0, [x26, #-8]
  415934:	ldr	w1, [x26]
  415938:	bl	402b68 <ferror@plt+0xf78>
  41593c:	tbnz	w0, #0, 415718 <ferror@plt+0x13b28>
  415940:	adrp	x1, 427000 <ferror@plt+0x25410>
  415944:	add	x1, x1, #0x50f
  415948:	mov	w2, #0x5                   	// #5
  41594c:	mov	x0, xzr
  415950:	bl	401ae0 <dcgettext@plt>
  415954:	ldur	w3, [x26, #-8]
  415958:	ldr	w4, [x26]
  41595c:	mov	x2, x0
  415960:	add	x0, sp, #0xce8
  415964:	mov	w1, #0x800                 	// #2048
  415968:	bl	401860 <snprintf@plt>
  41596c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  415970:	ldr	w8, [x8, #2628]
  415974:	cbnz	w8, 415718 <ferror@plt+0x13b28>
  415978:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41597c:	ldr	w21, [x8, #1324]
  415980:	adrp	x2, 427000 <ferror@plt+0x25410>
  415984:	add	x2, x2, #0x60b
  415988:	add	x0, sp, #0x4e8
  41598c:	add	x3, sp, #0xce8
  415990:	mov	w1, #0x800                 	// #2048
  415994:	bl	401860 <snprintf@plt>
  415998:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41599c:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  4159a0:	ldr	x0, [x8, #3264]
  4159a4:	ldr	x2, [x9, #3608]
  4159a8:	adrp	x1, 427000 <ferror@plt+0x25410>
  4159ac:	add	x1, x1, #0x617
  4159b0:	add	x4, sp, #0x4e8
  4159b4:	mov	w3, w21
  4159b8:	mov	x21, x22
  4159bc:	bl	401bc0 <fprintf@plt>
  4159c0:	b	415718 <ferror@plt+0x13b28>
  4159c4:	adrp	x2, 427000 <ferror@plt+0x25410>
  4159c8:	adrp	x3, 461000 <stdin@@GLIBC_2.17+0x4330>
  4159cc:	add	x2, x2, #0x44f
  4159d0:	add	x3, x3, #0xa10
  4159d4:	add	x0, sp, #0x4e8
  4159d8:	mov	w1, #0x800                 	// #2048
  4159dc:	bl	401860 <snprintf@plt>
  4159e0:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  4159e4:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  4159e8:	adrp	x10, 45c000 <ferror@plt+0x5a410>
  4159ec:	ldr	w3, [x8, #1324]
  4159f0:	ldr	x0, [x9, #3264]
  4159f4:	ldr	x2, [x10, #3608]
  4159f8:	adrp	x1, 427000 <ferror@plt+0x25410>
  4159fc:	add	x1, x1, #0x617
  415a00:	add	x4, sp, #0x4e8
  415a04:	bl	401bc0 <fprintf@plt>
  415a08:	b	4152f4 <ferror@plt+0x13704>
  415a0c:	adrp	x1, 427000 <ferror@plt+0x25410>
  415a10:	add	x1, x1, #0x4bd
  415a14:	mov	w2, #0x5                   	// #5
  415a18:	mov	x0, xzr
  415a1c:	bl	401ae0 <dcgettext@plt>
  415a20:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  415a24:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  415a28:	adrp	x10, 45c000 <ferror@plt+0x5a410>
  415a2c:	mov	x4, x0
  415a30:	ldr	w3, [x8, #1324]
  415a34:	ldr	x0, [x9, #3264]
  415a38:	ldr	x2, [x10, #3608]
  415a3c:	adrp	x1, 427000 <ferror@plt+0x25410>
  415a40:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  415a44:	add	x1, x1, #0x617
  415a48:	str	w21, [x8, #3920]
  415a4c:	bl	401bc0 <fprintf@plt>
  415a50:	mov	w0, #0x101                 	// #257
  415a54:	bl	412570 <ferror@plt+0x10980>
  415a58:	ldr	w8, [x23, #3988]
  415a5c:	b	414318 <ferror@plt+0x12728>
  415a60:	adrp	x1, 427000 <ferror@plt+0x25410>
  415a64:	add	x1, x1, #0x4bd
  415a68:	mov	w2, #0x5                   	// #5
  415a6c:	mov	x0, xzr
  415a70:	bl	401ae0 <dcgettext@plt>
  415a74:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  415a78:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  415a7c:	adrp	x10, 45c000 <ferror@plt+0x5a410>
  415a80:	mov	x4, x0
  415a84:	ldr	w3, [x8, #1324]
  415a88:	ldr	x0, [x9, #3264]
  415a8c:	ldr	x2, [x10, #3608]
  415a90:	adrp	x1, 427000 <ferror@plt+0x25410>
  415a94:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  415a98:	mov	w9, #0x1                   	// #1
  415a9c:	add	x1, x1, #0x617
  415aa0:	str	w9, [x8, #3920]
  415aa4:	bl	401bc0 <fprintf@plt>
  415aa8:	b	41441c <ferror@plt+0x1282c>
  415aac:	adrp	x1, 427000 <ferror@plt+0x25410>
  415ab0:	add	x1, x1, #0x556
  415ab4:	mov	w2, #0x5                   	// #5
  415ab8:	mov	x0, xzr
  415abc:	bl	401ae0 <dcgettext@plt>
  415ac0:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  415ac4:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  415ac8:	adrp	x10, 45c000 <ferror@plt+0x5a410>
  415acc:	mov	x4, x0
  415ad0:	ldr	w3, [x8, #1324]
  415ad4:	ldr	x0, [x9, #3264]
  415ad8:	ldr	x2, [x10, #3608]
  415adc:	adrp	x1, 427000 <ferror@plt+0x25410>
  415ae0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  415ae4:	mov	w9, #0x1                   	// #1
  415ae8:	add	x1, x1, #0x617
  415aec:	str	w9, [x8, #3920]
  415af0:	bl	401bc0 <fprintf@plt>
  415af4:	ldur	w8, [x26, #-12]
  415af8:	adrp	x22, 426000 <ferror@plt+0x24410>
  415afc:	add	x22, x22, #0xfbb
  415b00:	str	w8, [sp, #52]
  415b04:	b	4152f0 <ferror@plt+0x13700>
  415b08:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  415b0c:	ldr	w21, [x8, #1324]
  415b10:	adrp	x2, 427000 <ferror@plt+0x25410>
  415b14:	adrp	x3, 427000 <ferror@plt+0x25410>
  415b18:	add	x2, x2, #0x60b
  415b1c:	add	x3, x3, #0x482
  415b20:	add	x0, sp, #0x4e8
  415b24:	mov	w1, #0x800                 	// #2048
  415b28:	bl	401860 <snprintf@plt>
  415b2c:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  415b30:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  415b34:	ldr	x0, [x8, #3264]
  415b38:	ldr	x2, [x9, #3608]
  415b3c:	adrp	x1, 427000 <ferror@plt+0x25410>
  415b40:	add	x1, x1, #0x617
  415b44:	add	x4, sp, #0x4e8
  415b48:	mov	w3, w21
  415b4c:	bl	401bc0 <fprintf@plt>
  415b50:	b	414310 <ferror@plt+0x12720>
  415b54:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  415b58:	ldr	w21, [x8, #1324]
  415b5c:	adrp	x2, 427000 <ferror@plt+0x25410>
  415b60:	add	x2, x2, #0x60b
  415b64:	add	x0, sp, #0x4e8
  415b68:	add	x3, sp, #0xce8
  415b6c:	mov	w1, #0x800                 	// #2048
  415b70:	bl	401860 <snprintf@plt>
  415b74:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  415b78:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  415b7c:	ldr	x0, [x8, #3264]
  415b80:	ldr	x2, [x9, #3608]
  415b84:	adrp	x1, 427000 <ferror@plt+0x25410>
  415b88:	add	x1, x1, #0x617
  415b8c:	add	x4, sp, #0x4e8
  415b90:	mov	w3, w21
  415b94:	bl	401bc0 <fprintf@plt>
  415b98:	b	415714 <ferror@plt+0x13b24>
  415b9c:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  415ba0:	ldr	w21, [x8, #1324]
  415ba4:	adrp	x2, 427000 <ferror@plt+0x25410>
  415ba8:	adrp	x3, 427000 <ferror@plt+0x25410>
  415bac:	add	x2, x2, #0x60b
  415bb0:	add	x3, x3, #0x482
  415bb4:	add	x0, sp, #0x4e8
  415bb8:	mov	w1, #0x800                 	// #2048
  415bbc:	bl	401860 <snprintf@plt>
  415bc0:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  415bc4:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  415bc8:	ldr	x0, [x8, #3264]
  415bcc:	ldr	x2, [x9, #3608]
  415bd0:	mov	w3, w21
  415bd4:	ldr	x21, [sp, #16]
  415bd8:	adrp	x1, 427000 <ferror@plt+0x25410>
  415bdc:	add	x1, x1, #0x617
  415be0:	add	x4, sp, #0x4e8
  415be4:	bl	401bc0 <fprintf@plt>
  415be8:	b	414250 <ferror@plt+0x12660>
  415bec:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  415bf0:	ldr	w8, [x8, #1324]
  415bf4:	adrp	x2, 427000 <ferror@plt+0x25410>
  415bf8:	add	x2, x2, #0x60b
  415bfc:	add	x0, sp, #0x4e8
  415c00:	add	x3, sp, #0xce8
  415c04:	mov	w1, #0x800                 	// #2048
  415c08:	str	w8, [sp, #12]
  415c0c:	bl	401860 <snprintf@plt>
  415c10:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  415c14:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  415c18:	ldr	x0, [x8, #3264]
  415c1c:	ldr	x2, [x9, #3608]
  415c20:	ldr	w3, [sp, #12]
  415c24:	adrp	x1, 427000 <ferror@plt+0x25410>
  415c28:	add	x1, x1, #0x617
  415c2c:	add	x4, sp, #0x4e8
  415c30:	bl	401bc0 <fprintf@plt>
  415c34:	b	4155c4 <ferror@plt+0x139d4>
  415c38:	mov	w20, #0x1                   	// #1
  415c3c:	add	x8, sp, #0x358
  415c40:	cmp	x19, x8
  415c44:	b.eq	415c50 <ferror@plt+0x14060>  // b.none
  415c48:	mov	x0, x19
  415c4c:	bl	401a30 <free@plt>
  415c50:	mov	w0, w20
  415c54:	add	sp, sp, #0x1, lsl #12
  415c58:	add	sp, sp, #0x4f0
  415c5c:	ldp	x20, x19, [sp, #80]
  415c60:	ldp	x22, x21, [sp, #64]
  415c64:	ldp	x24, x23, [sp, #48]
  415c68:	ldp	x26, x25, [sp, #32]
  415c6c:	ldp	x28, x27, [sp, #16]
  415c70:	ldp	x29, x30, [sp], #96
  415c74:	ret
  415c78:	mov	w20, #0x2                   	// #2
  415c7c:	b	415c3c <ferror@plt+0x1404c>
  415c80:	mov	w20, wzr
  415c84:	b	415c3c <ferror@plt+0x1404c>
  415c88:	mov	w20, #0x1                   	// #1
  415c8c:	mov	x19, x21
  415c90:	b	415c48 <ferror@plt+0x14058>
  415c94:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  415c98:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  415c9c:	adrp	x10, 45c000 <ferror@plt+0x5a410>
  415ca0:	mov	x4, x0
  415ca4:	ldr	w3, [x8, #1324]
  415ca8:	ldr	x0, [x9, #3264]
  415cac:	ldr	x2, [x10, #3608]
  415cb0:	adrp	x1, 427000 <ferror@plt+0x25410>
  415cb4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  415cb8:	mov	w9, #0x1                   	// #1
  415cbc:	add	x1, x1, #0x617
  415cc0:	str	w9, [x8, #3920]
  415cc4:	b	401bc0 <fprintf@plt>
  415cc8:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  415ccc:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  415cd0:	adrp	x10, 45c000 <ferror@plt+0x5a410>
  415cd4:	ldr	w3, [x8, #1324]
  415cd8:	ldr	x8, [x9, #3264]
  415cdc:	ldr	x2, [x10, #3608]
  415ce0:	adrp	x1, 427000 <ferror@plt+0x25410>
  415ce4:	add	x1, x1, #0x617
  415ce8:	mov	x4, x0
  415cec:	mov	x0, x8
  415cf0:	b	401bc0 <fprintf@plt>
  415cf4:	stp	x29, x30, [sp, #-96]!
  415cf8:	stp	x28, x27, [sp, #16]
  415cfc:	stp	x26, x25, [sp, #32]
  415d00:	stp	x24, x23, [sp, #48]
  415d04:	stp	x22, x21, [sp, #64]
  415d08:	stp	x20, x19, [sp, #80]
  415d0c:	mov	x29, sp
  415d10:	sub	sp, sp, #0x1, lsl #12
  415d14:	sub	sp, sp, #0x10
  415d18:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x6330>
  415d1c:	ldr	w8, [x23, #3968]
  415d20:	cmp	w8, #0x1
  415d24:	b.lt	415e00 <ferror@plt+0x14210>  // b.tstop
  415d28:	adrp	x19, 424000 <ferror@plt+0x22410>
  415d2c:	adrp	x20, 426000 <ferror@plt+0x24410>
  415d30:	adrp	x22, 427000 <ferror@plt+0x25410>
  415d34:	mov	w24, #0x1                   	// #1
  415d38:	adrp	x25, 463000 <stdin@@GLIBC_2.17+0x6330>
  415d3c:	adrp	x26, 463000 <stdin@@GLIBC_2.17+0x6330>
  415d40:	adrp	x27, 463000 <stdin@@GLIBC_2.17+0x6330>
  415d44:	adrp	x28, 462000 <stdin@@GLIBC_2.17+0x5330>
  415d48:	add	x19, x19, #0xd1
  415d4c:	add	x20, x20, #0x76e
  415d50:	add	x22, x22, #0x617
  415d54:	mov	w21, #0x1                   	// #1
  415d58:	ldr	x8, [x26, #4000]
  415d5c:	ldr	x10, [x25, #2656]
  415d60:	ldrsw	x9, [x8, x21, lsl #2]
  415d64:	ldr	w11, [x10, x9, lsl #2]
  415d68:	cbnz	w11, 415dbc <ferror@plt+0x141cc>
  415d6c:	str	w24, [x10, x9, lsl #2]
  415d70:	ldr	w9, [x27, #3952]
  415d74:	cbz	w9, 415d84 <ferror@plt+0x14194>
  415d78:	mov	x0, x20
  415d7c:	bl	41100c <ferror@plt+0xf41c>
  415d80:	ldr	x8, [x26, #4000]
  415d84:	ldr	x9, [x28, #568]
  415d88:	ldrsw	x8, [x8, x21, lsl #2]
  415d8c:	add	x0, sp, #0x8
  415d90:	mov	w1, #0x800                 	// #2048
  415d94:	mov	x2, x19
  415d98:	ldr	x3, [x9, x8, lsl #3]
  415d9c:	bl	401860 <snprintf@plt>
  415da0:	add	x0, sp, #0x8
  415da4:	bl	41100c <ferror@plt+0xf41c>
  415da8:	ldrsw	x8, [x23, #3968]
  415dac:	cmp	x21, x8
  415db0:	add	x21, x21, #0x1
  415db4:	b.lt	415d58 <ferror@plt+0x14168>  // b.tstop
  415db8:	b	415e00 <ferror@plt+0x14210>
  415dbc:	ldr	x8, [x28, #568]
  415dc0:	adrp	x2, 427000 <ferror@plt+0x25410>
  415dc4:	add	x0, sp, #0x808
  415dc8:	mov	w1, #0x800                 	// #2048
  415dcc:	ldr	x3, [x8, x9, lsl #3]
  415dd0:	add	x2, x2, #0x5dd
  415dd4:	bl	401860 <snprintf@plt>
  415dd8:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  415ddc:	ldr	w3, [x8, #1324]
  415de0:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  415de4:	ldr	x0, [x8, #3264]
  415de8:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  415dec:	ldr	x2, [x8, #3608]
  415df0:	add	x4, sp, #0x808
  415df4:	mov	x1, x22
  415df8:	bl	401bc0 <fprintf@plt>
  415dfc:	b	415da8 <ferror@plt+0x141b8>
  415e00:	mov	w1, #0x1                   	// #1
  415e04:	mov	x0, xzr
  415e08:	bl	4117a8 <ferror@plt+0xfbb8>
  415e0c:	adrp	x0, 422000 <ferror@plt+0x20410>
  415e10:	add	x0, x0, #0x323
  415e14:	bl	41100c <ferror@plt+0xf41c>
  415e18:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  415e1c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  415e20:	ldr	w10, [x8, #560]
  415e24:	ldr	w11, [x9, #2616]
  415e28:	sub	w10, w10, #0x1
  415e2c:	add	w11, w11, #0x1
  415e30:	str	w10, [x8, #560]
  415e34:	str	w11, [x9, #2616]
  415e38:	add	sp, sp, #0x1, lsl #12
  415e3c:	add	sp, sp, #0x10
  415e40:	ldp	x20, x19, [sp, #80]
  415e44:	ldp	x22, x21, [sp, #64]
  415e48:	ldp	x24, x23, [sp, #48]
  415e4c:	ldp	x26, x25, [sp, #32]
  415e50:	ldp	x28, x27, [sp, #16]
  415e54:	ldp	x29, x30, [sp], #96
  415e58:	ret
  415e5c:	stp	x29, x30, [sp, #-32]!
  415e60:	stp	x28, x19, [sp, #16]
  415e64:	mov	x29, sp
  415e68:	sub	sp, sp, #0x800
  415e6c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  415e70:	ldr	w8, [x8, #2628]
  415e74:	cbz	w8, 415e88 <ferror@plt+0x14298>
  415e78:	add	sp, sp, #0x800
  415e7c:	ldp	x28, x19, [sp, #16]
  415e80:	ldp	x29, x30, [sp], #32
  415e84:	ret
  415e88:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  415e8c:	ldr	w19, [x8, #1324]
  415e90:	adrp	x2, 427000 <ferror@plt+0x25410>
  415e94:	mov	x3, x0
  415e98:	add	x2, x2, #0x60b
  415e9c:	mov	x0, sp
  415ea0:	mov	w1, #0x800                 	// #2048
  415ea4:	bl	401860 <snprintf@plt>
  415ea8:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  415eac:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  415eb0:	ldr	x0, [x8, #3264]
  415eb4:	ldr	x2, [x9, #3608]
  415eb8:	adrp	x1, 427000 <ferror@plt+0x25410>
  415ebc:	add	x1, x1, #0x617
  415ec0:	mov	x4, sp
  415ec4:	mov	w3, w19
  415ec8:	bl	401bc0 <fprintf@plt>
  415ecc:	b	415e78 <ferror@plt+0x14288>
  415ed0:	stp	x29, x30, [sp, #-32]!
  415ed4:	str	x28, [sp, #16]
  415ed8:	mov	x29, sp
  415edc:	sub	sp, sp, #0x800
  415ee0:	mov	x3, x1
  415ee4:	mov	x2, x0
  415ee8:	mov	x0, sp
  415eec:	mov	w1, #0x800                 	// #2048
  415ef0:	bl	401860 <snprintf@plt>
  415ef4:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  415ef8:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  415efc:	adrp	x10, 45c000 <ferror@plt+0x5a410>
  415f00:	ldr	w3, [x8, #1324]
  415f04:	ldr	x0, [x9, #3264]
  415f08:	ldr	x2, [x10, #3608]
  415f0c:	adrp	x1, 427000 <ferror@plt+0x25410>
  415f10:	add	x1, x1, #0x617
  415f14:	mov	x4, sp
  415f18:	bl	401bc0 <fprintf@plt>
  415f1c:	add	sp, sp, #0x800
  415f20:	ldr	x28, [sp, #16]
  415f24:	ldp	x29, x30, [sp], #32
  415f28:	ret
  415f2c:	stp	x29, x30, [sp, #-32]!
  415f30:	stp	x28, x19, [sp, #16]
  415f34:	mov	x29, sp
  415f38:	sub	sp, sp, #0x1, lsl #12
  415f3c:	mov	x3, x1
  415f40:	mov	x2, x0
  415f44:	mov	x0, sp
  415f48:	mov	w1, #0x800                 	// #2048
  415f4c:	bl	401860 <snprintf@plt>
  415f50:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  415f54:	ldr	w8, [x8, #2628]
  415f58:	cbz	w8, 415f6c <ferror@plt+0x1437c>
  415f5c:	add	sp, sp, #0x1, lsl #12
  415f60:	ldp	x28, x19, [sp, #16]
  415f64:	ldp	x29, x30, [sp], #32
  415f68:	ret
  415f6c:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  415f70:	ldr	w19, [x8, #1324]
  415f74:	adrp	x2, 427000 <ferror@plt+0x25410>
  415f78:	add	x2, x2, #0x60b
  415f7c:	add	x0, sp, #0x800
  415f80:	mov	x3, sp
  415f84:	mov	w1, #0x800                 	// #2048
  415f88:	bl	401860 <snprintf@plt>
  415f8c:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  415f90:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  415f94:	ldr	x0, [x8, #3264]
  415f98:	ldr	x2, [x9, #3608]
  415f9c:	adrp	x1, 427000 <ferror@plt+0x25410>
  415fa0:	add	x1, x1, #0x617
  415fa4:	add	x4, sp, #0x800
  415fa8:	mov	w3, w19
  415fac:	bl	401bc0 <fprintf@plt>
  415fb0:	b	415f5c <ferror@plt+0x1436c>
  415fb4:	ret
  415fb8:	stp	x29, x30, [sp, #-32]!
  415fbc:	str	x28, [sp, #16]
  415fc0:	mov	x29, sp
  415fc4:	sub	sp, sp, #0x800
  415fc8:	mov	x3, x1
  415fcc:	mov	x2, x0
  415fd0:	mov	x0, sp
  415fd4:	mov	w1, #0x800                 	// #2048
  415fd8:	bl	401860 <snprintf@plt>
  415fdc:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  415fe0:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  415fe4:	adrp	x10, 45c000 <ferror@plt+0x5a410>
  415fe8:	ldr	w3, [x8, #1324]
  415fec:	ldr	x0, [x9, #3264]
  415ff0:	ldr	x2, [x10, #3608]
  415ff4:	adrp	x1, 427000 <ferror@plt+0x25410>
  415ff8:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  415ffc:	mov	w9, #0x1                   	// #1
  416000:	add	x1, x1, #0x617
  416004:	mov	x4, sp
  416008:	str	w9, [x8, #3920]
  41600c:	bl	401bc0 <fprintf@plt>
  416010:	add	sp, sp, #0x800
  416014:	ldr	x28, [sp, #16]
  416018:	ldp	x29, x30, [sp], #32
  41601c:	ret
  416020:	stp	x29, x30, [sp, #-32]!
  416024:	stp	x28, x19, [sp, #16]
  416028:	mov	x29, sp
  41602c:	sub	sp, sp, #0x800
  416030:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  416034:	ldr	w8, [x8, #2628]
  416038:	cbz	w8, 41604c <ferror@plt+0x1445c>
  41603c:	add	sp, sp, #0x800
  416040:	ldp	x28, x19, [sp, #16]
  416044:	ldp	x29, x30, [sp], #32
  416048:	ret
  41604c:	adrp	x2, 427000 <ferror@plt+0x25410>
  416050:	mov	w19, w1
  416054:	mov	x3, x0
  416058:	add	x2, x2, #0x60b
  41605c:	mov	x0, sp
  416060:	mov	w1, #0x800                 	// #2048
  416064:	bl	401860 <snprintf@plt>
  416068:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41606c:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  416070:	ldr	x0, [x8, #3264]
  416074:	ldr	x2, [x9, #3608]
  416078:	adrp	x1, 427000 <ferror@plt+0x25410>
  41607c:	add	x1, x1, #0x617
  416080:	mov	x4, sp
  416084:	mov	w3, w19
  416088:	bl	401bc0 <fprintf@plt>
  41608c:	b	41603c <ferror@plt+0x1444c>
  416090:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  416094:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  416098:	ldr	x8, [x8, #3264]
  41609c:	ldr	x2, [x9, #3608]
  4160a0:	mov	w3, w1
  4160a4:	adrp	x1, 427000 <ferror@plt+0x25410>
  4160a8:	add	x1, x1, #0x617
  4160ac:	mov	x4, x0
  4160b0:	mov	x0, x8
  4160b4:	b	401bc0 <fprintf@plt>
  4160b8:	stp	x29, x30, [sp, #-16]!
  4160bc:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x6330>
  4160c0:	adrp	x1, 427000 <ferror@plt+0x25410>
  4160c4:	add	x0, x0, #0xfb0
  4160c8:	add	x1, x1, #0x68f
  4160cc:	mov	w2, #0x1                   	// #1
  4160d0:	mov	x29, sp
  4160d4:	bl	4160fc <ferror@plt+0x1450c>
  4160d8:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x6330>
  4160dc:	adrp	x1, 427000 <ferror@plt+0x25410>
  4160e0:	add	x0, x0, #0xff0
  4160e4:	add	x1, x1, #0x6ac
  4160e8:	mov	w2, #0x1                   	// #1
  4160ec:	bl	4160fc <ferror@plt+0x1450c>
  4160f0:	mov	w0, #0x1                   	// #1
  4160f4:	ldp	x29, x30, [sp], #16
  4160f8:	ret
  4160fc:	stp	x29, x30, [sp, #-64]!
  416100:	movi	v0.2d, #0x0
  416104:	str	x23, [sp, #16]
  416108:	stp	x22, x21, [sp, #32]
  41610c:	stp	x20, x19, [sp, #48]
  416110:	mov	x29, sp
  416114:	mov	x20, x1
  416118:	mov	x19, x0
  41611c:	stp	q0, q0, [x0, #32]
  416120:	stp	q0, q0, [x0]
  416124:	bl	401b40 <regcomp@plt>
  416128:	cbz	w0, 4161a0 <ferror@plt+0x145b0>
  41612c:	mov	w21, w0
  416130:	mov	w0, #0xc8                  	// #200
  416134:	bl	4018b0 <malloc@plt>
  416138:	mov	x22, x0
  41613c:	cbnz	x0, 416154 <ferror@plt+0x14564>
  416140:	adrp	x1, 427000 <ferror@plt+0x25410>
  416144:	add	x1, x1, #0x622
  416148:	mov	w2, #0x5                   	// #5
  41614c:	bl	401ae0 <dcgettext@plt>
  416150:	bl	411180 <ferror@plt+0xf590>
  416154:	adrp	x2, 427000 <ferror@plt+0x25410>
  416158:	add	x2, x2, #0x64e
  41615c:	mov	w1, #0xc8                  	// #200
  416160:	mov	x0, x22
  416164:	mov	x3, x20
  416168:	mov	w23, #0xc8                  	// #200
  41616c:	bl	401860 <snprintf@plt>
  416170:	sxtw	x8, w0
  416174:	add	x2, x22, x8
  416178:	sub	x3, x23, x8
  41617c:	mov	w0, w21
  416180:	mov	x1, x19
  416184:	bl	401b80 <regerror@plt>
  416188:	mov	x0, x22
  41618c:	ldp	x20, x19, [sp, #48]
  416190:	ldp	x22, x21, [sp, #32]
  416194:	ldr	x23, [sp, #16]
  416198:	ldp	x29, x30, [sp], #64
  41619c:	b	411180 <ferror@plt+0xf590>
  4161a0:	ldp	x20, x19, [sp, #48]
  4161a4:	ldp	x22, x21, [sp, #32]
  4161a8:	ldr	x23, [sp, #16]
  4161ac:	ldp	x29, x30, [sp], #64
  4161b0:	ret
  4161b4:	stp	x29, x30, [sp, #-64]!
  4161b8:	str	x23, [sp, #16]
  4161bc:	stp	x22, x21, [sp, #32]
  4161c0:	stp	x20, x19, [sp, #48]
  4161c4:	mov	x29, sp
  4161c8:	cbz	x0, 4161e4 <ferror@plt+0x145f4>
  4161cc:	ldr	w23, [x0]
  4161d0:	mov	x22, x0
  4161d4:	tbnz	w23, #31, 4161e4 <ferror@plt+0x145f4>
  4161d8:	ldr	w8, [x22, #4]
  4161dc:	subs	w8, w8, w23
  4161e0:	b.ge	416200 <ferror@plt+0x14610>  // b.tcont
  4161e4:	mov	x20, xzr
  4161e8:	mov	x0, x20
  4161ec:	ldp	x20, x19, [sp, #48]
  4161f0:	ldp	x22, x21, [sp, #32]
  4161f4:	ldr	x23, [sp, #16]
  4161f8:	ldp	x29, x30, [sp], #64
  4161fc:	ret
  416200:	sxtw	x21, w8
  416204:	add	x0, x21, #0x1
  416208:	mov	x19, x1
  41620c:	bl	4018b0 <malloc@plt>
  416210:	mov	x20, x0
  416214:	cbnz	x0, 416230 <ferror@plt+0x14640>
  416218:	adrp	x1, 427000 <ferror@plt+0x25410>
  41621c:	add	x1, x1, #0x668
  416220:	mov	w2, #0x5                   	// #5
  416224:	bl	401ae0 <dcgettext@plt>
  416228:	bl	411180 <ferror@plt+0xf590>
  41622c:	ldr	w23, [x22]
  416230:	add	x1, x19, w23, sxtw
  416234:	mov	x0, x20
  416238:	mov	x2, x21
  41623c:	bl	401b50 <strncpy@plt>
  416240:	strb	wzr, [x20, x21]
  416244:	b	4161e8 <ferror@plt+0x145f8>
  416248:	stp	x29, x30, [sp, #-32]!
  41624c:	str	x19, [sp, #16]
  416250:	mov	x19, x1
  416254:	mov	x29, sp
  416258:	cbz	x0, 416284 <ferror@plt+0x14694>
  41625c:	ldr	w8, [x0]
  416260:	tbnz	w8, #31, 416284 <ferror@plt+0x14694>
  416264:	ldrsw	x9, [x0, #4]
  416268:	add	x3, x2, x8
  41626c:	adrp	x2, 427000 <ferror@plt+0x25410>
  416270:	add	x2, x2, #0x614
  416274:	sub	x1, x9, w8, sxtw
  416278:	mov	x0, x19
  41627c:	bl	401860 <snprintf@plt>
  416280:	b	41628c <ferror@plt+0x1469c>
  416284:	cbz	x19, 41628c <ferror@plt+0x1469c>
  416288:	strb	wzr, [x19]
  41628c:	mov	x0, x19
  416290:	ldr	x19, [sp, #16]
  416294:	ldp	x29, x30, [sp], #32
  416298:	ret
  41629c:	cbz	x0, 4162b0 <ferror@plt+0x146c0>
  4162a0:	ldr	w8, [x0]
  4162a4:	tbnz	w8, #31, 4162b4 <ferror@plt+0x146c4>
  4162a8:	ldr	w9, [x0, #4]
  4162ac:	sub	w0, w9, w8
  4162b0:	ret
  4162b4:	mov	w0, wzr
  4162b8:	ret
  4162bc:	sub	sp, sp, #0x70
  4162c0:	stp	x29, x30, [sp, #32]
  4162c4:	str	x25, [sp, #48]
  4162c8:	stp	x24, x23, [sp, #64]
  4162cc:	stp	x22, x21, [sp, #80]
  4162d0:	stp	x20, x19, [sp, #96]
  4162d4:	add	x29, sp, #0x20
  4162d8:	cbz	x0, 416334 <ferror@plt+0x14744>
  4162dc:	ldr	w25, [x0]
  4162e0:	mov	x23, x0
  4162e4:	tbnz	w25, #31, 416334 <ferror@plt+0x14744>
  4162e8:	ldr	w9, [x23, #4]
  4162ec:	mov	w19, w3
  4162f0:	mov	x20, x2
  4162f4:	mov	x21, x1
  4162f8:	sub	w8, w9, w25
  4162fc:	cmp	w8, #0x14
  416300:	b.ge	41633c <ferror@plt+0x1474c>  // b.tcont
  416304:	adrp	x2, 427000 <ferror@plt+0x25410>
  416308:	sxtw	x1, w8
  41630c:	add	x3, x21, x25
  416310:	add	x2, x2, #0x614
  416314:	add	x0, sp, #0xc
  416318:	bl	401860 <snprintf@plt>
  41631c:	add	x0, sp, #0xc
  416320:	mov	x1, x20
  416324:	mov	w2, w19
  416328:	bl	401a10 <strtol@plt>
  41632c:	mov	x19, x0
  416330:	b	4163a8 <ferror@plt+0x147b8>
  416334:	mov	w19, wzr
  416338:	b	4163a8 <ferror@plt+0x147b8>
  41633c:	cmp	w9, w25
  416340:	b.ge	41634c <ferror@plt+0x1475c>  // b.tcont
  416344:	mov	x22, xzr
  416348:	b	41638c <ferror@plt+0x1479c>
  41634c:	mov	w24, w8
  416350:	add	x0, x24, #0x1
  416354:	bl	4018b0 <malloc@plt>
  416358:	mov	x22, x0
  41635c:	cbnz	x0, 416378 <ferror@plt+0x14788>
  416360:	adrp	x1, 427000 <ferror@plt+0x25410>
  416364:	add	x1, x1, #0x668
  416368:	mov	w2, #0x5                   	// #5
  41636c:	bl	401ae0 <dcgettext@plt>
  416370:	bl	411180 <ferror@plt+0xf590>
  416374:	ldr	w25, [x23]
  416378:	add	x1, x21, w25, sxtw
  41637c:	mov	x0, x22
  416380:	mov	x2, x24
  416384:	bl	401b50 <strncpy@plt>
  416388:	strb	wzr, [x22, x24]
  41638c:	mov	x0, x22
  416390:	mov	x1, x20
  416394:	mov	w2, w19
  416398:	bl	401a10 <strtol@plt>
  41639c:	mov	x19, x0
  4163a0:	mov	x0, x22
  4163a4:	bl	401a30 <free@plt>
  4163a8:	mov	w0, w19
  4163ac:	ldp	x20, x19, [sp, #96]
  4163b0:	ldp	x22, x21, [sp, #80]
  4163b4:	ldp	x24, x23, [sp, #64]
  4163b8:	ldr	x25, [sp, #48]
  4163bc:	ldp	x29, x30, [sp, #32]
  4163c0:	add	sp, sp, #0x70
  4163c4:	ret
  4163c8:	cbz	x0, 4163e4 <ferror@plt+0x147f4>
  4163cc:	ldr	w8, [x0]
  4163d0:	tbnz	w8, #31, 4163e4 <ferror@plt+0x147f4>
  4163d4:	ldr	w9, [x0, #4]
  4163d8:	cmp	w8, w9
  4163dc:	cset	w0, eq  // eq = none
  4163e0:	ret
  4163e4:	mov	w0, #0x1                   	// #1
  4163e8:	ret
  4163ec:	stp	x29, x30, [sp, #-32]!
  4163f0:	stp	x20, x19, [sp, #16]
  4163f4:	adrp	x19, 45d000 <stdin@@GLIBC_2.17+0x330>
  4163f8:	ldr	x8, [x19, #1680]
  4163fc:	adrp	x10, 45d000 <stdin@@GLIBC_2.17+0x330>
  416400:	ldr	x11, [x10, #1688]
  416404:	mov	x29, sp
  416408:	add	x9, x8, #0x1
  41640c:	cmp	x9, x11
  416410:	b.cs	416420 <ferror@plt+0x14830>  // b.hs, b.nlast
  416414:	adrp	x10, 45d000 <stdin@@GLIBC_2.17+0x330>
  416418:	ldr	x0, [x10, #1672]
  41641c:	b	416444 <ferror@plt+0x14854>
  416420:	adrp	x20, 45d000 <stdin@@GLIBC_2.17+0x330>
  416424:	ldr	x0, [x20, #1672]
  416428:	add	x8, x11, #0x20
  41642c:	lsl	x1, x8, #2
  416430:	str	x8, [x10, #1688]
  416434:	bl	401950 <realloc@plt>
  416438:	ldr	x8, [x19, #1680]
  41643c:	str	x0, [x20, #1672]
  416440:	add	x9, x8, #0x1
  416444:	ldr	w8, [x0, x8, lsl #2]
  416448:	str	w8, [x0, x9, lsl #2]
  41644c:	str	x9, [x19, #1680]
  416450:	ldp	x20, x19, [sp, #16]
  416454:	ldp	x29, x30, [sp], #32
  416458:	ret
  41645c:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  416460:	ldr	x9, [x8, #1680]
  416464:	sub	x9, x9, #0x1
  416468:	str	x9, [x8, #1680]
  41646c:	ret
  416470:	stp	x29, x30, [sp, #-32]!
  416474:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  416478:	mov	w9, #0x20                  	// #32
  41647c:	mov	w0, #0x80                  	// #128
  416480:	str	x19, [sp, #16]
  416484:	mov	x29, sp
  416488:	str	x9, [x8, #1688]
  41648c:	bl	4018b0 <malloc@plt>
  416490:	adrp	x19, 45d000 <stdin@@GLIBC_2.17+0x330>
  416494:	str	x0, [x19, #1672]
  416498:	cbnz	x0, 4164b8 <ferror@plt+0x148c8>
  41649c:	adrp	x1, 427000 <ferror@plt+0x25410>
  4164a0:	add	x1, x1, #0x6bb
  4164a4:	mov	w2, #0x5                   	// #5
  4164a8:	bl	401ae0 <dcgettext@plt>
  4164ac:	mov	w1, #0x4                   	// #4
  4164b0:	bl	41172c <ferror@plt+0xfb3c>
  4164b4:	ldr	x0, [x19, #1672]
  4164b8:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  4164bc:	ldr	x8, [x8, #1680]
  4164c0:	ldr	x19, [sp, #16]
  4164c4:	str	wzr, [x0, x8, lsl #2]
  4164c8:	ldp	x29, x30, [sp], #32
  4164cc:	ret
  4164d0:	sub	sp, sp, #0x70
  4164d4:	stp	x24, x23, [sp, #64]
  4164d8:	mov	x24, x0
  4164dc:	mov	w0, #0x30                  	// #48
  4164e0:	stp	x29, x30, [sp, #16]
  4164e4:	stp	x28, x27, [sp, #32]
  4164e8:	stp	x26, x25, [sp, #48]
  4164ec:	stp	x22, x21, [sp, #80]
  4164f0:	stp	x20, x19, [sp, #96]
  4164f4:	add	x29, sp, #0x10
  4164f8:	mov	w21, w3
  4164fc:	mov	x22, x2
  416500:	mov	w23, w1
  416504:	bl	4018b0 <malloc@plt>
  416508:	adrp	x8, 427000 <ferror@plt+0x25410>
  41650c:	ldr	d0, [x8, #1760]
  416510:	and	w8, w21, #0x1
  416514:	mov	x20, x0
  416518:	mov	x19, xzr
  41651c:	strb	w8, [x0, #40]
  416520:	add	x8, x24, #0x10
  416524:	str	x24, [x0]
  416528:	stp	wzr, w23, [x0, #16]
  41652c:	str	x22, [x0, #24]
  416530:	sturh	wzr, [x0, #41]
  416534:	str	d0, [x0, #32]
  416538:	str	x24, [sp, #8]
  41653c:	b	416548 <ferror@plt+0x14958>
  416540:	add	x19, x19, #0x1
  416544:	add	x8, x8, #0x18
  416548:	ldur	x9, [x8, #-16]
  41654c:	cbnz	x9, 416540 <ferror@plt+0x14950>
  416550:	ldur	w9, [x8, #-8]
  416554:	cbnz	w9, 416540 <ferror@plt+0x14950>
  416558:	ldr	x9, [x8]
  41655c:	cbnz	x9, 416540 <ferror@plt+0x14950>
  416560:	and	x8, x19, #0xffffffff
  416564:	str	x8, [sp]
  416568:	add	x8, x8, w19, uxtw #1
  41656c:	lsl	x0, x8, #2
  416570:	str	w19, [x20, #16]
  416574:	bl	4018b0 <malloc@plt>
  416578:	str	x0, [x20, #8]
  41657c:	cbz	w19, 41669c <ferror@plt+0x14aac>
  416580:	mov	x21, x0
  416584:	mov	x23, xzr
  416588:	mov	w22, #0xc                   	// #12
  41658c:	b	4165a0 <ferror@plt+0x149b0>
  416590:	ldr	x8, [sp]
  416594:	add	x23, x23, #0x1
  416598:	cmp	x23, x8
  41659c:	b.eq	41669c <ferror@plt+0x14aac>  // b.none
  4165a0:	ldr	x9, [sp, #8]
  4165a4:	madd	x27, x23, x22, x21
  4165a8:	mov	w8, #0x1                   	// #1
  4165ac:	str	w8, [x27]
  4165b0:	mov	w8, #0x18                  	// #24
  4165b4:	mul	x8, x23, x8
  4165b8:	ldr	x0, [x9, x8]
  4165bc:	ldrb	w8, [x0]
  4165c0:	cmp	w8, #0x2d
  4165c4:	b.ne	4165ec <ferror@plt+0x149fc>  // b.any
  4165c8:	ldrb	w8, [x0, #1]
  4165cc:	cmp	w8, #0x2d
  4165d0:	b.ne	4165ec <ferror@plt+0x149fc>  // b.any
  4165d4:	mov	w26, #0x9                   	// #9
  4165d8:	mov	w8, #0x1                   	// #1
  4165dc:	add	x28, x0, #0x2
  4165e0:	str	w26, [x27]
  4165e4:	strb	w8, [x20, #41]
  4165e8:	b	4165f8 <ferror@plt+0x14a08>
  4165ec:	add	x28, x0, #0x1
  4165f0:	mov	w26, #0x1                   	// #1
  4165f4:	strb	w26, [x20, #42]
  4165f8:	bl	401790 <strlen@plt>
  4165fc:	madd	x25, x23, x22, x21
  416600:	mov	w19, wzr
  416604:	str	wzr, [x25, #4]!
  416608:	add	x8, x28, #0x1
  41660c:	str	w0, [x25, #4]
  416610:	b	416634 <ferror@plt+0x14a44>
  416614:	cbz	w19, 416660 <ferror@plt+0x14a70>
  416618:	and	w8, w26, #0xfffffffc
  41661c:	orr	w26, w8, #0x2
  416620:	str	w26, [x27]
  416624:	ldrb	w22, [x24]
  416628:	cmp	w22, #0x5b
  41662c:	add	x8, x24, #0x1
  416630:	b.eq	41666c <ferror@plt+0x14a7c>  // b.none
  416634:	ldrb	w22, [x8]
  416638:	mov	x24, x8
  41663c:	cmp	w22, #0x3d
  416640:	b.eq	416614 <ferror@plt+0x14a24>  // b.none
  416644:	cbz	w22, 416688 <ferror@plt+0x14a98>
  416648:	bl	401a00 <__ctype_b_loc@plt>
  41664c:	ldr	x8, [x0]
  416650:	ldrh	w8, [x8, x22, lsl #1]
  416654:	tbnz	w8, #13, 416614 <ferror@plt+0x14a24>
  416658:	tbnz	w26, #3, 416628 <ferror@plt+0x14a38>
  41665c:	b	416614 <ferror@plt+0x14a24>
  416660:	sub	w19, w24, w28
  416664:	str	w19, [x25]
  416668:	b	416618 <ferror@plt+0x14a28>
  41666c:	cbnz	w19, 41667c <ferror@plt+0x14a8c>
  416670:	sub	x8, x8, #0x1
  416674:	sub	w19, w8, w28
  416678:	str	w19, [x25]
  41667c:	and	w8, w26, #0xfffffff8
  416680:	orr	w8, w8, #0x4
  416684:	str	w8, [x27]
  416688:	mov	w22, #0xc                   	// #12
  41668c:	cbnz	w19, 416590 <ferror@plt+0x149a0>
  416690:	sub	w8, w24, w28
  416694:	str	w8, [x25]
  416698:	b	416590 <ferror@plt+0x149a0>
  41669c:	mov	x0, x20
  4166a0:	ldp	x20, x19, [sp, #96]
  4166a4:	ldp	x22, x21, [sp, #80]
  4166a8:	ldp	x24, x23, [sp, #64]
  4166ac:	ldp	x26, x25, [sp, #48]
  4166b0:	ldp	x28, x27, [sp, #32]
  4166b4:	ldp	x29, x30, [sp, #16]
  4166b8:	add	sp, sp, #0x70
  4166bc:	ret
  4166c0:	sub	sp, sp, #0xa0
  4166c4:	stp	x29, x30, [sp, #64]
  4166c8:	stp	x20, x19, [sp, #144]
  4166cc:	add	x29, sp, #0x40
  4166d0:	mov	x19, x1
  4166d4:	mov	x20, x0
  4166d8:	stp	x28, x27, [sp, #80]
  4166dc:	stp	x26, x25, [sp, #96]
  4166e0:	stp	x24, x23, [sp, #112]
  4166e4:	stp	x22, x21, [sp, #128]
  4166e8:	stur	xzr, [x29, #-8]
  4166ec:	cbz	x2, 416700 <ferror@plt+0x14b10>
  4166f0:	adrp	x1, 426000 <ferror@plt+0x24410>
  4166f4:	add	x1, x1, #0x320
  4166f8:	mov	x0, x19
  4166fc:	b	416760 <ferror@plt+0x14b70>
  416700:	ldr	x8, [x20, #24]
  416704:	ldr	x21, [x8]
  416708:	mov	x0, x21
  41670c:	bl	401790 <strlen@plt>
  416710:	cbz	x0, 41672c <ferror@plt+0x14b3c>
  416714:	ldrb	w8, [x21, x0]
  416718:	cmp	w8, #0x2f
  41671c:	b.eq	41672c <ferror@plt+0x14b3c>  // b.none
  416720:	subs	x0, x0, #0x1
  416724:	b.ne	416714 <ferror@plt+0x14b24>  // b.any
  416728:	b	416730 <ferror@plt+0x14b40>
  41672c:	add	x21, x21, x0
  416730:	mov	x8, x21
  416734:	ldrb	w9, [x8], #1
  416738:	adrp	x1, 427000 <ferror@plt+0x25410>
  41673c:	add	x1, x1, #0x6ec
  416740:	mov	w2, #0x5                   	// #5
  416744:	cmp	w9, #0x2f
  416748:	mov	x0, xzr
  41674c:	csel	x21, x8, x21, eq  // eq = none
  416750:	bl	401ae0 <dcgettext@plt>
  416754:	mov	x1, x0
  416758:	mov	x0, x19
  41675c:	mov	x2, x21
  416760:	bl	401bc0 <fprintf@plt>
  416764:	mov	w0, #0xa                   	// #10
  416768:	mov	x1, x19
  41676c:	bl	401820 <fputc@plt>
  416770:	ldrsw	x22, [x20, #16]
  416774:	add	x8, x22, x22, lsl #1
  416778:	lsl	x0, x8, #3
  41677c:	bl	4018b0 <malloc@plt>
  416780:	cmp	w22, #0x1
  416784:	str	x0, [sp, #8]
  416788:	b.lt	4169e4 <ferror@plt+0x14df4>  // b.tstop
  41678c:	mov	x21, xzr
  416790:	mov	x28, xzr
  416794:	and	x8, x22, #0xffffffff
  416798:	mov	w23, #0x18                  	// #24
  41679c:	str	x8, [sp, #32]
  4167a0:	b	4167bc <ferror@plt+0x14bcc>
  4167a4:	stur	x27, [x29, #-8]
  4167a8:	ldr	x8, [sp, #32]
  4167ac:	ldur	x21, [x29, #-8]
  4167b0:	mov	x28, x11
  4167b4:	cmp	x11, x8
  4167b8:	b.eq	4168a4 <ferror@plt+0x14cb4>  // b.none
  4167bc:	ldr	x8, [sp, #8]
  4167c0:	add	x11, x28, #0x1
  4167c4:	madd	x27, x28, x23, x8
  4167c8:	mov	x8, x27
  4167cc:	str	w28, [x27]
  4167d0:	str	xzr, [x8, #8]!
  4167d4:	str	xzr, [x27, #16]
  4167d8:	cbz	x21, 4167a4 <ferror@plt+0x14bb4>
  4167dc:	stp	x8, x11, [x29, #-24]
  4167e0:	ldr	x24, [x20]
  4167e4:	mov	x8, xzr
  4167e8:	sub	x26, x29, #0x8
  4167ec:	madd	x25, x28, x23, x24
  4167f0:	ldr	w22, [x25, #8]
  4167f4:	b	416808 <ferror@plt+0x14c18>
  4167f8:	ldr	x9, [x21, #8]!
  4167fc:	mov	x26, x21
  416800:	mov	x21, x9
  416804:	cbz	x9, 41687c <ferror@plt+0x14c8c>
  416808:	ldrsw	x9, [x21]
  41680c:	madd	x10, x9, x23, x24
  416810:	ldr	w10, [x10, #8]
  416814:	cmp	w10, w22
  416818:	b.eq	416870 <ferror@plt+0x14c80>  // b.none
  41681c:	cbnz	x8, 4167f8 <ferror@plt+0x14c08>
  416820:	ldr	x8, [x20, #8]
  416824:	mov	w12, #0xc                   	// #12
  416828:	mul	x10, x9, x23
  41682c:	mul	x9, x9, x12
  416830:	ldr	w9, [x8, x9]
  416834:	mul	x12, x28, x12
  416838:	ldr	w8, [x8, x12]
  41683c:	ldr	x11, [x25]
  416840:	ldr	x10, [x24, x10]
  416844:	tst	w9, #0x8
  416848:	mov	w12, #0x1                   	// #1
  41684c:	cinc	x9, x12, ne  // ne = any
  416850:	tst	w8, #0x8
  416854:	cinc	x8, x12, ne  // ne = any
  416858:	add	x0, x10, x9
  41685c:	add	x1, x11, x8
  416860:	bl	401940 <strcasecmp@plt>
  416864:	cmp	w0, #0x0
  416868:	csel	x8, x26, xzr, gt
  41686c:	b	4167f8 <ferror@plt+0x14c08>
  416870:	mov	w9, wzr
  416874:	add	x26, x21, #0x10
  416878:	b	416880 <ferror@plt+0x14c90>
  41687c:	mov	w9, #0x1                   	// #1
  416880:	cmp	x8, #0x0
  416884:	cset	w10, ne  // ne = any
  416888:	tst	w10, w9
  41688c:	csel	x8, x8, x26, ne  // ne = any
  416890:	ldp	x12, x11, [x29, #-24]
  416894:	ldr	x9, [x8]
  416898:	str	x9, [x12]
  41689c:	str	x27, [x8]
  4168a0:	b	4167a8 <ferror@plt+0x14bb8>
  4168a4:	cbz	x21, 4169e4 <ferror@plt+0x14df4>
  4168a8:	stur	wzr, [x29, #-24]
  4168ac:	ldp	x23, x22, [x20]
  4168b0:	mov	w24, wzr
  4168b4:	mov	w25, #0xc                   	// #12
  4168b8:	mov	w26, #0x18                  	// #24
  4168bc:	b	4168fc <ferror@plt+0x14d0c>
  4168c0:	ldur	w10, [x29, #-24]
  4168c4:	madd	x8, x8, x26, x23
  4168c8:	ldr	x8, [x8, #16]
  4168cc:	cmp	w9, w10
  4168d0:	csel	w10, w9, w10, gt
  4168d4:	adrp	x9, 43c000 <ferror@plt+0x3a410>
  4168d8:	cmp	x8, #0x0
  4168dc:	add	x9, x9, #0x42b
  4168e0:	csel	x0, x9, x8, eq  // eq = none
  4168e4:	stur	w10, [x29, #-24]
  4168e8:	bl	401790 <strlen@plt>
  4168ec:	ldr	x21, [x21, #8]
  4168f0:	cmp	w24, w0
  4168f4:	csel	w24, w0, w24, lt  // lt = tstop
  4168f8:	cbz	x21, 4169ec <ferror@plt+0x14dfc>
  4168fc:	ldrsw	x8, [x21]
  416900:	mul	x9, x8, x25
  416904:	ldr	w12, [x22, x9]
  416908:	tbnz	w12, #3, 416924 <ferror@plt+0x14d34>
  41690c:	madd	x9, x8, x25, x22
  416910:	ldr	w9, [x9, #8]
  416914:	mov	w10, #0x1                   	// #1
  416918:	ldr	x11, [x21, #16]
  41691c:	cbnz	x11, 416934 <ferror@plt+0x14d44>
  416920:	b	416974 <ferror@plt+0x14d84>
  416924:	mov	w9, wzr
  416928:	mov	w10, wzr
  41692c:	ldr	x11, [x21, #16]
  416930:	cbz	x11, 416974 <ferror@plt+0x14d84>
  416934:	mov	x13, x11
  416938:	b	416944 <ferror@plt+0x14d54>
  41693c:	ldr	x13, [x13, #8]
  416940:	cbz	x13, 416974 <ferror@plt+0x14d84>
  416944:	ldrsw	x14, [x13]
  416948:	mul	x15, x14, x25
  41694c:	ldrb	w15, [x22, x15]
  416950:	tbnz	w15, #3, 41693c <ferror@plt+0x14d4c>
  416954:	madd	x14, x14, x25, x22
  416958:	ldr	w14, [x14, #8]
  41695c:	cmp	w10, #0x0
  416960:	add	w10, w10, #0x1
  416964:	add	w15, w14, #0x2
  416968:	csel	w14, w14, w15, eq  // eq = none
  41696c:	add	w9, w14, w9
  416970:	b	41693c <ferror@plt+0x14d4c>
  416974:	tbnz	w12, #3, 416984 <ferror@plt+0x14d94>
  416978:	mov	w12, wzr
  41697c:	cbnz	x11, 4169b0 <ferror@plt+0x14dc0>
  416980:	b	4168c0 <ferror@plt+0x14cd0>
  416984:	madd	x12, x8, x25, x22
  416988:	ldr	w12, [x12, #8]
  41698c:	cmp	w10, #0x0
  416990:	add	w13, w12, #0x2
  416994:	csel	w12, w12, w13, eq  // eq = none
  416998:	add	w9, w12, w9
  41699c:	mov	w12, #0x1                   	// #1
  4169a0:	cbnz	x11, 4169b0 <ferror@plt+0x14dc0>
  4169a4:	b	4168c0 <ferror@plt+0x14cd0>
  4169a8:	ldr	x11, [x11, #8]
  4169ac:	cbz	x11, 4168c0 <ferror@plt+0x14cd0>
  4169b0:	ldrsw	x13, [x11]
  4169b4:	mul	x14, x13, x25
  4169b8:	ldrb	w14, [x22, x14]
  4169bc:	tbz	w14, #3, 4169a8 <ferror@plt+0x14db8>
  4169c0:	madd	x13, x13, x25, x22
  4169c4:	ldr	w13, [x13, #8]
  4169c8:	orr	w14, w12, w10
  4169cc:	cmp	w14, #0x0
  4169d0:	add	w12, w12, #0x1
  4169d4:	add	w15, w13, #0x2
  4169d8:	csel	w13, w13, w15, eq  // eq = none
  4169dc:	add	w9, w13, w9
  4169e0:	b	4169a8 <ferror@plt+0x14db8>
  4169e4:	mov	w24, wzr
  4169e8:	stur	wzr, [x29, #-24]
  4169ec:	adrp	x0, 427000 <ferror@plt+0x25410>
  4169f0:	add	x0, x0, #0x70d
  4169f4:	bl	401b90 <getenv@plt>
  4169f8:	cbz	x0, 416a0c <ferror@plt+0x14e1c>
  4169fc:	mov	w2, #0xa                   	// #10
  416a00:	mov	x1, xzr
  416a04:	bl	401a10 <strtol@plt>
  416a08:	b	416a10 <ferror@plt+0x14e20>
  416a0c:	mov	w0, #0x50                  	// #80
  416a10:	ldur	w10, [x29, #-24]
  416a14:	mov	w9, #0x7fffffff            	// #2147483647
  416a18:	adrp	x25, 427000 <ferror@plt+0x25410>
  416a1c:	adrp	x27, 424000 <ferror@plt+0x22410>
  416a20:	sub	w8, w0, w10
  416a24:	sub	w8, w8, #0x5
  416a28:	add	w11, w10, #0x4
  416a2c:	cmp	w8, #0xe
  416a30:	csel	w8, w9, w8, lt  // lt = tstop
  416a34:	add	w9, w11, w24
  416a38:	cmp	w9, w0
  416a3c:	csel	w24, w24, w8, lt  // lt = tstop
  416a40:	sub	w8, w24, #0x1
  416a44:	add	w10, w10, #0x5
  416a48:	add	x8, x8, #0x1
  416a4c:	mov	w12, wzr
  416a50:	str	w10, [sp, #28]
  416a54:	mov	w13, #0x1                   	// #1
  416a58:	mov	w28, #0xc                   	// #12
  416a5c:	mov	w21, #0x18                  	// #24
  416a60:	add	x25, x25, #0x614
  416a64:	str	w11, [sp, #16]
  416a68:	add	x27, x27, #0x380
  416a6c:	str	x8, [sp, #32]
  416a70:	mov	w8, #0x1                   	// #1
  416a74:	b	416a84 <ferror@plt+0x14e94>
  416a78:	add	w8, w12, #0x1
  416a7c:	cmp	w8, #0x3
  416a80:	b.eq	416e44 <ferror@plt+0x15254>  // b.none
  416a84:	ldur	x22, [x29, #-8]
  416a88:	mov	w14, w12
  416a8c:	mov	w12, w8
  416a90:	cbz	x22, 416a78 <ferror@plt+0x14e88>
  416a94:	stp	w14, w12, [sp, #20]
  416a98:	b	416ad8 <ferror@plt+0x14ee8>
  416a9c:	adrp	x1, 426000 <ferror@plt+0x24410>
  416aa0:	mov	x0, x19
  416aa4:	add	x1, x1, #0x320
  416aa8:	mov	x2, x26
  416aac:	bl	401bc0 <fprintf@plt>
  416ab0:	ldp	w14, w12, [sp, #20]
  416ab4:	ldur	x22, [x29, #-16]
  416ab8:	adrp	x25, 427000 <ferror@plt+0x25410>
  416abc:	adrp	x27, 424000 <ferror@plt+0x22410>
  416ac0:	mov	w13, #0x1                   	// #1
  416ac4:	mov	w21, #0x18                  	// #24
  416ac8:	add	x25, x25, #0x614
  416acc:	add	x27, x27, #0x380
  416ad0:	ldr	x22, [x22, #8]
  416ad4:	cbz	x22, 416a78 <ferror@plt+0x14e88>
  416ad8:	ldrsw	x8, [x22]
  416adc:	ldr	x9, [x20, #8]
  416ae0:	ldr	x10, [x22, #16]
  416ae4:	mul	x8, x8, x28
  416ae8:	ldr	w8, [x9, x8]
  416aec:	bic	w8, w13, w8, lsr #3
  416af0:	cbz	x10, 416b14 <ferror@plt+0x14f24>
  416af4:	ldrsw	x11, [x10]
  416af8:	mul	x11, x11, x28
  416afc:	ldrb	w11, [x9, x11]
  416b00:	tbz	w11, #3, 416b10 <ferror@plt+0x14f20>
  416b04:	ldr	x10, [x10, #8]
  416b08:	cbnz	x10, 416af4 <ferror@plt+0x14f04>
  416b0c:	b	416b14 <ferror@plt+0x14f24>
  416b10:	mov	w8, #0x1                   	// #1
  416b14:	cmp	w12, #0x2
  416b18:	cset	w9, eq  // eq = none
  416b1c:	cmp	w8, #0x0
  416b20:	orr	w10, w8, w14
  416b24:	cset	w8, ne  // ne = any
  416b28:	cbz	w10, 416ad0 <ferror@plt+0x14ee0>
  416b2c:	and	w8, w9, w8
  416b30:	tbnz	w8, #0, 416ad0 <ferror@plt+0x14ee0>
  416b34:	mov	w0, #0x20                  	// #32
  416b38:	mov	x1, x19
  416b3c:	bl	401820 <fputc@plt>
  416b40:	mov	w0, #0x20                  	// #32
  416b44:	mov	x1, x19
  416b48:	bl	401820 <fputc@plt>
  416b4c:	ldrsw	x8, [x22]
  416b50:	ldr	x9, [x20, #8]
  416b54:	stur	x22, [x29, #-16]
  416b58:	mul	x10, x8, x28
  416b5c:	ldrb	w9, [x9, x10]
  416b60:	tbnz	w9, #3, 416b88 <ferror@plt+0x14f98>
  416b64:	ldr	x9, [x20]
  416b68:	mul	x8, x8, x21
  416b6c:	mov	x0, x19
  416b70:	mov	x1, x25
  416b74:	ldr	x2, [x9, x8]
  416b78:	bl	401bc0 <fprintf@plt>
  416b7c:	add	w26, w0, #0x2
  416b80:	mov	w8, #0x1                   	// #1
  416b84:	b	416b90 <ferror@plt+0x14fa0>
  416b88:	mov	w8, wzr
  416b8c:	mov	w26, #0x2                   	// #2
  416b90:	ldur	x9, [x29, #-16]
  416b94:	ldr	x22, [x9, #16]
  416b98:	cbnz	x22, 416c80 <ferror@plt+0x15090>
  416b9c:	ldur	x9, [x29, #-16]
  416ba0:	ldr	x10, [x20, #8]
  416ba4:	ldrsw	x9, [x9]
  416ba8:	mul	x11, x9, x28
  416bac:	ldrb	w10, [x10, x11]
  416bb0:	tbz	w10, #3, 416bf4 <ferror@plt+0x15004>
  416bb4:	add	w22, w8, #0x1
  416bb8:	cbz	w8, 416bd4 <ferror@plt+0x14fe4>
  416bbc:	mov	x0, x19
  416bc0:	mov	x1, x27
  416bc4:	bl	401bc0 <fprintf@plt>
  416bc8:	ldur	x8, [x29, #-16]
  416bcc:	add	w26, w0, w26
  416bd0:	ldrsw	x9, [x8]
  416bd4:	ldr	x8, [x20]
  416bd8:	mul	x9, x9, x21
  416bdc:	mov	x0, x19
  416be0:	mov	x1, x25
  416be4:	ldr	x2, [x8, x9]
  416be8:	bl	401bc0 <fprintf@plt>
  416bec:	add	w26, w0, w26
  416bf0:	mov	w8, w22
  416bf4:	ldur	x9, [x29, #-16]
  416bf8:	ldr	x22, [x9, #16]
  416bfc:	cbnz	x22, 416cdc <ferror@plt+0x150ec>
  416c00:	ldr	w8, [sp, #16]
  416c04:	sub	w8, w8, w26
  416c08:	cmp	w8, #0x1
  416c0c:	b.lt	416c30 <ferror@plt+0x15040>  // b.tstop
  416c10:	ldr	w8, [sp, #28]
  416c14:	sub	w22, w8, w26
  416c18:	mov	w0, #0x20                  	// #32
  416c1c:	mov	x1, x19
  416c20:	bl	401820 <fputc@plt>
  416c24:	sub	w22, w22, #0x1
  416c28:	cmp	w22, #0x1
  416c2c:	b.gt	416c18 <ferror@plt+0x15028>
  416c30:	ldur	x8, [x29, #-16]
  416c34:	ldr	x9, [x20]
  416c38:	ldrsw	x8, [x8]
  416c3c:	madd	x8, x8, x21, x9
  416c40:	ldr	x8, [x8, #16]
  416c44:	adrp	x9, 43c000 <ferror@plt+0x3a410>
  416c48:	add	x9, x9, #0x42b
  416c4c:	cmp	x8, #0x0
  416c50:	csel	x26, x9, x8, eq  // eq = none
  416c54:	b	416d14 <ferror@plt+0x15124>
  416c58:	ldr	x8, [x20]
  416c5c:	mul	x9, x9, x21
  416c60:	mov	x0, x19
  416c64:	mov	x1, x25
  416c68:	ldr	x2, [x8, x9]
  416c6c:	bl	401bc0 <fprintf@plt>
  416c70:	add	w26, w0, w26
  416c74:	mov	w8, w23
  416c78:	ldr	x22, [x22, #8]
  416c7c:	cbz	x22, 416b9c <ferror@plt+0x14fac>
  416c80:	ldrsw	x9, [x22]
  416c84:	ldr	x10, [x20, #8]
  416c88:	mul	x11, x9, x28
  416c8c:	ldrb	w10, [x10, x11]
  416c90:	tbnz	w10, #3, 416c78 <ferror@plt+0x15088>
  416c94:	add	w23, w8, #0x1
  416c98:	cbz	w8, 416c58 <ferror@plt+0x15068>
  416c9c:	mov	x0, x19
  416ca0:	mov	x1, x27
  416ca4:	bl	401bc0 <fprintf@plt>
  416ca8:	ldrsw	x9, [x22]
  416cac:	add	w26, w0, w26
  416cb0:	b	416c58 <ferror@plt+0x15068>
  416cb4:	ldr	x8, [x20]
  416cb8:	mul	x9, x9, x21
  416cbc:	mov	x0, x19
  416cc0:	mov	x1, x25
  416cc4:	ldr	x2, [x8, x9]
  416cc8:	bl	401bc0 <fprintf@plt>
  416ccc:	add	w26, w0, w26
  416cd0:	mov	w8, w23
  416cd4:	ldr	x22, [x22, #8]
  416cd8:	cbz	x22, 416c00 <ferror@plt+0x15010>
  416cdc:	ldrsw	x9, [x22]
  416ce0:	ldr	x10, [x20, #8]
  416ce4:	mul	x11, x9, x28
  416ce8:	ldrb	w10, [x10, x11]
  416cec:	tbz	w10, #3, 416cd4 <ferror@plt+0x150e4>
  416cf0:	add	w23, w8, #0x1
  416cf4:	cbz	w8, 416cb4 <ferror@plt+0x150c4>
  416cf8:	mov	x0, x19
  416cfc:	mov	x1, x27
  416d00:	bl	401bc0 <fprintf@plt>
  416d04:	ldrsw	x9, [x22]
  416d08:	add	w26, w0, w26
  416d0c:	b	416cb4 <ferror@plt+0x150c4>
  416d10:	add	x26, x25, #0x1
  416d14:	ldrb	w23, [x26]
  416d18:	cmp	w24, #0x1
  416d1c:	b.lt	416d94 <ferror@plt+0x151a4>  // b.tstop
  416d20:	ldr	x8, [sp, #32]
  416d24:	mov	x27, xzr
  416d28:	mov	x22, xzr
  416d2c:	add	x25, x26, x8
  416d30:	ands	w8, w23, #0xff
  416d34:	b.eq	416a9c <ferror@plt+0x14eac>  // b.none
  416d38:	cmp	w8, #0xa
  416d3c:	b.eq	416dfc <ferror@plt+0x1520c>  // b.none
  416d40:	add	x21, x26, x27
  416d44:	bl	401a00 <__ctype_b_loc@plt>
  416d48:	ldr	x8, [x0]
  416d4c:	and	x9, x23, #0xff
  416d50:	and	w10, w23, #0xff
  416d54:	add	x11, x26, x27
  416d58:	ldrh	w8, [x8, x9, lsl #1]
  416d5c:	cmp	w10, #0x2d
  416d60:	ldrb	w23, [x11, #1]
  416d64:	cset	w9, eq  // eq = none
  416d68:	and	w8, w8, #0x2000
  416d6c:	orr	w8, w9, w8, lsr #13
  416d70:	add	x27, x27, #0x1
  416d74:	cmp	w8, #0x0
  416d78:	csel	x22, x21, x22, ne  // ne = any
  416d7c:	cmp	w24, w27
  416d80:	b.ne	416d30 <ferror@plt+0x15140>  // b.any
  416d84:	mov	w27, w24
  416d88:	cmp	w23, #0xa
  416d8c:	b.ne	416da8 <ferror@plt+0x151b8>  // b.any
  416d90:	b	416e00 <ferror@plt+0x15210>
  416d94:	mov	w27, wzr
  416d98:	mov	x22, xzr
  416d9c:	mov	x25, x26
  416da0:	cmp	w23, #0xa
  416da4:	b.eq	416e00 <ferror@plt+0x15210>  // b.none
  416da8:	cbz	w23, 416a9c <ferror@plt+0x14eac>
  416dac:	sub	w8, w22, w26
  416db0:	cmp	x22, #0x0
  416db4:	adrp	x1, 427000 <ferror@plt+0x25410>
  416db8:	csel	w2, w27, w8, eq  // eq = none
  416dbc:	mov	x0, x19
  416dc0:	add	x1, x1, #0x704
  416dc4:	mov	x3, x26
  416dc8:	csel	x25, x25, x22, eq  // eq = none
  416dcc:	bl	401bc0 <fprintf@plt>
  416dd0:	ldur	w8, [x29, #-24]
  416dd4:	cmn	w8, #0x3
  416dd8:	b.lt	416d10 <ferror@plt+0x15120>  // b.tstop
  416ddc:	ldr	w22, [sp, #28]
  416de0:	mov	w0, #0x20                  	// #32
  416de4:	mov	x1, x19
  416de8:	bl	401820 <fputc@plt>
  416dec:	sub	w22, w22, #0x1
  416df0:	cmp	w22, #0x1
  416df4:	b.gt	416de0 <ferror@plt+0x151f0>
  416df8:	b	416d10 <ferror@plt+0x15120>
  416dfc:	add	x25, x26, x27
  416e00:	adrp	x1, 427000 <ferror@plt+0x25410>
  416e04:	mov	x0, x19
  416e08:	add	x1, x1, #0x704
  416e0c:	mov	w2, w27
  416e10:	mov	x3, x26
  416e14:	bl	401bc0 <fprintf@plt>
  416e18:	ldur	w8, [x29, #-24]
  416e1c:	cmn	w8, #0x3
  416e20:	b.lt	416d10 <ferror@plt+0x15120>  // b.tstop
  416e24:	ldr	w22, [sp, #28]
  416e28:	mov	w0, #0x20                  	// #32
  416e2c:	mov	x1, x19
  416e30:	bl	401820 <fputc@plt>
  416e34:	sub	w22, w22, #0x1
  416e38:	cmp	w22, #0x1
  416e3c:	b.gt	416e28 <ferror@plt+0x15238>
  416e40:	b	416d10 <ferror@plt+0x15120>
  416e44:	ldr	x0, [sp, #8]
  416e48:	bl	401a30 <free@plt>
  416e4c:	ldp	x20, x19, [sp, #144]
  416e50:	ldp	x22, x21, [sp, #128]
  416e54:	ldp	x24, x23, [sp, #112]
  416e58:	ldp	x26, x25, [sp, #96]
  416e5c:	ldp	x28, x27, [sp, #80]
  416e60:	ldp	x29, x30, [sp, #64]
  416e64:	mov	w0, wzr
  416e68:	add	sp, sp, #0xa0
  416e6c:	ret
  416e70:	sub	sp, sp, #0xb0
  416e74:	stp	x20, x19, [sp, #160]
  416e78:	mov	x20, x1
  416e7c:	mov	x19, x0
  416e80:	stp	x29, x30, [sp, #80]
  416e84:	stp	x28, x27, [sp, #96]
  416e88:	stp	x26, x25, [sp, #112]
  416e8c:	stp	x24, x23, [sp, #128]
  416e90:	stp	x22, x21, [sp, #144]
  416e94:	add	x29, sp, #0x50
  416e98:	cbz	x1, 416ea0 <ferror@plt+0x152b0>
  416e9c:	str	xzr, [x20]
  416ea0:	cbz	x2, 416eac <ferror@plt+0x152bc>
  416ea4:	ldr	w8, [x19, #32]
  416ea8:	str	w8, [x2]
  416eac:	ldr	w24, [x19, #32]
  416eb0:	ldr	w26, [x19, #20]
  416eb4:	cmp	w24, w26
  416eb8:	b.ge	417060 <ferror@plt+0x15470>  // b.tcont
  416ebc:	ldr	x23, [x19, #24]
  416ec0:	sxtw	x8, w24
  416ec4:	ldr	x8, [x23, x8, lsl #3]
  416ec8:	cbz	x8, 417060 <ferror@plt+0x15470>
  416ecc:	ldr	w25, [x19, #36]
  416ed0:	sxtw	x9, w25
  416ed4:	add	x27, x8, x9
  416ed8:	cbz	w25, 416f78 <ferror@plt+0x15388>
  416edc:	ldr	w8, [x19, #16]
  416ee0:	cmp	w8, #0x1
  416ee4:	b.lt	416f4c <ferror@plt+0x1535c>  // b.tstop
  416ee8:	ldp	x11, x12, [x19]
  416eec:	mov	x10, xzr
  416ef0:	mov	w9, wzr
  416ef4:	mov	w28, #0xffffffff            	// #-1
  416ef8:	b	416f10 <ferror@plt+0x15320>
  416efc:	add	x10, x10, #0x1
  416f00:	add	x12, x12, #0xc
  416f04:	cmp	x8, x10
  416f08:	add	x11, x11, #0x18
  416f0c:	b.eq	416f38 <ferror@plt+0x15348>  // b.none
  416f10:	ldrb	w13, [x12]
  416f14:	tbnz	w13, #3, 416efc <ferror@plt+0x1530c>
  416f18:	ldr	x13, [x11]
  416f1c:	ldrb	w14, [x27]
  416f20:	ldrb	w13, [x13, #1]
  416f24:	cmp	w13, w14
  416f28:	b.ne	416efc <ferror@plt+0x1530c>  // b.any
  416f2c:	add	w9, w9, #0x1
  416f30:	mov	w28, w10
  416f34:	b	416efc <ferror@plt+0x1530c>
  416f38:	cbz	w9, 416f4c <ferror@plt+0x1535c>
  416f3c:	cmp	w9, #0x2
  416f40:	b.lt	416ff0 <ferror@plt+0x15400>  // b.tstop
  416f44:	mov	w2, #0xfffffffe            	// #-2
  416f48:	b	416f50 <ferror@plt+0x15360>
  416f4c:	mov	w2, #0xffffffff            	// #-1
  416f50:	mov	x0, x19
  416f54:	ldp	x20, x19, [sp, #160]
  416f58:	ldp	x22, x21, [sp, #144]
  416f5c:	ldp	x24, x23, [sp, #128]
  416f60:	ldp	x26, x25, [sp, #112]
  416f64:	ldp	x28, x27, [sp, #96]
  416f68:	ldp	x29, x30, [sp, #80]
  416f6c:	mov	w1, #0x1                   	// #1
  416f70:	add	sp, sp, #0xb0
  416f74:	b	41732c <ferror@plt+0x1573c>
  416f78:	ldrb	w10, [x27]
  416f7c:	cmp	w10, #0x2d
  416f80:	b.ne	417060 <ferror@plt+0x15470>  // b.any
  416f84:	mov	x11, x27
  416f88:	ldrb	w10, [x11, #1]!
  416f8c:	cbz	w10, 417060 <ferror@plt+0x15470>
  416f90:	cmp	w10, #0x2d
  416f94:	b.ne	417028 <ferror@plt+0x15438>  // b.any
  416f98:	ldrb	w10, [x27, #2]
  416f9c:	cbz	w10, 4170d4 <ferror@plt+0x154e4>
  416fa0:	mov	x12, x27
  416fa4:	ldrb	w10, [x12, #2]!
  416fa8:	stur	x12, [x29, #-16]
  416fac:	cbz	w10, 417028 <ferror@plt+0x15438>
  416fb0:	add	x8, x9, x8
  416fb4:	add	x8, x8, #0x3
  416fb8:	ands	w9, w10, #0xff
  416fbc:	b.eq	416fd4 <ferror@plt+0x153e4>  // b.none
  416fc0:	cmp	w9, #0x3d
  416fc4:	b.eq	416fd4 <ferror@plt+0x153e4>  // b.none
  416fc8:	ldrb	w10, [x8], #1
  416fcc:	ands	w9, w10, #0xff
  416fd0:	b.ne	416fc0 <ferror@plt+0x153d0>  // b.any
  416fd4:	tst	w10, #0xff
  416fd8:	b.eq	41710c <ferror@plt+0x1551c>  // b.none
  416fdc:	mov	x9, x8
  416fe0:	ldrb	w10, [x9], #1
  416fe4:	cbnz	w10, 416fe0 <ferror@plt+0x153f0>
  416fe8:	str	x8, [sp, #16]
  416fec:	b	417110 <ferror@plt+0x15520>
  416ff0:	ldrb	w8, [x27, #1]!
  416ff4:	mov	w22, #0x1                   	// #1
  416ff8:	cmp	w8, #0x0
  416ffc:	csel	x27, xzr, x27, eq  // eq = none
  417000:	add	w21, w24, #0x1
  417004:	cmp	w21, w26
  417008:	b.ge	417038 <ferror@plt+0x15448>  // b.tcont
  41700c:	ldr	x1, [x23, w21, sxtw #3]
  417010:	adrp	x0, 427000 <ferror@plt+0x25410>
  417014:	add	x0, x0, #0x70a
  417018:	bl	4019f0 <strcmp@plt>
  41701c:	cmp	w0, #0x0
  417020:	cset	w10, ne  // ne = any
  417024:	b	41703c <ferror@plt+0x1544c>
  417028:	mov	w25, #0x1                   	// #1
  41702c:	mov	x27, x11
  417030:	str	w25, [x19, #36]
  417034:	b	416edc <ferror@plt+0x152ec>
  417038:	mov	w10, wzr
  41703c:	ldr	x8, [x19, #8]
  417040:	mov	w9, #0xc                   	// #12
  417044:	smull	x9, w28, w9
  417048:	ldr	w11, [x8, x9]
  41704c:	ldr	x8, [x19]
  417050:	sxtw	x9, w28
  417054:	tbnz	w11, #0, 417088 <ferror@plt+0x15498>
  417058:	tbnz	w11, #1, 4170a4 <ferror@plt+0x154b4>
  41705c:	tbnz	w11, #2, 4170b8 <ferror@plt+0x154c8>
  417060:	mov	w20, wzr
  417064:	mov	w0, w20
  417068:	ldp	x20, x19, [sp, #160]
  41706c:	ldp	x22, x21, [sp, #144]
  417070:	ldp	x24, x23, [sp, #128]
  417074:	ldp	x26, x25, [sp, #112]
  417078:	ldp	x28, x27, [sp, #96]
  41707c:	ldp	x29, x30, [sp, #80]
  417080:	add	sp, sp, #0xb0
  417084:	ret
  417088:	cbz	x27, 4170c4 <ferror@plt+0x154d4>
  41708c:	cbnz	w22, 4170c4 <ferror@plt+0x154d4>
  417090:	ldrb	w8, [x19, #40]
  417094:	cbz	w8, 417240 <ferror@plt+0x15650>
  417098:	stp	w21, wzr, [x19, #32]
  41709c:	mov	w20, #0xfffffffc            	// #-4
  4170a0:	b	417064 <ferror@plt+0x15474>
  4170a4:	cmp	x27, #0x0
  4170a8:	cset	w11, ne  // ne = any
  4170ac:	orr	w10, w11, w10
  4170b0:	tbz	w10, #0, 4170f4 <ferror@plt+0x15504>
  4170b4:	cbz	x27, 41721c <ferror@plt+0x1562c>
  4170b8:	cbz	x20, 41722c <ferror@plt+0x1563c>
  4170bc:	str	x27, [x20]
  4170c0:	b	41722c <ferror@plt+0x1563c>
  4170c4:	cbz	x27, 417104 <ferror@plt+0x15514>
  4170c8:	add	w10, w25, #0x1
  4170cc:	str	w10, [x19, #36]
  4170d0:	b	417230 <ferror@plt+0x15640>
  4170d4:	cbz	x2, 4170e4 <ferror@plt+0x154f4>
  4170d8:	add	w8, w24, #0x1
  4170dc:	str	w8, [x2]
  4170e0:	ldr	w24, [x19, #32]
  4170e4:	add	w8, w24, #0x1
  4170e8:	mov	w20, wzr
  4170ec:	stp	w8, wzr, [x19, #32]
  4170f0:	b	417064 <ferror@plt+0x15474>
  4170f4:	ldrb	w8, [x19, #40]
  4170f8:	cbz	w8, 417268 <ferror@plt+0x15678>
  4170fc:	mov	w20, #0xfffffffd            	// #-3
  417100:	b	417064 <ferror@plt+0x15474>
  417104:	mov	w10, wzr
  417108:	b	41722c <ferror@plt+0x1563c>
  41710c:	str	xzr, [sp, #16]
  417110:	ldr	w12, [x19, #16]
  417114:	cmp	w12, #0x1
  417118:	b.lt	417204 <ferror@plt+0x15614>  // b.tstop
  41711c:	stp	x25, x23, [sp]
  417120:	str	wzr, [sp, #28]
  417124:	ldur	x9, [x29, #-16]
  417128:	ldp	x10, x11, [x19]
  41712c:	mov	x22, xzr
  417130:	mov	w25, wzr
  417134:	mvn	x9, x9
  417138:	add	x13, x9, x8
  41713c:	sxtw	x8, w13
  417140:	add	x21, x10, #0x8
  417144:	add	x23, x11, #0x4
  417148:	mov	w28, #0xffffffff            	// #-1
  41714c:	stur	x8, [x29, #-32]
  417150:	stp	x12, x13, [sp, #32]
  417154:	ldurb	w8, [x23, #-4]
  417158:	tbz	w8, #3, 417188 <ferror@plt+0x15598>
  41715c:	ldr	w8, [x23]
  417160:	cmp	w8, w13
  417164:	b.lt	417188 <ferror@plt+0x15598>  // b.tstop
  417168:	stur	w8, [x29, #-20]
  41716c:	ldur	x8, [x21, #-8]
  417170:	ldur	x1, [x29, #-16]
  417174:	ldur	x2, [x29, #-32]
  417178:	add	x0, x8, #0x2
  41717c:	bl	4018c0 <strncmp@plt>
  417180:	cbz	w0, 4171a8 <ferror@plt+0x155b8>
  417184:	ldp	x12, x13, [sp, #32]
  417188:	mov	w8, w25
  41718c:	add	x22, x22, #0x1
  417190:	add	x21, x21, #0x18
  417194:	cmp	x12, x22
  417198:	add	x23, x23, #0xc
  41719c:	mov	w25, w8
  4171a0:	b.ne	417154 <ferror@plt+0x15564>  // b.any
  4171a4:	b	4171ec <ferror@plt+0x155fc>
  4171a8:	ldr	x13, [sp, #40]
  4171ac:	ldur	w8, [x29, #-20]
  4171b0:	cmp	w8, w13
  4171b4:	b.eq	417250 <ferror@plt+0x15660>  // b.none
  4171b8:	ldr	w10, [sp, #28]
  4171bc:	ldr	w8, [x21]
  4171c0:	add	w9, w10, #0x1
  4171c4:	cbz	w25, 4171dc <ferror@plt+0x155ec>
  4171c8:	cmp	w25, w8
  4171cc:	csel	w10, w10, w9, eq  // eq = none
  4171d0:	mov	w28, w22
  4171d4:	str	w10, [sp, #28]
  4171d8:	b	4171e4 <ferror@plt+0x155f4>
  4171dc:	mov	w28, w22
  4171e0:	str	w9, [sp, #28]
  4171e4:	ldr	x12, [sp, #32]
  4171e8:	b	41718c <ferror@plt+0x1559c>
  4171ec:	ldr	w8, [sp, #28]
  4171f0:	cbz	w8, 417204 <ferror@plt+0x15614>
  4171f4:	cmp	w8, #0x2
  4171f8:	b.lt	417254 <ferror@plt+0x15664>  // b.tstop
  4171fc:	mov	w20, #0xfffffffe            	// #-2
  417200:	b	417208 <ferror@plt+0x15618>
  417204:	mov	w20, #0xffffffff            	// #-1
  417208:	mov	x0, x19
  41720c:	mov	w1, wzr
  417210:	mov	w2, w20
  417214:	bl	41732c <ferror@plt+0x1573c>
  417218:	b	417064 <ferror@plt+0x15474>
  41721c:	cbz	x20, 417228 <ferror@plt+0x15638>
  417220:	ldr	x10, [x23, w21, sxtw #3]
  417224:	str	x10, [x20]
  417228:	add	w21, w24, #0x2
  41722c:	stp	w21, wzr, [x19, #32]
  417230:	mov	w10, #0x18                  	// #24
  417234:	madd	x8, x9, x10, x8
  417238:	ldr	w20, [x8, #8]
  41723c:	b	417064 <ferror@plt+0x15474>
  417240:	cmp	w24, #0x1
  417244:	b.lt	41728c <ferror@plt+0x1569c>  // b.tstop
  417248:	ldr	x20, [x23, x24, lsl #3]
  41724c:	b	417294 <ferror@plt+0x156a4>
  417250:	mov	w28, w22
  417254:	ldp	x25, x23, [sp]
  417258:	cbnz	w25, 416edc <ferror@plt+0x152ec>
  41725c:	ldr	x27, [sp, #16]
  417260:	mov	w22, wzr
  417264:	b	417000 <ferror@plt+0x15410>
  417268:	cmp	w24, #0x1
  41726c:	b.lt	4172e0 <ferror@plt+0x156f0>  // b.tstop
  417270:	ldr	x19, [x23, x24, lsl #3]
  417274:	cbz	w22, 4172e8 <ferror@plt+0x156f8>
  417278:	ldrb	w8, [x19, w25, sxtw]
  41727c:	sub	x19, x29, #0x4
  417280:	sturb	wzr, [x29, #-3]
  417284:	sturb	w8, [x29, #-4]
  417288:	b	4172e8 <ferror@plt+0x156f8>
  41728c:	adrp	x20, 43c000 <ferror@plt+0x3a410>
  417290:	add	x20, x20, #0x42b
  417294:	adrp	x21, 45c000 <ferror@plt+0x5a410>
  417298:	ldr	x0, [x21, #3264]
  41729c:	ldr	x2, [x23]
  4172a0:	adrp	x1, 427000 <ferror@plt+0x25410>
  4172a4:	add	x1, x1, #0x715
  4172a8:	bl	401bc0 <fprintf@plt>
  4172ac:	ldr	x21, [x21, #3264]
  4172b0:	adrp	x1, 427000 <ferror@plt+0x25410>
  4172b4:	add	x1, x1, #0x71a
  4172b8:	mov	w2, #0x5                   	// #5
  4172bc:	mov	x0, xzr
  4172c0:	bl	401ae0 <dcgettext@plt>
  4172c4:	mov	x1, x0
  4172c8:	mov	x0, x21
  4172cc:	mov	x2, x20
  4172d0:	bl	401bc0 <fprintf@plt>
  4172d4:	ldr	w8, [x19, #32]
  4172d8:	add	w21, w8, #0x1
  4172dc:	b	417098 <ferror@plt+0x154a8>
  4172e0:	adrp	x19, 43c000 <ferror@plt+0x3a410>
  4172e4:	add	x19, x19, #0x42b
  4172e8:	adrp	x20, 45c000 <ferror@plt+0x5a410>
  4172ec:	ldr	x0, [x20, #3264]
  4172f0:	ldr	x2, [x23]
  4172f4:	adrp	x1, 427000 <ferror@plt+0x25410>
  4172f8:	add	x1, x1, #0x715
  4172fc:	bl	401bc0 <fprintf@plt>
  417300:	ldr	x20, [x20, #3264]
  417304:	adrp	x1, 427000 <ferror@plt+0x25410>
  417308:	add	x1, x1, #0x741
  41730c:	mov	w2, #0x5                   	// #5
  417310:	mov	x0, xzr
  417314:	bl	401ae0 <dcgettext@plt>
  417318:	mov	x1, x0
  41731c:	mov	x0, x20
  417320:	mov	x2, x19
  417324:	bl	401bc0 <fprintf@plt>
  417328:	b	4170fc <ferror@plt+0x1550c>
  41732c:	stp	x29, x30, [sp, #-48]!
  417330:	stp	x20, x19, [sp, #32]
  417334:	ldrb	w8, [x0, #40]
  417338:	mov	w19, w2
  41733c:	str	x21, [sp, #16]
  417340:	mov	x29, sp
  417344:	cbz	w8, 41735c <ferror@plt+0x1576c>
  417348:	mov	w0, w19
  41734c:	ldp	x20, x19, [sp, #32]
  417350:	ldr	x21, [sp, #16]
  417354:	ldp	x29, x30, [sp], #48
  417358:	ret
  41735c:	ldr	w8, [x0, #32]
  417360:	cmp	w8, #0x1
  417364:	b.lt	417398 <ferror@plt+0x157a8>  // b.tstop
  417368:	ldr	w9, [x0, #20]
  41736c:	cmp	w8, w9
  417370:	b.ge	417398 <ferror@plt+0x157a8>  // b.tcont
  417374:	ldr	x9, [x0, #24]
  417378:	ldr	x20, [x9, x8, lsl #3]
  41737c:	cbz	w1, 4173a0 <ferror@plt+0x157b0>
  417380:	ldrsw	x8, [x0, #36]
  417384:	ldrb	w8, [x20, x8]
  417388:	add	x20, x29, #0x1c
  41738c:	strb	wzr, [x29, #29]
  417390:	strb	w8, [x29, #28]
  417394:	b	4173a0 <ferror@plt+0x157b0>
  417398:	adrp	x20, 43c000 <ferror@plt+0x3a410>
  41739c:	add	x20, x20, #0x42b
  4173a0:	ldr	x8, [x0, #24]
  4173a4:	adrp	x21, 45c000 <ferror@plt+0x5a410>
  4173a8:	ldr	x0, [x21, #3264]
  4173ac:	adrp	x1, 427000 <ferror@plt+0x25410>
  4173b0:	ldr	x2, [x8]
  4173b4:	add	x1, x1, #0x715
  4173b8:	bl	401bc0 <fprintf@plt>
  4173bc:	add	w8, w19, #0x4
  4173c0:	cmp	w8, #0x3
  4173c4:	b.hi	4173f0 <ferror@plt+0x15800>  // b.pmore
  4173c8:	adrp	x9, 427000 <ferror@plt+0x25410>
  4173cc:	add	x9, x9, #0x6e8
  4173d0:	adr	x10, 4173e0 <ferror@plt+0x157f0>
  4173d4:	ldrb	w11, [x9, x8]
  4173d8:	add	x10, x10, x11, lsl #2
  4173dc:	br	x10
  4173e0:	ldr	x21, [x21, #3264]
  4173e4:	adrp	x1, 427000 <ferror@plt+0x25410>
  4173e8:	add	x1, x1, #0x71a
  4173ec:	b	417448 <ferror@plt+0x15858>
  4173f0:	ldr	x20, [x21, #3264]
  4173f4:	adrp	x1, 427000 <ferror@plt+0x25410>
  4173f8:	add	x1, x1, #0x797
  4173fc:	mov	w2, #0x5                   	// #5
  417400:	mov	x0, xzr
  417404:	bl	401ae0 <dcgettext@plt>
  417408:	mov	x1, x0
  41740c:	mov	x0, x20
  417410:	mov	w2, w19
  417414:	bl	401bc0 <fprintf@plt>
  417418:	b	417348 <ferror@plt+0x15758>
  41741c:	ldr	x21, [x21, #3264]
  417420:	adrp	x1, 427000 <ferror@plt+0x25410>
  417424:	add	x1, x1, #0x741
  417428:	b	417448 <ferror@plt+0x15858>
  41742c:	ldr	x21, [x21, #3264]
  417430:	adrp	x1, 427000 <ferror@plt+0x25410>
  417434:	add	x1, x1, #0x763
  417438:	b	417448 <ferror@plt+0x15858>
  41743c:	ldr	x21, [x21, #3264]
  417440:	adrp	x1, 427000 <ferror@plt+0x25410>
  417444:	add	x1, x1, #0x77d
  417448:	mov	w2, #0x5                   	// #5
  41744c:	mov	x0, xzr
  417450:	bl	401ae0 <dcgettext@plt>
  417454:	mov	x1, x0
  417458:	mov	x0, x21
  41745c:	mov	x2, x20
  417460:	bl	401bc0 <fprintf@plt>
  417464:	b	417348 <ferror@plt+0x15758>
  417468:	cbz	x0, 417494 <ferror@plt+0x158a4>
  41746c:	stp	x29, x30, [sp, #-32]!
  417470:	str	x19, [sp, #16]
  417474:	mov	x19, x0
  417478:	ldr	x0, [x0, #8]
  41747c:	mov	x29, sp
  417480:	bl	401a30 <free@plt>
  417484:	mov	x0, x19
  417488:	bl	401a30 <free@plt>
  41748c:	ldr	x19, [sp, #16]
  417490:	ldp	x29, x30, [sp], #32
  417494:	mov	w0, wzr
  417498:	ret
  41749c:	stp	x29, x30, [sp, #-32]!
  4174a0:	str	x19, [sp, #16]
  4174a4:	mov	x29, sp
  4174a8:	mov	w19, w1
  4174ac:	bl	4110ec <ferror@plt+0xf4fc>
  4174b0:	mov	w2, w19
  4174b4:	ldr	x19, [sp, #16]
  4174b8:	adrp	x3, 45d000 <stdin@@GLIBC_2.17+0x330>
  4174bc:	add	x3, x3, #0x6a0
  4174c0:	mov	x1, xzr
  4174c4:	ldp	x29, x30, [sp], #32
  4174c8:	b	4174cc <ferror@plt+0x158dc>
  4174cc:	stp	x29, x30, [sp, #-80]!
  4174d0:	stp	x24, x23, [sp, #32]
  4174d4:	stp	x22, x21, [sp, #48]
  4174d8:	stp	x20, x19, [sp, #64]
  4174dc:	ldrb	w11, [x0]
  4174e0:	mov	x19, x3
  4174e4:	mov	w20, w2
  4174e8:	mov	x21, x0
  4174ec:	mov	x22, x1
  4174f0:	str	x25, [sp, #16]
  4174f4:	mov	x29, sp
  4174f8:	cbz	w11, 417544 <ferror@plt+0x15954>
  4174fc:	mov	w9, #0xf0cb                	// #61643
  417500:	mov	w12, wzr
  417504:	add	x8, x21, #0x1
  417508:	movk	w9, #0x288d, lsl #16
  41750c:	mov	w10, #0x65                  	// #101
  417510:	lsl	w12, w12, #1
  417514:	add	w12, w12, w11, uxtb
  417518:	ldrb	w11, [x8], #1
  41751c:	smull	x13, w12, w9
  417520:	lsr	x14, x13, #63
  417524:	asr	x13, x13, #36
  417528:	add	w13, w13, w14
  41752c:	msub	w12, w13, w10, w12
  417530:	cbnz	w11, 417510 <ferror@plt+0x15920>
  417534:	sxtw	x24, w12
  417538:	ldr	x25, [x19, x24, lsl #3]
  41753c:	cbnz	x25, 417550 <ferror@plt+0x15960>
  417540:	b	41756c <ferror@plt+0x1597c>
  417544:	mov	x24, xzr
  417548:	ldr	x25, [x19, x24, lsl #3]
  41754c:	cbz	x25, 41756c <ferror@plt+0x1597c>
  417550:	mov	x23, x25
  417554:	ldr	x1, [x23, #16]
  417558:	mov	x0, x21
  41755c:	bl	4019f0 <strcmp@plt>
  417560:	cbz	w0, 41758c <ferror@plt+0x1599c>
  417564:	ldr	x23, [x23, #8]
  417568:	cbnz	x23, 417554 <ferror@plt+0x15964>
  41756c:	mov	w0, #0x28                  	// #40
  417570:	bl	4018b0 <malloc@plt>
  417574:	mov	x23, x0
  417578:	cbz	x0, 417594 <ferror@plt+0x159a4>
  41757c:	cbz	x25, 4175b0 <ferror@plt+0x159c0>
  417580:	str	x25, [x23, #8]
  417584:	str	x23, [x25]
  417588:	b	4175b4 <ferror@plt+0x159c4>
  41758c:	mov	w0, #0xffffffff            	// #-1
  417590:	b	4175c8 <ferror@plt+0x159d8>
  417594:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  417598:	add	x1, x1, #0x13c
  41759c:	mov	w2, #0x5                   	// #5
  4175a0:	bl	401ae0 <dcgettext@plt>
  4175a4:	bl	411180 <ferror@plt+0xf590>
  4175a8:	ldr	x25, [x19, x24, lsl #3]
  4175ac:	cbnz	x25, 417580 <ferror@plt+0x15990>
  4175b0:	str	xzr, [x23, #8]
  4175b4:	mov	w0, wzr
  4175b8:	str	xzr, [x23]
  4175bc:	stp	x21, x22, [x23, #16]
  4175c0:	str	w20, [x23, #32]
  4175c4:	str	x23, [x19, x24, lsl #3]
  4175c8:	ldp	x20, x19, [sp, #64]
  4175cc:	ldp	x22, x21, [sp, #48]
  4175d0:	ldp	x24, x23, [sp, #32]
  4175d4:	ldr	x25, [sp, #16]
  4175d8:	ldp	x29, x30, [sp], #80
  4175dc:	ret
  4175e0:	stp	x29, x30, [sp, #-48]!
  4175e4:	stp	x20, x19, [sp, #32]
  4175e8:	ldrb	w11, [x0]
  4175ec:	mov	x19, x0
  4175f0:	str	x21, [sp, #16]
  4175f4:	mov	x29, sp
  4175f8:	cbz	w11, 41763c <ferror@plt+0x15a4c>
  4175fc:	mov	w9, #0xf0cb                	// #61643
  417600:	mov	w12, wzr
  417604:	add	x8, x19, #0x1
  417608:	movk	w9, #0x288d, lsl #16
  41760c:	mov	w10, #0x65                  	// #101
  417610:	lsl	w12, w12, #1
  417614:	add	w12, w12, w11, uxtb
  417618:	ldrb	w11, [x8], #1
  41761c:	smull	x13, w12, w9
  417620:	lsr	x14, x13, #63
  417624:	asr	x13, x13, #36
  417628:	add	w13, w13, w14
  41762c:	msub	w12, w13, w10, w12
  417630:	cbnz	w11, 417610 <ferror@plt+0x15a20>
  417634:	sxtw	x8, w12
  417638:	b	417640 <ferror@plt+0x15a50>
  41763c:	mov	x8, xzr
  417640:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  417644:	add	x9, x9, #0x6a0
  417648:	ldr	x20, [x9, x8, lsl #3]
  41764c:	cbz	x20, 417678 <ferror@plt+0x15a88>
  417650:	adrp	x21, 43c000 <ferror@plt+0x3a410>
  417654:	add	x21, x21, #0x168
  417658:	ldr	x1, [x20, #16]
  41765c:	mov	x0, x19
  417660:	bl	4019f0 <strcmp@plt>
  417664:	cbz	w0, 417680 <ferror@plt+0x15a90>
  417668:	ldr	x20, [x20, #8]
  41766c:	cbnz	x20, 417658 <ferror@plt+0x15a68>
  417670:	mov	x20, x21
  417674:	b	417680 <ferror@plt+0x15a90>
  417678:	adrp	x20, 43c000 <ferror@plt+0x3a410>
  41767c:	add	x20, x20, #0x168
  417680:	ldr	w0, [x20, #32]
  417684:	ldp	x20, x19, [sp, #32]
  417688:	ldr	x21, [sp, #16]
  41768c:	ldp	x29, x30, [sp], #48
  417690:	ret
  417694:	stp	x29, x30, [sp, #-32]!
  417698:	stp	x20, x19, [sp, #16]
  41769c:	mov	x29, sp
  4176a0:	mov	x19, x1
  4176a4:	bl	4110ec <ferror@plt+0xf4fc>
  4176a8:	mov	x20, x0
  4176ac:	mov	x0, x19
  4176b0:	bl	4110ec <ferror@plt+0xf4fc>
  4176b4:	adrp	x3, 45d000 <stdin@@GLIBC_2.17+0x330>
  4176b8:	mov	x1, x0
  4176bc:	add	x3, x3, #0x9c8
  4176c0:	mov	x0, x20
  4176c4:	mov	w2, wzr
  4176c8:	bl	4174cc <ferror@plt+0x158dc>
  4176cc:	cbz	w0, 4176f0 <ferror@plt+0x15b00>
  4176d0:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  4176d4:	add	x1, x1, #0x107
  4176d8:	mov	w2, #0x5                   	// #5
  4176dc:	mov	x0, xzr
  4176e0:	bl	401ae0 <dcgettext@plt>
  4176e4:	ldp	x20, x19, [sp, #16]
  4176e8:	ldp	x29, x30, [sp], #32
  4176ec:	b	415c94 <ferror@plt+0x140a4>
  4176f0:	ldp	x20, x19, [sp, #16]
  4176f4:	ldp	x29, x30, [sp], #32
  4176f8:	ret
  4176fc:	stp	x29, x30, [sp, #-48]!
  417700:	stp	x20, x19, [sp, #32]
  417704:	ldrb	w11, [x0]
  417708:	mov	x19, x0
  41770c:	str	x21, [sp, #16]
  417710:	mov	x29, sp
  417714:	cbz	w11, 417758 <ferror@plt+0x15b68>
  417718:	mov	w9, #0xf0cb                	// #61643
  41771c:	mov	w12, wzr
  417720:	add	x8, x19, #0x1
  417724:	movk	w9, #0x288d, lsl #16
  417728:	mov	w10, #0x65                  	// #101
  41772c:	lsl	w12, w12, #1
  417730:	add	w12, w12, w11, uxtb
  417734:	ldrb	w11, [x8], #1
  417738:	smull	x13, w12, w9
  41773c:	lsr	x14, x13, #63
  417740:	asr	x13, x13, #36
  417744:	add	w13, w13, w14
  417748:	msub	w12, w13, w10, w12
  41774c:	cbnz	w11, 41772c <ferror@plt+0x15b3c>
  417750:	sxtw	x8, w12
  417754:	b	41775c <ferror@plt+0x15b6c>
  417758:	mov	x8, xzr
  41775c:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  417760:	add	x9, x9, #0x9c8
  417764:	ldr	x20, [x9, x8, lsl #3]
  417768:	cbz	x20, 417794 <ferror@plt+0x15ba4>
  41776c:	adrp	x21, 43c000 <ferror@plt+0x3a410>
  417770:	add	x21, x21, #0x168
  417774:	ldr	x1, [x20, #16]
  417778:	mov	x0, x19
  41777c:	bl	4019f0 <strcmp@plt>
  417780:	cbz	w0, 41779c <ferror@plt+0x15bac>
  417784:	ldr	x20, [x20, #8]
  417788:	cbnz	x20, 417774 <ferror@plt+0x15b84>
  41778c:	mov	x20, x21
  417790:	b	41779c <ferror@plt+0x15bac>
  417794:	adrp	x20, 43c000 <ferror@plt+0x3a410>
  417798:	add	x20, x20, #0x168
  41779c:	ldr	x0, [x20, #24]
  4177a0:	ldp	x20, x19, [sp, #32]
  4177a4:	ldr	x21, [sp, #16]
  4177a8:	ldp	x29, x30, [sp], #48
  4177ac:	ret
  4177b0:	stp	x29, x30, [sp, #-48]!
  4177b4:	stp	x20, x19, [sp, #32]
  4177b8:	adrp	x19, 463000 <stdin@@GLIBC_2.17+0x6330>
  4177bc:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  4177c0:	ldr	w9, [x19, #2640]
  4177c4:	ldr	w10, [x8, #3912]
  4177c8:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4177cc:	ldr	x0, [x20, #2512]
  4177d0:	add	w1, w9, #0x28
  4177d4:	add	w9, w10, #0x1
  4177d8:	mov	w2, #0x4                   	// #4
  4177dc:	str	x21, [sp, #16]
  4177e0:	mov	x29, sp
  4177e4:	str	w1, [x19, #2640]
  4177e8:	str	w9, [x8, #3912]
  4177ec:	bl	411118 <ferror@plt+0xf528>
  4177f0:	adrp	x21, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4177f4:	ldr	x8, [x21, #2736]
  4177f8:	ldr	w1, [x19, #2640]
  4177fc:	str	x0, [x20, #2512]
  417800:	mov	w2, #0x4                   	// #4
  417804:	mov	x0, x8
  417808:	bl	411118 <ferror@plt+0xf528>
  41780c:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x6330>
  417810:	ldr	x8, [x20, #2608]
  417814:	ldr	w1, [x19, #2640]
  417818:	str	x0, [x21, #2736]
  41781c:	mov	w2, #0x4                   	// #4
  417820:	mov	x0, x8
  417824:	bl	411118 <ferror@plt+0xf528>
  417828:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x6330>
  41782c:	ldr	x8, [x21, #2656]
  417830:	ldr	w1, [x19, #2640]
  417834:	str	x0, [x20, #2608]
  417838:	mov	w2, #0x4                   	// #4
  41783c:	mov	x0, x8
  417840:	bl	411118 <ferror@plt+0xf528>
  417844:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x5330>
  417848:	ldr	x8, [x20, #568]
  41784c:	ldr	w1, [x19, #2640]
  417850:	str	x0, [x21, #2656]
  417854:	mov	w2, #0x8                   	// #8
  417858:	mov	x0, x8
  41785c:	bl	411118 <ferror@plt+0xf528>
  417860:	str	x0, [x20, #568]
  417864:	ldp	x20, x19, [sp, #32]
  417868:	ldr	x21, [sp, #16]
  41786c:	ldp	x29, x30, [sp], #48
  417870:	ret
  417874:	stp	x29, x30, [sp, #-96]!
  417878:	stp	x22, x21, [sp, #64]
  41787c:	adrp	x21, 461000 <stdin@@GLIBC_2.17+0x4330>
  417880:	str	x27, [sp, #16]
  417884:	adrp	x27, 463000 <stdin@@GLIBC_2.17+0x6330>
  417888:	ldr	w9, [x21, #1332]
  41788c:	ldr	w8, [x27, #2640]
  417890:	stp	x26, x25, [sp, #32]
  417894:	stp	x24, x23, [sp, #48]
  417898:	add	w9, w9, #0x1
  41789c:	stp	x20, x19, [sp, #80]
  4178a0:	mov	w19, w1
  4178a4:	mov	x20, x0
  4178a8:	adrp	x26, 462000 <stdin@@GLIBC_2.17+0x5330>
  4178ac:	adrp	x25, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4178b0:	adrp	x24, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4178b4:	cmp	w9, w8
  4178b8:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x6330>
  4178bc:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  4178c0:	mov	x29, sp
  4178c4:	str	w9, [x21, #1332]
  4178c8:	b.lt	417954 <ferror@plt+0x15d64>  // b.tstop
  4178cc:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  4178d0:	ldr	w10, [x9, #3912]
  4178d4:	ldr	x0, [x25, #2512]
  4178d8:	add	w1, w8, #0x28
  4178dc:	mov	w2, #0x4                   	// #4
  4178e0:	add	w8, w10, #0x1
  4178e4:	str	w1, [x27, #2640]
  4178e8:	str	w8, [x9, #3912]
  4178ec:	bl	411118 <ferror@plt+0xf528>
  4178f0:	ldr	x8, [x24, #2736]
  4178f4:	ldr	w1, [x27, #2640]
  4178f8:	str	x0, [x25, #2512]
  4178fc:	mov	w2, #0x4                   	// #4
  417900:	mov	x0, x8
  417904:	bl	411118 <ferror@plt+0xf528>
  417908:	ldr	x8, [x23, #2608]
  41790c:	ldr	w1, [x27, #2640]
  417910:	str	x0, [x24, #2736]
  417914:	mov	w2, #0x4                   	// #4
  417918:	mov	x0, x8
  41791c:	bl	411118 <ferror@plt+0xf528>
  417920:	ldr	x8, [x22, #2656]
  417924:	ldr	w1, [x27, #2640]
  417928:	str	x0, [x23, #2608]
  41792c:	mov	w2, #0x4                   	// #4
  417930:	mov	x0, x8
  417934:	bl	411118 <ferror@plt+0xf528>
  417938:	ldr	x8, [x26, #568]
  41793c:	ldr	w1, [x27, #2640]
  417940:	str	x0, [x22, #2656]
  417944:	mov	w2, #0x8                   	// #8
  417948:	mov	x0, x8
  41794c:	bl	411118 <ferror@plt+0xf528>
  417950:	str	x0, [x26, #568]
  417954:	mov	x0, x20
  417958:	bl	4110ec <ferror@plt+0xf4fc>
  41795c:	ldrsw	x2, [x21, #1332]
  417960:	ldr	x8, [x26, #568]
  417964:	adrp	x3, 45d000 <stdin@@GLIBC_2.17+0x330>
  417968:	add	x3, x3, #0xcf0
  41796c:	lsl	x9, x2, #3
  417970:	str	x0, [x8, x9]
  417974:	ldr	x8, [x26, #568]
  417978:	mov	x1, xzr
  41797c:	ldr	x0, [x8, x9]
  417980:	bl	4174cc <ferror@plt+0x158dc>
  417984:	cbz	w0, 4179a4 <ferror@plt+0x15db4>
  417988:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  41798c:	add	x1, x1, #0x11a
  417990:	mov	w2, #0x5                   	// #5
  417994:	mov	x0, xzr
  417998:	bl	401ae0 <dcgettext@plt>
  41799c:	mov	x1, x20
  4179a0:	bl	415ed0 <ferror@plt+0x142e0>
  4179a4:	mov	w0, #0x101                 	// #257
  4179a8:	bl	412570 <ferror@plt+0x10980>
  4179ac:	ldr	x8, [x25, #2512]
  4179b0:	ldrsw	x9, [x21, #1332]
  4179b4:	str	w0, [x8, x9, lsl #2]
  4179b8:	mov	w0, #0x101                 	// #257
  4179bc:	bl	412570 <ferror@plt+0x10980>
  4179c0:	ldr	x8, [x24, #2736]
  4179c4:	ldrsw	x9, [x21, #1332]
  4179c8:	ldr	x27, [sp, #16]
  4179cc:	str	w0, [x8, x9, lsl #2]
  4179d0:	ldr	x8, [x23, #2608]
  4179d4:	ldrsw	x9, [x21, #1332]
  4179d8:	str	w19, [x8, x9, lsl #2]
  4179dc:	ldr	x8, [x22, #2656]
  4179e0:	ldrsw	x9, [x21, #1332]
  4179e4:	str	wzr, [x8, x9, lsl #2]
  4179e8:	ldp	x20, x19, [sp, #80]
  4179ec:	ldp	x22, x21, [sp, #64]
  4179f0:	ldp	x24, x23, [sp, #48]
  4179f4:	ldp	x26, x25, [sp, #32]
  4179f8:	ldp	x29, x30, [sp], #96
  4179fc:	ret
  417a00:	stp	x29, x30, [sp, #-48]!
  417a04:	stp	x20, x19, [sp, #32]
  417a08:	ldrb	w11, [x0]
  417a0c:	mov	x19, x0
  417a10:	str	x21, [sp, #16]
  417a14:	mov	x29, sp
  417a18:	cbz	w11, 417a5c <ferror@plt+0x15e6c>
  417a1c:	mov	w9, #0xf0cb                	// #61643
  417a20:	mov	w12, wzr
  417a24:	add	x8, x19, #0x1
  417a28:	movk	w9, #0x288d, lsl #16
  417a2c:	mov	w10, #0x65                  	// #101
  417a30:	lsl	w12, w12, #1
  417a34:	add	w12, w12, w11, uxtb
  417a38:	ldrb	w11, [x8], #1
  417a3c:	smull	x13, w12, w9
  417a40:	lsr	x14, x13, #63
  417a44:	asr	x13, x13, #36
  417a48:	add	w13, w13, w14
  417a4c:	msub	w12, w13, w10, w12
  417a50:	cbnz	w11, 417a30 <ferror@plt+0x15e40>
  417a54:	sxtw	x8, w12
  417a58:	b	417a60 <ferror@plt+0x15e70>
  417a5c:	mov	x8, xzr
  417a60:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  417a64:	add	x9, x9, #0xcf0
  417a68:	ldr	x20, [x9, x8, lsl #3]
  417a6c:	cbz	x20, 417a98 <ferror@plt+0x15ea8>
  417a70:	adrp	x21, 43c000 <ferror@plt+0x3a410>
  417a74:	add	x21, x21, #0x168
  417a78:	ldr	x1, [x20, #16]
  417a7c:	mov	x0, x19
  417a80:	bl	4019f0 <strcmp@plt>
  417a84:	cbz	w0, 417aa0 <ferror@plt+0x15eb0>
  417a88:	ldr	x20, [x20, #8]
  417a8c:	cbnz	x20, 417a78 <ferror@plt+0x15e88>
  417a90:	mov	x20, x21
  417a94:	b	417aa0 <ferror@plt+0x15eb0>
  417a98:	adrp	x20, 43c000 <ferror@plt+0x3a410>
  417a9c:	add	x20, x20, #0x168
  417aa0:	ldr	w0, [x20, #32]
  417aa4:	ldp	x20, x19, [sp, #32]
  417aa8:	ldr	x21, [sp, #16]
  417aac:	ldp	x29, x30, [sp], #48
  417ab0:	ret
  417ab4:	str	x1, [x0]
  417ab8:	str	wzr, [x0, #8]
  417abc:	mov	w0, wzr
  417ac0:	ret
  417ac4:	stp	x29, x30, [sp, #-48]!
  417ac8:	mov	w8, #0x57b1                	// #22449
  417acc:	movi	v0.2d, #0x0
  417ad0:	movk	w8, #0xf13c, lsl #16
  417ad4:	stp	x22, x21, [sp, #16]
  417ad8:	stp	x20, x19, [sp, #32]
  417adc:	mov	x21, x0
  417ae0:	stp	q0, q0, [x0]
  417ae4:	str	w8, [x0]
  417ae8:	mov	x0, x1
  417aec:	mov	x29, sp
  417af0:	mov	x19, x2
  417af4:	mov	x20, x1
  417af8:	bl	401790 <strlen@plt>
  417afc:	mov	x22, x0
  417b00:	mov	x0, x19
  417b04:	bl	401790 <strlen@plt>
  417b08:	add	w8, w22, w0
  417b0c:	add	w8, w8, #0xf
  417b10:	orr	w9, w8, #0xfffffff8
  417b14:	sub	w8, w8, w9
  417b18:	mov	x0, x20
  417b1c:	stp	w8, wzr, [x21, #4]
  417b20:	strh	wzr, [x21, #12]
  417b24:	bl	4110ec <ferror@plt+0xf4fc>
  417b28:	str	x0, [x21, #16]
  417b2c:	mov	x0, x19
  417b30:	bl	4110ec <ferror@plt+0xf4fc>
  417b34:	str	x0, [x21, #24]
  417b38:	ldp	x20, x19, [sp, #32]
  417b3c:	ldp	x22, x21, [sp, #16]
  417b40:	mov	w0, wzr
  417b44:	ldp	x29, x30, [sp], #48
  417b48:	ret
  417b4c:	mov	w8, #0x4                   	// #4
  417b50:	stp	xzr, xzr, [x0]
  417b54:	str	xzr, [x0, #16]
  417b58:	strh	w1, [x0]
  417b5c:	strh	w8, [x0, #2]
  417b60:	mov	w0, wzr
  417b64:	ret
  417b68:	stp	x29, x30, [sp, #-32]!
  417b6c:	str	x19, [sp, #16]
  417b70:	mov	x19, x0
  417b74:	ldr	x0, [x0, #16]
  417b78:	mov	x29, sp
  417b7c:	bl	401a30 <free@plt>
  417b80:	mov	x0, x19
  417b84:	bl	401a30 <free@plt>
  417b88:	ldr	x19, [sp, #16]
  417b8c:	mov	w0, wzr
  417b90:	ldp	x29, x30, [sp], #32
  417b94:	ret
  417b98:	sub	sp, sp, #0x60
  417b9c:	stp	x29, x30, [sp, #32]
  417ba0:	stp	x24, x23, [sp, #48]
  417ba4:	stp	x22, x21, [sp, #64]
  417ba8:	stp	x20, x19, [sp, #80]
  417bac:	ldr	w8, [x1]
  417bb0:	mov	x19, x1
  417bb4:	mov	x20, x0
  417bb8:	mov	w1, #0x4                   	// #4
  417bbc:	rev	w8, w8
  417bc0:	str	w8, [sp, #12]
  417bc4:	ldr	x3, [x0]
  417bc8:	add	x0, sp, #0xc
  417bcc:	mov	w2, #0x1                   	// #1
  417bd0:	add	x29, sp, #0x20
  417bd4:	bl	401a80 <fwrite@plt>
  417bd8:	cmp	w0, #0x1
  417bdc:	b.ne	417e58 <ferror@plt+0x16268>  // b.any
  417be0:	ldr	w8, [x20, #8]
  417be4:	add	x0, sp, #0x10
  417be8:	mov	w1, #0x4                   	// #4
  417bec:	mov	w2, #0x1                   	// #1
  417bf0:	add	w8, w8, #0x4
  417bf4:	str	w8, [x20, #8]
  417bf8:	ldr	w8, [x19, #4]
  417bfc:	rev	w8, w8
  417c00:	str	w8, [sp, #16]
  417c04:	ldr	x3, [x20]
  417c08:	bl	401a80 <fwrite@plt>
  417c0c:	cmp	w0, #0x1
  417c10:	b.ne	417e58 <ferror@plt+0x16268>  // b.any
  417c14:	ldr	w8, [x20, #8]
  417c18:	ldr	x0, [x20]
  417c1c:	add	x1, x20, #0x10
  417c20:	add	w8, w8, #0x4
  417c24:	str	w8, [x20, #8]
  417c28:	bl	4017d0 <fgetpos@plt>
  417c2c:	cbnz	w0, 417ef8 <ferror@plt+0x16308>
  417c30:	ldr	w8, [x19, #8]
  417c34:	sub	x0, x29, #0xc
  417c38:	mov	w1, #0x4                   	// #4
  417c3c:	mov	w2, #0x1                   	// #1
  417c40:	rev	w8, w8
  417c44:	stur	w8, [x29, #-12]
  417c48:	ldr	x3, [x20]
  417c4c:	bl	401a80 <fwrite@plt>
  417c50:	cmp	w0, #0x1
  417c54:	b.ne	417ea8 <ferror@plt+0x162b8>  // b.any
  417c58:	ldr	w8, [x20, #8]
  417c5c:	sub	x0, x29, #0x8
  417c60:	mov	w1, #0x2                   	// #2
  417c64:	mov	w2, #0x1                   	// #1
  417c68:	add	w8, w8, #0x4
  417c6c:	str	w8, [x20, #8]
  417c70:	ldrh	w8, [x19, #12]
  417c74:	rev	w8, w8
  417c78:	lsr	w8, w8, #16
  417c7c:	sturh	w8, [x29, #-8]
  417c80:	ldr	x3, [x20]
  417c84:	bl	401a80 <fwrite@plt>
  417c88:	cmp	w0, #0x1
  417c8c:	b.ne	417ea8 <ferror@plt+0x162b8>  // b.any
  417c90:	ldr	w8, [x20, #8]
  417c94:	add	w8, w8, #0x2
  417c98:	str	w8, [x20, #8]
  417c9c:	ldr	x22, [x19, #16]
  417ca0:	mov	x0, x22
  417ca4:	bl	401790 <strlen@plt>
  417ca8:	ldr	x3, [x20]
  417cac:	mov	x21, x0
  417cb0:	add	w23, w21, #0x1
  417cb4:	sxtw	x2, w23
  417cb8:	mov	w1, #0x1                   	// #1
  417cbc:	mov	x0, x22
  417cc0:	bl	401a80 <fwrite@plt>
  417cc4:	cmp	w23, w0
  417cc8:	b.ne	417ce0 <ferror@plt+0x160f0>  // b.any
  417ccc:	ldr	w8, [x20, #8]
  417cd0:	add	w22, w21, #0xf
  417cd4:	add	w8, w8, w23
  417cd8:	str	w8, [x20, #8]
  417cdc:	b	417cec <ferror@plt+0x160fc>
  417ce0:	cmn	w23, #0x1
  417ce4:	b.ne	417f98 <ferror@plt+0x163a8>  // b.any
  417ce8:	mov	w22, #0xd                   	// #13
  417cec:	ldr	x21, [x19, #24]
  417cf0:	mov	x0, x21
  417cf4:	bl	401790 <strlen@plt>
  417cf8:	ldr	x3, [x20]
  417cfc:	add	w23, w0, #0x1
  417d00:	sxtw	x2, w23
  417d04:	mov	w1, #0x1                   	// #1
  417d08:	mov	x0, x21
  417d0c:	bl	401a80 <fwrite@plt>
  417d10:	cmp	w23, w0
  417d14:	b.ne	417d28 <ferror@plt+0x16138>  // b.any
  417d18:	ldr	w8, [x20, #8]
  417d1c:	add	w8, w8, w23
  417d20:	str	w8, [x20, #8]
  417d24:	b	417d34 <ferror@plt+0x16144>
  417d28:	cmn	w23, #0x1
  417d2c:	b.ne	417fe8 <ferror@plt+0x163f8>  // b.any
  417d30:	ldr	w8, [x20, #8]
  417d34:	add	w9, w8, #0x7
  417d38:	cmp	w8, #0x0
  417d3c:	csel	w9, w9, w8, lt  // lt = tstop
  417d40:	and	w9, w9, #0xfffffff8
  417d44:	mov	w10, #0x8                   	// #8
  417d48:	sub	w8, w8, w9
  417d4c:	mov	w11, #0xf                   	// #15
  417d50:	sub	w9, w10, w8
  417d54:	sub	w8, w11, w8
  417d58:	cmp	w9, #0x0
  417d5c:	csel	w8, w8, w9, lt  // lt = tstop
  417d60:	and	w8, w8, #0xfffffff8
  417d64:	sub	w8, w9, w8
  417d68:	cmp	w8, #0x1
  417d6c:	b.lt	417dbc <ferror@plt+0x161cc>  // b.tstop
  417d70:	mov	w21, wzr
  417d74:	add	w24, w8, #0x1
  417d78:	sturb	wzr, [x29, #-4]
  417d7c:	ldr	x3, [x20]
  417d80:	sub	x0, x29, #0x4
  417d84:	mov	w1, #0x1                   	// #1
  417d88:	mov	w2, #0x1                   	// #1
  417d8c:	bl	401a80 <fwrite@plt>
  417d90:	cmp	w0, #0x1
  417d94:	b.ne	417dec <ferror@plt+0x161fc>  // b.any
  417d98:	ldr	w8, [x20, #8]
  417d9c:	sub	w21, w21, #0x1
  417da0:	add	w9, w24, w21
  417da4:	cmp	w9, #0x1
  417da8:	add	w8, w8, #0x1
  417dac:	str	w8, [x20, #8]
  417db0:	b.gt	417d78 <ferror@plt+0x16188>
  417db4:	neg	w8, w21
  417db8:	b	417dc0 <ferror@plt+0x161d0>
  417dbc:	mov	w8, wzr
  417dc0:	ldr	w9, [x19, #4]
  417dc4:	add	w10, w23, w22
  417dc8:	add	w0, w10, w8
  417dcc:	cmp	w0, w9
  417dd0:	b.ne	417f48 <ferror@plt+0x16358>  // b.any
  417dd4:	ldp	x20, x19, [sp, #80]
  417dd8:	ldp	x22, x21, [sp, #64]
  417ddc:	ldp	x24, x23, [sp, #48]
  417de0:	ldp	x29, x30, [sp, #32]
  417de4:	add	sp, sp, #0x60
  417de8:	ret
  417dec:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  417df0:	ldr	x19, [x8, #3264]
  417df4:	adrp	x1, 426000 <ferror@plt+0x24410>
  417df8:	add	x1, x1, #0x52a
  417dfc:	mov	w2, #0x5                   	// #5
  417e00:	mov	x0, xzr
  417e04:	bl	401ae0 <dcgettext@plt>
  417e08:	adrp	x8, 454000 <ferror@plt+0x52410>
  417e0c:	ldr	x20, [x8, #608]
  417e10:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  417e14:	mov	x21, x0
  417e18:	add	x1, x1, #0x217
  417e1c:	mov	w2, #0x5                   	// #5
  417e20:	mov	x0, xzr
  417e24:	bl	401ae0 <dcgettext@plt>
  417e28:	adrp	x3, 43c000 <ferror@plt+0x3a410>
  417e2c:	mov	x5, x0
  417e30:	add	x3, x3, #0x190
  417e34:	mov	w4, #0xad                  	// #173
  417e38:	mov	x0, x19
  417e3c:	mov	x1, x21
  417e40:	mov	x2, x20
  417e44:	bl	401bc0 <fprintf@plt>
  417e48:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x3330>
  417e4c:	add	x0, x0, #0xa80
  417e50:	mov	w1, #0x2                   	// #2
  417e54:	bl	401b20 <longjmp@plt>
  417e58:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  417e5c:	ldr	x19, [x8, #3264]
  417e60:	adrp	x1, 426000 <ferror@plt+0x24410>
  417e64:	add	x1, x1, #0x52a
  417e68:	mov	w2, #0x5                   	// #5
  417e6c:	mov	x0, xzr
  417e70:	bl	401ae0 <dcgettext@plt>
  417e74:	adrp	x8, 454000 <ferror@plt+0x52410>
  417e78:	ldr	x20, [x8, #608]
  417e7c:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  417e80:	mov	x21, x0
  417e84:	add	x1, x1, #0x199
  417e88:	mov	w2, #0x5                   	// #5
  417e8c:	mov	x0, xzr
  417e90:	bl	401ae0 <dcgettext@plt>
  417e94:	adrp	x3, 43c000 <ferror@plt+0x3a410>
  417e98:	mov	x5, x0
  417e9c:	add	x3, x3, #0x190
  417ea0:	mov	w4, #0x96                  	// #150
  417ea4:	b	417e38 <ferror@plt+0x16248>
  417ea8:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  417eac:	ldr	x19, [x8, #3264]
  417eb0:	adrp	x1, 426000 <ferror@plt+0x24410>
  417eb4:	add	x1, x1, #0x52a
  417eb8:	mov	w2, #0x5                   	// #5
  417ebc:	mov	x0, xzr
  417ec0:	bl	401ae0 <dcgettext@plt>
  417ec4:	adrp	x8, 454000 <ferror@plt+0x52410>
  417ec8:	ldr	x20, [x8, #608]
  417ecc:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  417ed0:	mov	x21, x0
  417ed4:	add	x1, x1, #0x1c9
  417ed8:	mov	w2, #0x5                   	// #5
  417edc:	mov	x0, xzr
  417ee0:	bl	401ae0 <dcgettext@plt>
  417ee4:	adrp	x3, 43c000 <ferror@plt+0x3a410>
  417ee8:	mov	x5, x0
  417eec:	add	x3, x3, #0x190
  417ef0:	mov	w4, #0x9e                  	// #158
  417ef4:	b	417e38 <ferror@plt+0x16248>
  417ef8:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  417efc:	ldr	x19, [x8, #3264]
  417f00:	adrp	x1, 426000 <ferror@plt+0x24410>
  417f04:	add	x1, x1, #0x52a
  417f08:	mov	w2, #0x5                   	// #5
  417f0c:	mov	x0, xzr
  417f10:	bl	401ae0 <dcgettext@plt>
  417f14:	adrp	x8, 454000 <ferror@plt+0x52410>
  417f18:	ldr	x20, [x8, #608]
  417f1c:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  417f20:	mov	x21, x0
  417f24:	add	x1, x1, #0x1ba
  417f28:	mov	w2, #0x5                   	// #5
  417f2c:	mov	x0, xzr
  417f30:	bl	401ae0 <dcgettext@plt>
  417f34:	adrp	x3, 43c000 <ferror@plt+0x3a410>
  417f38:	mov	x5, x0
  417f3c:	add	x3, x3, #0x190
  417f40:	mov	w4, #0x9a                  	// #154
  417f44:	b	417e38 <ferror@plt+0x16248>
  417f48:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  417f4c:	ldr	x19, [x8, #3264]
  417f50:	adrp	x1, 426000 <ferror@plt+0x24410>
  417f54:	add	x1, x1, #0x52a
  417f58:	mov	w2, #0x5                   	// #5
  417f5c:	mov	x0, xzr
  417f60:	bl	401ae0 <dcgettext@plt>
  417f64:	adrp	x8, 454000 <ferror@plt+0x52410>
  417f68:	ldr	x20, [x8, #608]
  417f6c:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  417f70:	mov	x21, x0
  417f74:	add	x1, x1, #0x217
  417f78:	mov	w2, #0x5                   	// #5
  417f7c:	mov	x0, xzr
  417f80:	bl	401ae0 <dcgettext@plt>
  417f84:	adrp	x3, 43c000 <ferror@plt+0x3a410>
  417f88:	mov	x5, x0
  417f8c:	add	x3, x3, #0x190
  417f90:	mov	w4, #0xb2                  	// #178
  417f94:	b	417e38 <ferror@plt+0x16248>
  417f98:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  417f9c:	ldr	x19, [x8, #3264]
  417fa0:	adrp	x1, 426000 <ferror@plt+0x24410>
  417fa4:	add	x1, x1, #0x52a
  417fa8:	mov	w2, #0x5                   	// #5
  417fac:	mov	x0, xzr
  417fb0:	bl	401ae0 <dcgettext@plt>
  417fb4:	adrp	x8, 454000 <ferror@plt+0x52410>
  417fb8:	ldr	x20, [x8, #608]
  417fbc:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  417fc0:	mov	x21, x0
  417fc4:	add	x1, x1, #0x1e8
  417fc8:	mov	w2, #0x5                   	// #5
  417fcc:	mov	x0, xzr
  417fd0:	bl	401ae0 <dcgettext@plt>
  417fd4:	adrp	x3, 43c000 <ferror@plt+0x3a410>
  417fd8:	mov	x5, x0
  417fdc:	add	x3, x3, #0x190
  417fe0:	mov	w4, #0xa3                  	// #163
  417fe4:	b	417e38 <ferror@plt+0x16248>
  417fe8:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  417fec:	ldr	x19, [x8, #3264]
  417ff0:	adrp	x1, 426000 <ferror@plt+0x24410>
  417ff4:	add	x1, x1, #0x52a
  417ff8:	mov	w2, #0x5                   	// #5
  417ffc:	mov	x0, xzr
  418000:	bl	401ae0 <dcgettext@plt>
  418004:	adrp	x8, 454000 <ferror@plt+0x52410>
  418008:	ldr	x20, [x8, #608]
  41800c:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  418010:	mov	x21, x0
  418014:	add	x1, x1, #0x201
  418018:	mov	w2, #0x5                   	// #5
  41801c:	mov	x0, xzr
  418020:	bl	401ae0 <dcgettext@plt>
  418024:	adrp	x3, 43c000 <ferror@plt+0x3a410>
  418028:	mov	x5, x0
  41802c:	add	x3, x3, #0x190
  418030:	mov	w4, #0xa8                  	// #168
  418034:	b	417e38 <ferror@plt+0x16248>
  418038:	stp	x29, x30, [sp, #-32]!
  41803c:	mov	x29, sp
  418040:	rev	w8, w1
  418044:	str	w8, [x29, #28]
  418048:	ldr	x3, [x0]
  41804c:	str	x19, [sp, #16]
  418050:	mov	x19, x0
  418054:	add	x0, x29, #0x1c
  418058:	mov	w1, #0x4                   	// #4
  41805c:	mov	w2, #0x1                   	// #1
  418060:	bl	401a80 <fwrite@plt>
  418064:	cmp	w0, #0x1
  418068:	b.ne	418080 <ferror@plt+0x16490>  // b.any
  41806c:	ldr	w8, [x19, #8]
  418070:	mov	w0, #0x4                   	// #4
  418074:	add	w8, w8, #0x4
  418078:	str	w8, [x19, #8]
  41807c:	b	418084 <ferror@plt+0x16494>
  418080:	mov	w0, #0xffffffff            	// #-1
  418084:	ldr	x19, [sp, #16]
  418088:	ldp	x29, x30, [sp], #32
  41808c:	ret
  418090:	stp	x29, x30, [sp, #-32]!
  418094:	rev	w8, w1
  418098:	mov	x29, sp
  41809c:	lsr	w8, w8, #16
  4180a0:	strh	w8, [x29, #28]
  4180a4:	ldr	x3, [x0]
  4180a8:	str	x19, [sp, #16]
  4180ac:	mov	x19, x0
  4180b0:	add	x0, x29, #0x1c
  4180b4:	mov	w1, #0x2                   	// #2
  4180b8:	mov	w2, #0x1                   	// #1
  4180bc:	bl	401a80 <fwrite@plt>
  4180c0:	cmp	w0, #0x1
  4180c4:	b.ne	4180dc <ferror@plt+0x164ec>  // b.any
  4180c8:	ldr	w8, [x19, #8]
  4180cc:	mov	w0, #0x2                   	// #2
  4180d0:	add	w8, w8, #0x2
  4180d4:	str	w8, [x19, #8]
  4180d8:	b	4180e0 <ferror@plt+0x164f0>
  4180dc:	mov	w0, #0xffffffff            	// #-1
  4180e0:	ldr	x19, [sp, #16]
  4180e4:	ldp	x29, x30, [sp], #32
  4180e8:	ret
  4180ec:	stp	x29, x30, [sp, #-32]!
  4180f0:	stp	x20, x19, [sp, #16]
  4180f4:	ldr	x3, [x0]
  4180f8:	mov	w19, w2
  4180fc:	mov	x8, x1
  418100:	mov	x20, x0
  418104:	sxtw	x2, w19
  418108:	mov	w1, #0x1                   	// #1
  41810c:	mov	x0, x8
  418110:	mov	x29, sp
  418114:	bl	401a80 <fwrite@plt>
  418118:	cmp	w0, w19
  41811c:	b.ne	418130 <ferror@plt+0x16540>  // b.any
  418120:	ldr	w8, [x20, #8]
  418124:	add	w8, w8, w19
  418128:	str	w8, [x20, #8]
  41812c:	b	418134 <ferror@plt+0x16544>
  418130:	mov	w19, #0xffffffff            	// #-1
  418134:	mov	w0, w19
  418138:	ldp	x20, x19, [sp, #16]
  41813c:	ldp	x29, x30, [sp], #32
  418140:	ret
  418144:	sub	sp, sp, #0x60
  418148:	stp	x29, x30, [sp, #16]
  41814c:	stp	x24, x23, [sp, #48]
  418150:	stp	x22, x21, [sp, #64]
  418154:	stp	x20, x19, [sp, #80]
  418158:	ldrh	w8, [x1]
  41815c:	mov	x20, x1
  418160:	mov	x19, x0
  418164:	mov	w1, #0x2                   	// #2
  418168:	rev	w8, w8
  41816c:	lsr	w8, w8, #16
  418170:	strh	w8, [sp]
  418174:	ldr	x3, [x0]
  418178:	mov	x0, sp
  41817c:	mov	w2, #0x1                   	// #1
  418180:	str	x25, [sp, #32]
  418184:	add	x29, sp, #0x10
  418188:	bl	401a80 <fwrite@plt>
  41818c:	cmp	w0, #0x1
  418190:	b.ne	41839c <ferror@plt+0x167ac>  // b.any
  418194:	ldr	w8, [x19, #8]
  418198:	mov	x0, sp
  41819c:	mov	w1, #0x2                   	// #2
  4181a0:	mov	w2, #0x1                   	// #1
  4181a4:	add	w8, w8, #0x2
  4181a8:	str	w8, [x19, #8]
  4181ac:	ldrh	w8, [x20, #2]
  4181b0:	rev	w8, w8
  4181b4:	lsr	w8, w8, #16
  4181b8:	strh	w8, [sp]
  4181bc:	ldr	x3, [x19]
  4181c0:	bl	401a80 <fwrite@plt>
  4181c4:	cmp	w0, #0x1
  4181c8:	b.ne	41839c <ferror@plt+0x167ac>  // b.any
  4181cc:	ldr	w8, [x19, #8]
  4181d0:	mov	x0, sp
  4181d4:	mov	w1, #0x4                   	// #4
  4181d8:	mov	w2, #0x1                   	// #1
  4181dc:	add	w8, w8, #0x2
  4181e0:	str	w8, [x19, #8]
  4181e4:	ldr	w8, [x20, #4]
  4181e8:	rev	w8, w8
  4181ec:	str	w8, [sp]
  4181f0:	ldr	x3, [x19]
  4181f4:	bl	401a80 <fwrite@plt>
  4181f8:	cmp	w0, #0x1
  4181fc:	b.ne	41839c <ferror@plt+0x167ac>  // b.any
  418200:	ldr	w8, [x19, #8]
  418204:	mov	x0, sp
  418208:	mov	w1, #0x4                   	// #4
  41820c:	mov	w2, #0x1                   	// #1
  418210:	add	w8, w8, #0x4
  418214:	str	w8, [x19, #8]
  418218:	ldr	w8, [x20, #8]
  41821c:	rev	w8, w8
  418220:	str	w8, [sp]
  418224:	ldr	x3, [x19]
  418228:	bl	401a80 <fwrite@plt>
  41822c:	cmp	w0, #0x1
  418230:	b.ne	41839c <ferror@plt+0x167ac>  // b.any
  418234:	ldr	w8, [x19, #8]
  418238:	mov	x0, x20
  41823c:	add	w8, w8, #0x4
  418240:	str	w8, [x19, #8]
  418244:	bl	418a14 <ferror@plt+0x16e24>
  418248:	ldrh	w9, [x20, #2]
  41824c:	mov	w21, w0
  418250:	tst	w9, #0x1
  418254:	cset	w8, eq  // eq = none
  418258:	tst	w9, #0x2
  41825c:	cset	w10, eq  // eq = none
  418260:	cmp	w0, #0x1
  418264:	b.lt	4183bc <ferror@plt+0x167cc>  // b.tstop
  418268:	mov	w22, wzr
  41826c:	mov	w23, #0xc                   	// #12
  418270:	mov	w24, #0x2                   	// #2
  418274:	mov	w25, #0x4                   	// #4
  418278:	tst	w10, #0x1
  41827c:	csel	x9, x25, x24, ne  // ne = any
  418280:	tst	w8, #0x1
  418284:	csinc	x8, x9, xzr, ne  // ne = any
  418288:	cmp	x8, #0x4
  41828c:	b.eq	418328 <ferror@plt+0x16738>  // b.none
  418290:	cmp	x8, #0x2
  418294:	b.eq	4182e0 <ferror@plt+0x166f0>  // b.none
  418298:	cmp	x8, #0x1
  41829c:	b.ne	4184f0 <ferror@plt+0x16900>  // b.any
  4182a0:	mov	x0, x20
  4182a4:	mov	w1, w22
  4182a8:	bl	4186ec <ferror@plt+0x16afc>
  4182ac:	strb	w0, [sp]
  4182b0:	ldr	x3, [x19]
  4182b4:	mov	x0, sp
  4182b8:	mov	w1, #0x1                   	// #1
  4182bc:	mov	w2, #0x1                   	// #1
  4182c0:	bl	401a80 <fwrite@plt>
  4182c4:	cmp	w0, #0x1
  4182c8:	b.ne	41836c <ferror@plt+0x1677c>  // b.any
  4182cc:	ldr	w8, [x19, #8]
  4182d0:	mov	w9, #0x1                   	// #1
  4182d4:	add	w8, w8, #0x1
  4182d8:	str	w8, [x19, #8]
  4182dc:	b	418370 <ferror@plt+0x16780>
  4182e0:	mov	x0, x20
  4182e4:	mov	w1, w22
  4182e8:	bl	4186ec <ferror@plt+0x16afc>
  4182ec:	rev	w8, w0
  4182f0:	lsr	w8, w8, #16
  4182f4:	strh	w8, [sp]
  4182f8:	ldr	x3, [x19]
  4182fc:	mov	x0, sp
  418300:	mov	w1, #0x2                   	// #2
  418304:	mov	w2, #0x1                   	// #1
  418308:	bl	401a80 <fwrite@plt>
  41830c:	cmp	w0, #0x1
  418310:	b.ne	41836c <ferror@plt+0x1677c>  // b.any
  418314:	ldr	w8, [x19, #8]
  418318:	mov	w9, #0x2                   	// #2
  41831c:	add	w8, w8, #0x2
  418320:	str	w8, [x19, #8]
  418324:	b	418370 <ferror@plt+0x16780>
  418328:	mov	x0, x20
  41832c:	mov	w1, w22
  418330:	bl	4186ec <ferror@plt+0x16afc>
  418334:	rev	w8, w0
  418338:	str	w8, [sp]
  41833c:	ldr	x3, [x19]
  418340:	mov	x0, sp
  418344:	mov	w1, #0x4                   	// #4
  418348:	mov	w2, #0x1                   	// #1
  41834c:	bl	401a80 <fwrite@plt>
  418350:	cmp	w0, #0x1
  418354:	b.ne	41836c <ferror@plt+0x1677c>  // b.any
  418358:	ldr	w8, [x19, #8]
  41835c:	mov	w9, #0x4                   	// #4
  418360:	add	w8, w8, #0x4
  418364:	str	w8, [x19, #8]
  418368:	b	418370 <ferror@plt+0x16780>
  41836c:	mov	w9, #0xffffffff            	// #-1
  418370:	tbnz	w9, #31, 418540 <ferror@plt+0x16950>
  418374:	ldrh	w10, [x20, #2]
  418378:	add	w22, w22, #0x1
  41837c:	add	w23, w9, w23
  418380:	tst	w10, #0x1
  418384:	cset	w8, eq  // eq = none
  418388:	tst	w10, #0x2
  41838c:	cset	w10, eq  // eq = none
  418390:	cmp	w21, w22
  418394:	b.ne	418278 <ferror@plt+0x16688>  // b.any
  418398:	b	4183c0 <ferror@plt+0x167d0>
  41839c:	mov	w0, #0xffffffff            	// #-1
  4183a0:	ldp	x20, x19, [sp, #80]
  4183a4:	ldp	x22, x21, [sp, #64]
  4183a8:	ldp	x24, x23, [sp, #48]
  4183ac:	ldr	x25, [sp, #32]
  4183b0:	ldp	x29, x30, [sp, #16]
  4183b4:	add	sp, sp, #0x60
  4183b8:	ret
  4183bc:	mov	w23, #0xc                   	// #12
  4183c0:	cmp	w10, #0x0
  4183c4:	mov	w9, #0x2                   	// #2
  4183c8:	mov	w10, #0x4                   	// #4
  4183cc:	csel	w9, w10, w9, ne  // ne = any
  4183d0:	cmp	w8, #0x0
  4183d4:	csinc	w8, w9, wzr, ne  // ne = any
  4183d8:	orr	w9, wzr, #0xc
  4183dc:	madd	w8, w8, w21, w9
  4183e0:	cmp	w23, w8
  4183e4:	b.ne	41864c <ferror@plt+0x16a5c>  // b.any
  4183e8:	ldr	w8, [x19, #8]
  4183ec:	mov	w9, #0x8                   	// #8
  4183f0:	mov	w10, #0xf                   	// #15
  4183f4:	add	w11, w8, #0x7
  4183f8:	cmp	w8, #0x0
  4183fc:	csel	w11, w11, w8, lt  // lt = tstop
  418400:	and	w11, w11, #0xfffffff8
  418404:	sub	w8, w8, w11
  418408:	sub	w9, w9, w8
  41840c:	sub	w8, w10, w8
  418410:	cmp	w9, #0x0
  418414:	csel	w8, w8, w9, lt  // lt = tstop
  418418:	and	w8, w8, #0xfffffff8
  41841c:	sub	w8, w9, w8
  418420:	cmp	w8, #0x1
  418424:	b.lt	418474 <ferror@plt+0x16884>  // b.tstop
  418428:	mov	w20, wzr
  41842c:	add	w21, w8, #0x1
  418430:	strb	wzr, [sp]
  418434:	ldr	x3, [x19]
  418438:	mov	x0, sp
  41843c:	mov	w1, #0x1                   	// #1
  418440:	mov	w2, #0x1                   	// #1
  418444:	bl	401a80 <fwrite@plt>
  418448:	cmp	w0, #0x1
  41844c:	b.ne	418590 <ferror@plt+0x169a0>  // b.any
  418450:	ldr	w8, [x19, #8]
  418454:	sub	w20, w20, #0x1
  418458:	add	w9, w21, w20
  41845c:	cmp	w9, #0x1
  418460:	add	w8, w8, #0x1
  418464:	str	w8, [x19, #8]
  418468:	b.gt	418430 <ferror@plt+0x16840>
  41846c:	neg	w20, w20
  418470:	b	418478 <ferror@plt+0x16888>
  418474:	mov	w20, wzr
  418478:	ldr	x0, [x19]
  41847c:	mov	x1, sp
  418480:	bl	4017d0 <fgetpos@plt>
  418484:	cbnz	w0, 4185fc <ferror@plt+0x16a0c>
  418488:	mov	x1, x19
  41848c:	ldr	x0, [x1], #16
  418490:	bl	401a40 <fsetpos@plt>
  418494:	cbnz	w0, 4185fc <ferror@plt+0x16a0c>
  418498:	ldr	w8, [x19, #8]
  41849c:	add	x0, x29, #0x1c
  4184a0:	mov	w1, #0x4                   	// #4
  4184a4:	mov	w2, #0x1                   	// #1
  4184a8:	rev	w8, w8
  4184ac:	str	w8, [x29, #28]
  4184b0:	ldr	x3, [x19]
  4184b4:	bl	401a80 <fwrite@plt>
  4184b8:	cmp	w0, #0x1
  4184bc:	b.ne	4185fc <ferror@plt+0x16a0c>  // b.any
  4184c0:	ldr	w8, [x19, #8]
  4184c4:	ldr	x0, [x19]
  4184c8:	mov	x1, sp
  4184cc:	add	w8, w8, #0x4
  4184d0:	str	w8, [x19, #8]
  4184d4:	bl	401a40 <fsetpos@plt>
  4184d8:	cbnz	w0, 4185fc <ferror@plt+0x16a0c>
  4184dc:	ldr	w8, [x19, #8]
  4184e0:	add	w0, w20, w23
  4184e4:	sub	w8, w8, #0x4
  4184e8:	str	w8, [x19, #8]
  4184ec:	b	4183a0 <ferror@plt+0x167b0>
  4184f0:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  4184f4:	ldr	x19, [x8, #3264]
  4184f8:	adrp	x1, 426000 <ferror@plt+0x24410>
  4184fc:	add	x1, x1, #0x52a
  418500:	mov	w2, #0x5                   	// #5
  418504:	mov	x0, xzr
  418508:	bl	401ae0 <dcgettext@plt>
  41850c:	adrp	x8, 454000 <ferror@plt+0x52410>
  418510:	ldr	x20, [x8, #608]
  418514:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  418518:	mov	x21, x0
  41851c:	add	x1, x1, #0x224
  418520:	mov	w2, #0x5                   	// #5
  418524:	mov	x0, xzr
  418528:	bl	401ae0 <dcgettext@plt>
  41852c:	adrp	x3, 43c000 <ferror@plt+0x3a410>
  418530:	mov	x5, x0
  418534:	add	x3, x3, #0x190
  418538:	mov	w4, #0xe1                  	// #225
  41853c:	b	4185dc <ferror@plt+0x169ec>
  418540:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  418544:	ldr	x19, [x8, #3264]
  418548:	adrp	x1, 426000 <ferror@plt+0x24410>
  41854c:	add	x1, x1, #0x52a
  418550:	mov	w2, #0x5                   	// #5
  418554:	mov	x0, xzr
  418558:	bl	401ae0 <dcgettext@plt>
  41855c:	adrp	x8, 454000 <ferror@plt+0x52410>
  418560:	ldr	x20, [x8, #608]
  418564:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  418568:	mov	x21, x0
  41856c:	add	x1, x1, #0x23e
  418570:	mov	w2, #0x5                   	// #5
  418574:	mov	x0, xzr
  418578:	bl	401ae0 <dcgettext@plt>
  41857c:	adrp	x3, 43c000 <ferror@plt+0x3a410>
  418580:	mov	x5, x0
  418584:	add	x3, x3, #0x190
  418588:	mov	w4, #0xe4                  	// #228
  41858c:	b	4185dc <ferror@plt+0x169ec>
  418590:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  418594:	ldr	x19, [x8, #3264]
  418598:	adrp	x1, 426000 <ferror@plt+0x24410>
  41859c:	add	x1, x1, #0x52a
  4185a0:	mov	w2, #0x5                   	// #5
  4185a4:	mov	x0, xzr
  4185a8:	bl	401ae0 <dcgettext@plt>
  4185ac:	adrp	x8, 454000 <ferror@plt+0x52410>
  4185b0:	ldr	x20, [x8, #608]
  4185b4:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  4185b8:	mov	x21, x0
  4185bc:	add	x1, x1, #0x217
  4185c0:	mov	w2, #0x5                   	// #5
  4185c4:	mov	x0, xzr
  4185c8:	bl	401ae0 <dcgettext@plt>
  4185cc:	adrp	x3, 43c000 <ferror@plt+0x3a410>
  4185d0:	mov	x5, x0
  4185d4:	add	x3, x3, #0x190
  4185d8:	mov	w4, #0xf2                  	// #242
  4185dc:	mov	x0, x19
  4185e0:	mov	x1, x21
  4185e4:	mov	x2, x20
  4185e8:	bl	401bc0 <fprintf@plt>
  4185ec:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x3330>
  4185f0:	add	x0, x0, #0xa80
  4185f4:	mov	w1, #0x2                   	// #2
  4185f8:	bl	401b20 <longjmp@plt>
  4185fc:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  418600:	ldr	x19, [x8, #3264]
  418604:	adrp	x1, 426000 <ferror@plt+0x24410>
  418608:	add	x1, x1, #0x52a
  41860c:	mov	w2, #0x5                   	// #5
  418610:	mov	x0, xzr
  418614:	bl	401ae0 <dcgettext@plt>
  418618:	adrp	x8, 454000 <ferror@plt+0x52410>
  41861c:	ldr	x20, [x8, #608]
  418620:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  418624:	mov	x21, x0
  418628:	add	x1, x1, #0x26b
  41862c:	mov	w2, #0x5                   	// #5
  418630:	mov	x0, xzr
  418634:	bl	401ae0 <dcgettext@plt>
  418638:	adrp	x3, 43c000 <ferror@plt+0x3a410>
  41863c:	mov	x5, x0
  418640:	add	x3, x3, #0x190
  418644:	mov	w4, #0xfc                  	// #252
  418648:	b	4185dc <ferror@plt+0x169ec>
  41864c:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  418650:	ldr	x19, [x8, #3264]
  418654:	adrp	x1, 426000 <ferror@plt+0x24410>
  418658:	add	x1, x1, #0x52a
  41865c:	mov	w2, #0x5                   	// #5
  418660:	mov	x0, xzr
  418664:	bl	401ae0 <dcgettext@plt>
  418668:	adrp	x8, 454000 <ferror@plt+0x52410>
  41866c:	ldr	x20, [x8, #608]
  418670:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  418674:	mov	x21, x0
  418678:	add	x1, x1, #0x259
  41867c:	mov	w2, #0x5                   	// #5
  418680:	mov	x0, xzr
  418684:	bl	401ae0 <dcgettext@plt>
  418688:	adrp	x3, 43c000 <ferror@plt+0x3a410>
  41868c:	mov	x5, x0
  418690:	add	x3, x3, #0x190
  418694:	mov	w4, #0xec                  	// #236
  418698:	b	4185dc <ferror@plt+0x169ec>
  41869c:	stp	x29, x30, [sp, #-32]!
  4186a0:	mov	x29, sp
  4186a4:	strb	w1, [x29, #28]
  4186a8:	ldr	x3, [x0]
  4186ac:	str	x19, [sp, #16]
  4186b0:	mov	x19, x0
  4186b4:	add	x0, x29, #0x1c
  4186b8:	mov	w1, #0x1                   	// #1
  4186bc:	mov	w2, #0x1                   	// #1
  4186c0:	bl	401a80 <fwrite@plt>
  4186c4:	cmp	w0, #0x1
  4186c8:	b.ne	4186dc <ferror@plt+0x16aec>  // b.any
  4186cc:	ldr	w8, [x19, #8]
  4186d0:	add	w8, w8, #0x1
  4186d4:	str	w8, [x19, #8]
  4186d8:	b	4186e0 <ferror@plt+0x16af0>
  4186dc:	mov	w0, #0xffffffff            	// #-1
  4186e0:	ldr	x19, [sp, #16]
  4186e4:	ldp	x29, x30, [sp], #32
  4186e8:	ret
  4186ec:	stp	x29, x30, [sp, #-48]!
  4186f0:	stp	x20, x19, [sp, #32]
  4186f4:	ldrh	w8, [x0, #2]
  4186f8:	mov	w9, #0x2                   	// #2
  4186fc:	mov	w10, #0x4                   	// #4
  418700:	str	x21, [sp, #16]
  418704:	tst	w8, #0x2
  418708:	csel	x9, x10, x9, eq  // eq = none
  41870c:	tst	w8, #0x1
  418710:	csinc	x8, x9, xzr, eq  // eq = none
  418714:	cmp	x8, #0x4
  418718:	mov	x29, sp
  41871c:	b.eq	418748 <ferror@plt+0x16b58>  // b.none
  418720:	cmp	x8, #0x2
  418724:	b.eq	41873c <ferror@plt+0x16b4c>  // b.none
  418728:	cmp	x8, #0x1
  41872c:	b.ne	418760 <ferror@plt+0x16b70>  // b.any
  418730:	ldr	x8, [x0, #16]
  418734:	ldrsb	w0, [x8, w1, sxtw]
  418738:	b	418750 <ferror@plt+0x16b60>
  41873c:	ldr	x8, [x0, #16]
  418740:	ldrsh	w0, [x8, w1, sxtw #1]
  418744:	b	418750 <ferror@plt+0x16b60>
  418748:	ldr	x8, [x0, #16]
  41874c:	ldr	w0, [x8, w1, sxtw #2]
  418750:	ldp	x20, x19, [sp, #32]
  418754:	ldr	x21, [sp, #16]
  418758:	ldp	x29, x30, [sp], #48
  41875c:	ret
  418760:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  418764:	ldr	x19, [x8, #3264]
  418768:	adrp	x1, 426000 <ferror@plt+0x24410>
  41876c:	add	x1, x1, #0x52a
  418770:	mov	w2, #0x5                   	// #5
  418774:	mov	x0, xzr
  418778:	bl	401ae0 <dcgettext@plt>
  41877c:	adrp	x8, 454000 <ferror@plt+0x52410>
  418780:	ldr	x20, [x8, #608]
  418784:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  418788:	mov	x21, x0
  41878c:	add	x1, x1, #0x224
  418790:	mov	w2, #0x5                   	// #5
  418794:	mov	x0, xzr
  418798:	bl	401ae0 <dcgettext@plt>
  41879c:	adrp	x3, 43c000 <ferror@plt+0x3a410>
  4187a0:	mov	x5, x0
  4187a4:	add	x3, x3, #0x190
  4187a8:	mov	w4, #0x186                 	// #390
  4187ac:	mov	x0, x19
  4187b0:	mov	x1, x21
  4187b4:	mov	x2, x20
  4187b8:	bl	401bc0 <fprintf@plt>
  4187bc:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x3330>
  4187c0:	add	x0, x0, #0xa80
  4187c4:	mov	w1, #0x2                   	// #2
  4187c8:	bl	401b20 <longjmp@plt>
  4187cc:	stp	x29, x30, [sp, #-80]!
  4187d0:	stp	x26, x25, [sp, #16]
  4187d4:	stp	x24, x23, [sp, #32]
  4187d8:	stp	x22, x21, [sp, #48]
  4187dc:	stp	x20, x19, [sp, #64]
  4187e0:	ldrh	w24, [x0]
  4187e4:	ldur	x23, [x0, #4]
  4187e8:	ldrh	w25, [x0, #2]
  4187ec:	mov	x29, sp
  4187f0:	mov	x19, x0
  4187f4:	bl	418a14 <ferror@plt+0x16e24>
  4187f8:	cmp	w0, #0x1
  4187fc:	b.lt	41884c <ferror@plt+0x16c5c>  // b.tstop
  418800:	mov	w20, w0
  418804:	mov	w22, wzr
  418808:	mov	w21, wzr
  41880c:	mov	x0, x19
  418810:	mov	w1, w21
  418814:	bl	4186ec <ferror@plt+0x16afc>
  418818:	cmp	w0, #0x0
  41881c:	cneg	w8, w0, mi  // mi = first
  418820:	add	w21, w21, #0x1
  418824:	cmp	w22, w8
  418828:	csel	w22, w8, w22, lt  // lt = tstop
  41882c:	cmp	w20, w21
  418830:	b.ne	41880c <ferror@plt+0x16c1c>  // b.any
  418834:	cmp	w22, #0x8, lsl #12
  418838:	mov	w8, #0x4                   	// #4
  41883c:	mov	w9, #0x2                   	// #2
  418840:	csel	x21, x9, x8, lt  // lt = tstop
  418844:	cmp	w22, #0x7f
  418848:	b.gt	418850 <ferror@plt+0x16c60>
  41884c:	mov	w21, #0x1                   	// #1
  418850:	ldrh	w8, [x19, #2]
  418854:	mov	w9, #0x2                   	// #2
  418858:	mov	w10, #0x4                   	// #4
  41885c:	tst	w8, #0x2
  418860:	csel	x9, x10, x9, eq  // eq = none
  418864:	tst	w8, #0x1
  418868:	csinc	x8, x9, xzr, eq  // eq = none
  41886c:	cmp	x21, x8
  418870:	b.eq	418940 <ferror@plt+0x16d50>  // b.none
  418874:	b.hi	4189c4 <ferror@plt+0x16dd4>  // b.pmore
  418878:	mov	x0, x19
  41887c:	bl	418a14 <ferror@plt+0x16e24>
  418880:	mov	w22, w0
  418884:	sxtw	x0, w22
  418888:	mov	x1, x21
  41888c:	bl	401920 <calloc@plt>
  418890:	cmp	x21, #0x2
  418894:	mov	w9, #0x4                   	// #4
  418898:	mov	w10, #0x2                   	// #2
  41889c:	csel	w9, w10, w9, eq  // eq = none
  4188a0:	cmp	x21, #0x1
  4188a4:	and	w8, w25, #0xfff8
  4188a8:	csinc	w9, w9, wzr, ne  // ne = any
  4188ac:	mov	x20, x0
  4188b0:	cmp	w22, #0x1
  4188b4:	orr	w25, w9, w8
  4188b8:	b.lt	418924 <ferror@plt+0x16d34>  // b.tstop
  4188bc:	tst	w25, #0x2
  4188c0:	mov	w8, #0x2                   	// #2
  4188c4:	mov	w9, #0x4                   	// #4
  4188c8:	csel	x8, x9, x8, eq  // eq = none
  4188cc:	tst	w25, #0x1
  4188d0:	mov	x21, xzr
  4188d4:	csinc	x26, x8, xzr, eq  // eq = none
  4188d8:	mov	w22, w22
  4188dc:	b	4188f0 <ferror@plt+0x16d00>
  4188e0:	strh	w0, [x20, x21, lsl #1]
  4188e4:	add	x21, x21, #0x1
  4188e8:	cmp	x22, x21
  4188ec:	b.eq	418924 <ferror@plt+0x16d34>  // b.none
  4188f0:	mov	x0, x19
  4188f4:	mov	w1, w21
  4188f8:	bl	4186ec <ferror@plt+0x16afc>
  4188fc:	cmp	x26, #0x4
  418900:	b.eq	41891c <ferror@plt+0x16d2c>  // b.none
  418904:	cmp	x26, #0x2
  418908:	b.eq	4188e0 <ferror@plt+0x16cf0>  // b.none
  41890c:	cmp	x26, #0x1
  418910:	b.ne	418958 <ferror@plt+0x16d68>  // b.any
  418914:	strb	w0, [x20, x21]
  418918:	b	4188e4 <ferror@plt+0x16cf4>
  41891c:	str	w0, [x20, x21, lsl #2]
  418920:	b	4188e4 <ferror@plt+0x16cf4>
  418924:	ldr	x0, [x19, #16]
  418928:	bl	401a30 <free@plt>
  41892c:	strh	w24, [x19]
  418930:	strh	w25, [x19, #2]
  418934:	stur	x23, [x19, #4]
  418938:	str	wzr, [x19, #12]
  41893c:	str	x20, [x19, #16]
  418940:	ldp	x20, x19, [sp, #64]
  418944:	ldp	x22, x21, [sp, #48]
  418948:	ldp	x24, x23, [sp, #32]
  41894c:	ldp	x26, x25, [sp, #16]
  418950:	ldp	x29, x30, [sp], #80
  418954:	ret
  418958:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41895c:	ldr	x19, [x8, #3264]
  418960:	adrp	x1, 426000 <ferror@plt+0x24410>
  418964:	add	x1, x1, #0x52a
  418968:	mov	w2, #0x5                   	// #5
  41896c:	mov	x0, xzr
  418970:	bl	401ae0 <dcgettext@plt>
  418974:	adrp	x8, 454000 <ferror@plt+0x52410>
  418978:	ldr	x20, [x8, #608]
  41897c:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  418980:	mov	x21, x0
  418984:	add	x1, x1, #0x224
  418988:	mov	w2, #0x5                   	// #5
  41898c:	mov	x0, xzr
  418990:	bl	401ae0 <dcgettext@plt>
  418994:	adrp	x3, 43c000 <ferror@plt+0x3a410>
  418998:	mov	x5, x0
  41899c:	add	x3, x3, #0x190
  4189a0:	mov	w4, #0x1a2                 	// #418
  4189a4:	mov	x0, x19
  4189a8:	mov	x1, x21
  4189ac:	mov	x2, x20
  4189b0:	bl	401bc0 <fprintf@plt>
  4189b4:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x3330>
  4189b8:	add	x0, x0, #0xa80
  4189bc:	mov	w1, #0x2                   	// #2
  4189c0:	bl	401b20 <longjmp@plt>
  4189c4:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  4189c8:	ldr	x19, [x8, #3264]
  4189cc:	adrp	x1, 426000 <ferror@plt+0x24410>
  4189d0:	add	x1, x1, #0x52a
  4189d4:	mov	w2, #0x5                   	// #5
  4189d8:	mov	x0, xzr
  4189dc:	bl	401ae0 <dcgettext@plt>
  4189e0:	adrp	x8, 454000 <ferror@plt+0x52410>
  4189e4:	ldr	x20, [x8, #608]
  4189e8:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  4189ec:	mov	x21, x0
  4189f0:	add	x1, x1, #0x283
  4189f4:	mov	w2, #0x5                   	// #5
  4189f8:	mov	x0, xzr
  4189fc:	bl	401ae0 <dcgettext@plt>
  418a00:	adrp	x3, 43c000 <ferror@plt+0x3a410>
  418a04:	mov	x5, x0
  418a08:	add	x3, x3, #0x190
  418a0c:	mov	w4, #0x1e0                 	// #480
  418a10:	b	4189a4 <ferror@plt+0x16db4>
  418a14:	ldp	w8, w10, [x0, #4]
  418a18:	ldrh	w9, [x0]
  418a1c:	cmp	w8, #0x0
  418a20:	csinc	w8, w8, wzr, ne  // ne = any
  418a24:	cmp	w9, #0xb
  418a28:	mul	w8, w8, w10
  418a2c:	cset	w9, eq  // eq = none
  418a30:	lsl	w0, w8, w9
  418a34:	ret
  418a38:	stp	x29, x30, [sp, #-96]!
  418a3c:	stp	x28, x27, [sp, #16]
  418a40:	stp	x26, x25, [sp, #32]
  418a44:	stp	x24, x23, [sp, #48]
  418a48:	stp	x22, x21, [sp, #64]
  418a4c:	stp	x20, x19, [sp, #80]
  418a50:	mov	x29, sp
  418a54:	sub	sp, sp, #0x840
  418a58:	adrp	x27, 45e000 <stdin@@GLIBC_2.17+0x1330>
  418a5c:	mov	w24, w1
  418a60:	ldr	w1, [x27, #2424]
  418a64:	mov	w8, #0x64                  	// #100
  418a68:	mul	w9, w2, w8
  418a6c:	mov	w26, w2
  418a70:	lsl	w10, w1, #4
  418a74:	sub	w10, w10, w1
  418a78:	cmp	w9, w10
  418a7c:	mov	x21, x0
  418a80:	b.ge	418ab8 <ferror@plt+0x16ec8>  // b.tcont
  418a84:	mov	w3, #0xffff8002            	// #-32766
  418a88:	mov	x0, x21
  418a8c:	mov	w2, w24
  418a90:	mov	w4, w26
  418a94:	bl	419390 <ferror@plt+0x177a0>
  418a98:	add	sp, sp, #0x840
  418a9c:	ldp	x20, x19, [sp, #80]
  418aa0:	ldp	x22, x21, [sp, #64]
  418aa4:	ldp	x24, x23, [sp, #48]
  418aa8:	ldp	x26, x25, [sp, #32]
  418aac:	ldp	x28, x27, [sp, #16]
  418ab0:	ldp	x29, x30, [sp], #96
  418ab4:	ret
  418ab8:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  418abc:	ldr	w23, [x22, #2644]
  418ac0:	mul	w28, w4, w8
  418ac4:	mov	w8, #0x32                  	// #50
  418ac8:	mul	w16, w26, w8
  418acc:	cmp	w28, w16
  418ad0:	b.le	418b0c <ferror@plt+0x16f1c>
  418ad4:	cbz	w23, 418c04 <ferror@plt+0x17014>
  418ad8:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  418adc:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  418ae0:	add	x8, x8, #0xe6c
  418ae4:	add	x9, x9, #0x9e4
  418ae8:	mov	w11, w23
  418aec:	ldr	w10, [x8, w11, sxtw #2]
  418af0:	cmp	w10, w3
  418af4:	b.eq	418d54 <ferror@plt+0x17164>  // b.none
  418af8:	sxtw	x10, w11
  418afc:	ldr	w11, [x9, x10, lsl #2]
  418b00:	cbnz	w11, 418aec <ferror@plt+0x16efc>
  418b04:	mov	w4, w26
  418b08:	b	418e6c <ferror@plt+0x1727c>
  418b0c:	cbz	w23, 418c00 <ferror@plt+0x17010>
  418b10:	cmp	w1, #0x1
  418b14:	b.lt	418e64 <ferror@plt+0x17274>  // b.tstop
  418b18:	sub	w9, w23, #0x1
  418b1c:	adrp	x14, 45e000 <stdin@@GLIBC_2.17+0x1330>
  418b20:	add	x14, x14, #0xac8
  418b24:	mul	w10, w9, w1
  418b28:	add	x8, sp, #0x30
  418b2c:	subs	w9, w1, #0x1
  418b30:	add	x11, x14, w10, sxtw #2
  418b34:	b.eq	419238 <ferror@plt+0x17648>  // b.none
  418b38:	mov	w20, w16
  418b3c:	add	x16, x9, #0x1
  418b40:	sxtw	x15, w10
  418b44:	and	x18, x16, #0x1fffffffe
  418b48:	add	x15, x14, x15, lsl #2
  418b4c:	lsl	x2, x18, #2
  418b50:	mov	w12, wzr
  418b54:	mov	w13, wzr
  418b58:	add	x9, x21, #0x8
  418b5c:	add	x10, x8, #0x8
  418b60:	sub	w14, w1, w18
  418b64:	add	x0, x15, #0x8
  418b68:	add	x11, x11, x2
  418b6c:	add	x17, x8, x2
  418b70:	add	x15, x21, x2
  418b74:	mov	w2, #0xffffffff            	// #-1
  418b78:	mov	x8, x18
  418b7c:	b	418b9c <ferror@plt+0x16fac>
  418b80:	add	w12, w12, w5
  418b84:	add	w13, w13, w3
  418b88:	subs	x8, x8, #0x2
  418b8c:	add	x9, x9, #0x8
  418b90:	add	x0, x0, #0x8
  418b94:	add	x10, x10, #0x8
  418b98:	b.eq	418e48 <ferror@plt+0x17258>  // b.none
  418b9c:	ldp	w7, w4, [x0, #-4]
  418ba0:	ldp	w19, w6, [x9, #-4]
  418ba4:	cmp	w4, w6
  418ba8:	cset	w3, ne  // ne = any
  418bac:	cmp	w7, w19
  418bb0:	cset	w5, ne  // ne = any
  418bb4:	b.ne	418bd8 <ferror@plt+0x16fe8>  // b.any
  418bb8:	cmp	w4, w6
  418bbc:	b.ne	418be4 <ferror@plt+0x16ff4>  // b.any
  418bc0:	cmp	w7, w19
  418bc4:	b.ne	418bf0 <ferror@plt+0x17000>  // b.any
  418bc8:	stur	w2, [x10, #-4]
  418bcc:	cmp	w4, w6
  418bd0:	b.ne	418b80 <ferror@plt+0x16f90>  // b.any
  418bd4:	b	418bf8 <ferror@plt+0x17008>
  418bd8:	stur	w19, [x10, #-4]
  418bdc:	cmp	w4, w6
  418be0:	b.eq	418bc0 <ferror@plt+0x16fd0>  // b.none
  418be4:	str	w6, [x10]
  418be8:	cmp	w7, w19
  418bec:	b.eq	418bc8 <ferror@plt+0x16fd8>  // b.none
  418bf0:	cmp	w4, w6
  418bf4:	b.ne	418b80 <ferror@plt+0x16f90>  // b.any
  418bf8:	str	w2, [x10]
  418bfc:	b	418b80 <ferror@plt+0x16f90>
  418c00:	mov	w3, wzr
  418c04:	mov	w9, #0x64                  	// #100
  418c08:	mov	w25, wzr
  418c0c:	mov	x8, xzr
  418c10:	mul	w20, w26, w9
  418c14:	mov	w4, w26
  418c18:	cmp	w20, w16
  418c1c:	b.le	41908c <ferror@plt+0x1749c>
  418c20:	mov	w8, #0x3c                  	// #60
  418c24:	mul	w8, w26, w8
  418c28:	cmp	w28, w8
  418c2c:	b.ge	418d40 <ferror@plt+0x17150>  // b.tcont
  418c30:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  418c34:	ldrsw	x10, [x9, #3096]
  418c38:	add	x8, x10, #0x1
  418c3c:	cmp	w10, #0x30
  418c40:	str	w8, [x9, #3096]
  418c44:	b.gt	418c58 <ferror@plt+0x17068>
  418c48:	mul	w9, w8, w1
  418c4c:	cmp	w9, #0x7cf
  418c50:	mov	x9, x8
  418c54:	b.le	418c80 <ferror@plt+0x17090>
  418c58:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  418c5c:	ldr	w8, [x10, #2596]
  418c60:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  418c64:	add	x9, x9, #0xc24
  418c68:	adrp	x12, 45e000 <stdin@@GLIBC_2.17+0x1330>
  418c6c:	ldrsw	x11, [x9, w8, sxtw #2]
  418c70:	add	x12, x12, #0x9e4
  418c74:	sxtw	x9, w8
  418c78:	str	w11, [x10, #2596]
  418c7c:	str	wzr, [x12, x11, lsl #2]
  418c80:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  418c84:	add	x10, x10, #0x9e4
  418c88:	str	w23, [x10, x9, lsl #2]
  418c8c:	cbz	w23, 418ca0 <ferror@plt+0x170b0>
  418c90:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x3330>
  418c94:	sxtw	x10, w23
  418c98:	add	x11, x11, #0xc24
  418c9c:	str	w8, [x11, x10, lsl #2]
  418ca0:	adrp	x10, 461000 <stdin@@GLIBC_2.17+0x4330>
  418ca4:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x6330>
  418ca8:	lsl	x9, x9, #2
  418cac:	add	x10, x10, #0x948
  418cb0:	add	x11, x11, #0xe6c
  418cb4:	cmp	w1, #0x1
  418cb8:	str	w8, [x22, #2644]
  418cbc:	str	w24, [x10, x9]
  418cc0:	str	w3, [x11, x9]
  418cc4:	b.lt	418a84 <ferror@plt+0x16e94>  // b.tstop
  418cc8:	sub	w8, w8, #0x1
  418ccc:	mul	w8, w8, w1
  418cd0:	cmp	x1, #0x8
  418cd4:	sxtw	x9, w8
  418cd8:	add	x8, x1, #0x1
  418cdc:	b.cc	418d10 <ferror@plt+0x17120>  // b.lo, b.ul, b.last
  418ce0:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  418ce4:	add	x10, x10, #0xac8
  418ce8:	add	x13, x10, x9, lsl #2
  418cec:	add	x11, x13, #0x4
  418cf0:	add	x12, x21, x8, lsl #2
  418cf4:	cmp	x11, x12
  418cf8:	b.cs	4192c0 <ferror@plt+0x176d0>  // b.hs, b.nlast
  418cfc:	add	x11, x9, x8
  418d00:	add	x10, x10, x11, lsl #2
  418d04:	add	x11, x21, #0x4
  418d08:	cmp	x11, x10
  418d0c:	b.cs	4192c0 <ferror@plt+0x176d0>  // b.hs, b.nlast
  418d10:	mov	w10, #0x1                   	// #1
  418d14:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  418d18:	add	x9, x10, x9
  418d1c:	add	x11, x11, #0xac8
  418d20:	sub	x8, x8, x10
  418d24:	add	x9, x11, x9, lsl #2
  418d28:	add	x10, x21, x10, lsl #2
  418d2c:	ldr	w11, [x10], #4
  418d30:	subs	x8, x8, #0x1
  418d34:	str	w11, [x9], #4
  418d38:	b.ne	418d2c <ferror@plt+0x1713c>  // b.any
  418d3c:	b	418a84 <ferror@plt+0x16e94>
  418d40:	mov	x0, x21
  418d44:	mov	w1, w24
  418d48:	mov	w2, w3
  418d4c:	bl	419958 <ferror@plt+0x17d68>
  418d50:	b	418a98 <ferror@plt+0x16ea8>
  418d54:	cmp	w1, #0x1
  418d58:	b.lt	4192b8 <ferror@plt+0x176c8>  // b.tstop
  418d5c:	sub	w9, w11, #0x1
  418d60:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  418d64:	add	x15, x15, #0xac8
  418d68:	mul	w10, w9, w1
  418d6c:	add	x8, sp, #0x30
  418d70:	subs	w9, w1, #0x1
  418d74:	add	x12, x15, w10, sxtw #2
  418d78:	b.eq	4192f8 <ferror@plt+0x17708>  // b.none
  418d7c:	mov	w25, w16
  418d80:	add	x16, x9, #0x1
  418d84:	sxtw	x17, w10
  418d88:	and	x0, x16, #0x1fffffffe
  418d8c:	mov	w30, w3
  418d90:	add	x17, x15, x17, lsl #2
  418d94:	lsl	x3, x0, #2
  418d98:	mov	w13, wzr
  418d9c:	mov	w14, wzr
  418da0:	add	x9, x21, #0x8
  418da4:	add	x10, x8, #0x8
  418da8:	sub	w15, w1, w0
  418dac:	add	x2, x17, #0x8
  418db0:	add	x12, x12, x3
  418db4:	add	x18, x8, x3
  418db8:	add	x17, x21, x3
  418dbc:	mov	w3, #0xffffffff            	// #-1
  418dc0:	mov	x8, x0
  418dc4:	b	418de4 <ferror@plt+0x171f4>
  418dc8:	add	w13, w13, w6
  418dcc:	add	w14, w14, w4
  418dd0:	subs	x8, x8, #0x2
  418dd4:	add	x9, x9, #0x8
  418dd8:	add	x2, x2, #0x8
  418ddc:	add	x10, x10, #0x8
  418de0:	b.eq	41924c <ferror@plt+0x1765c>  // b.none
  418de4:	ldp	w19, w5, [x2, #-4]
  418de8:	ldp	w20, w7, [x9, #-4]
  418dec:	cmp	w5, w7
  418df0:	cset	w4, ne  // ne = any
  418df4:	cmp	w19, w20
  418df8:	cset	w6, ne  // ne = any
  418dfc:	b.ne	418e20 <ferror@plt+0x17230>  // b.any
  418e00:	cmp	w5, w7
  418e04:	b.ne	418e2c <ferror@plt+0x1723c>  // b.any
  418e08:	cmp	w19, w20
  418e0c:	b.ne	418e38 <ferror@plt+0x17248>  // b.any
  418e10:	stur	w3, [x10, #-4]
  418e14:	cmp	w5, w7
  418e18:	b.ne	418dc8 <ferror@plt+0x171d8>  // b.any
  418e1c:	b	418e40 <ferror@plt+0x17250>
  418e20:	stur	w20, [x10, #-4]
  418e24:	cmp	w5, w7
  418e28:	b.eq	418e08 <ferror@plt+0x17218>  // b.none
  418e2c:	str	w7, [x10]
  418e30:	cmp	w19, w20
  418e34:	b.eq	418e10 <ferror@plt+0x17220>  // b.none
  418e38:	cmp	w5, w7
  418e3c:	b.ne	418dc8 <ferror@plt+0x171d8>  // b.any
  418e40:	str	w3, [x10]
  418e44:	b	418dc8 <ferror@plt+0x171d8>
  418e48:	cmp	x16, x18
  418e4c:	add	w4, w13, w12
  418e50:	b.ne	419264 <ferror@plt+0x17674>  // b.any
  418e54:	mov	w3, wzr
  418e58:	mov	w11, w23
  418e5c:	mov	w16, w20
  418e60:	b	418e70 <ferror@plt+0x17280>
  418e64:	mov	w4, wzr
  418e68:	mov	w3, wzr
  418e6c:	mov	w11, w23
  418e70:	mov	w8, #0x64                  	// #100
  418e74:	mul	w20, w4, w8
  418e78:	add	w8, w26, w26, lsl #2
  418e7c:	cmp	w20, w8, lsl #1
  418e80:	mov	x8, xzr
  418e84:	b.le	4190cc <ferror@plt+0x174dc>
  418e88:	cbz	w11, 4190cc <ferror@plt+0x174dc>
  418e8c:	sub	w8, w1, #0x1
  418e90:	cmp	w1, #0x0
  418e94:	csel	w2, w8, wzr, gt
  418e98:	add	x9, x21, #0x8
  418e9c:	add	x5, x2, #0x1
  418ea0:	stp	x21, x9, [sp, #32]
  418ea4:	add	x9, sp, #0x30
  418ea8:	adrp	x17, 45e000 <stdin@@GLIBC_2.17+0x1330>
  418eac:	and	x19, x5, #0x1fffffffe
  418eb0:	adrp	x27, 45e000 <stdin@@GLIBC_2.17+0x1330>
  418eb4:	stp	w3, w16, [sp, #4]
  418eb8:	stp	w26, w24, [sp, #24]
  418ebc:	mov	w12, wzr
  418ec0:	mov	w15, #0x1                   	// #1
  418ec4:	add	x17, x17, #0xac8
  418ec8:	mov	w18, #0xffffffff            	// #-1
  418ecc:	add	x3, x9, #0x40c
  418ed0:	add	x7, x21, x19, lsl #2
  418ed4:	sub	w26, w1, w19
  418ed8:	add	x27, x27, #0x9e4
  418edc:	mov	w25, w11
  418ee0:	str	w28, [sp, #12]
  418ee4:	str	x23, [sp, #16]
  418ee8:	b	418f08 <ferror@plt+0x17318>
  418eec:	mov	w24, wzr
  418ef0:	cmp	w24, w4
  418ef4:	csel	w25, w11, w25, lt  // lt = tstop
  418ef8:	ldr	w11, [x27, w11, sxtw #2]
  418efc:	csel	w4, w24, w4, lt  // lt = tstop
  418f00:	csel	w12, w28, w12, lt  // lt = tstop
  418f04:	cbz	w11, 41905c <ferror@plt+0x1746c>
  418f08:	cmp	w1, #0x1
  418f0c:	sub	x28, x15, w12, sxtw
  418f10:	b.lt	418eec <ferror@plt+0x172fc>  // b.tstop
  418f14:	sub	w8, w11, #0x1
  418f18:	mul	w8, w8, w1
  418f1c:	add	x30, x17, w8, sxtw #2
  418f20:	mov	w24, wzr
  418f24:	cbz	w2, 418ffc <ferror@plt+0x1740c>
  418f28:	add	x13, sp, #0x30
  418f2c:	mov	w14, #0x404                 	// #1028
  418f30:	lsl	x10, x19, #2
  418f34:	madd	x13, x28, x14, x13
  418f38:	sxtw	x8, w8
  418f3c:	add	x23, x13, x10
  418f40:	ldr	x13, [sp, #40]
  418f44:	add	x8, x17, x8, lsl #2
  418f48:	add	x30, x30, x10
  418f4c:	add	x10, x8, #0x8
  418f50:	mov	w8, #0xfffffbfc            	// #-1028
  418f54:	mov	w9, wzr
  418f58:	smaddl	x20, w12, w8, x3
  418f5c:	mov	x6, x19
  418f60:	b	418f80 <ferror@plt+0x17390>
  418f64:	add	w24, w24, w22
  418f68:	add	w9, w9, w21
  418f6c:	subs	x6, x6, #0x2
  418f70:	add	x10, x10, #0x8
  418f74:	add	x13, x13, #0x8
  418f78:	add	x20, x20, #0x8
  418f7c:	b.eq	418fe4 <ferror@plt+0x173f4>  // b.none
  418f80:	ldp	w14, w0, [x10, #-4]
  418f84:	ldp	w8, w16, [x13, #-4]
  418f88:	cmp	w0, w16
  418f8c:	cset	w21, ne  // ne = any
  418f90:	cmp	w14, w8
  418f94:	cset	w22, ne  // ne = any
  418f98:	b.ne	418fbc <ferror@plt+0x173cc>  // b.any
  418f9c:	cmp	w0, w16
  418fa0:	b.ne	418fc8 <ferror@plt+0x173d8>  // b.any
  418fa4:	cmp	w14, w8
  418fa8:	b.ne	418fd4 <ferror@plt+0x173e4>  // b.any
  418fac:	stur	w18, [x20, #-4]
  418fb0:	cmp	w0, w16
  418fb4:	b.ne	418f64 <ferror@plt+0x17374>  // b.any
  418fb8:	b	418fdc <ferror@plt+0x173ec>
  418fbc:	stur	w8, [x20, #-4]
  418fc0:	cmp	w0, w16
  418fc4:	b.eq	418fa4 <ferror@plt+0x173b4>  // b.none
  418fc8:	str	w16, [x20]
  418fcc:	cmp	w14, w8
  418fd0:	b.eq	418fac <ferror@plt+0x173bc>  // b.none
  418fd4:	cmp	w0, w16
  418fd8:	b.ne	418f64 <ferror@plt+0x17374>  // b.any
  418fdc:	str	w18, [x20]
  418fe0:	b	418f64 <ferror@plt+0x17374>
  418fe4:	cmp	x5, x19
  418fe8:	add	w24, w9, w24
  418fec:	mov	x13, x7
  418ff0:	mov	w16, w26
  418ff4:	b.eq	418ef0 <ferror@plt+0x17300>  // b.none
  418ff8:	b	419010 <ferror@plt+0x17420>
  418ffc:	ldr	x13, [sp, #32]
  419000:	add	x8, sp, #0x30
  419004:	mov	w9, #0x404                 	// #1028
  419008:	madd	x23, x28, x9, x8
  41900c:	mov	w16, w1
  419010:	add	x9, x30, #0x4
  419014:	add	x10, x23, #0x4
  419018:	add	x13, x13, #0x4
  41901c:	add	w6, w16, #0x1
  419020:	b	419044 <ferror@plt+0x17454>
  419024:	add	w24, w24, #0x1
  419028:	str	w8, [x10]
  41902c:	sub	w6, w6, #0x1
  419030:	add	x9, x9, #0x4
  419034:	add	x10, x10, #0x4
  419038:	cmp	w6, #0x1
  41903c:	add	x13, x13, #0x4
  419040:	b.le	418ef0 <ferror@plt+0x17300>
  419044:	ldr	w14, [x9]
  419048:	ldr	w8, [x13]
  41904c:	cmp	w14, w8
  419050:	b.ne	419024 <ferror@plt+0x17434>  // b.any
  419054:	str	w18, [x10]
  419058:	b	41902c <ferror@plt+0x1743c>
  41905c:	ldr	x21, [sp, #32]
  419060:	ldp	w26, w24, [sp, #24]
  419064:	ldr	x23, [sp, #16]
  419068:	ldp	w16, w28, [sp, #8]
  41906c:	ldr	w3, [sp, #4]
  419070:	mov	w8, #0x64                  	// #100
  419074:	mul	w20, w4, w8
  419078:	sxtw	x8, w12
  41907c:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  419080:	adrp	x27, 45e000 <stdin@@GLIBC_2.17+0x1330>
  419084:	cmp	w20, w16
  419088:	b.gt	418c20 <ferror@plt+0x17030>
  41908c:	adrp	x23, 461000 <stdin@@GLIBC_2.17+0x4330>
  419090:	add	x23, x23, #0x948
  419094:	mov	w19, w3
  419098:	ldr	w3, [x23, w25, sxtw #2]
  41909c:	mov	w9, #0x404                 	// #1028
  4190a0:	add	x10, sp, #0x30
  4190a4:	madd	x0, x8, x9, x10
  4190a8:	mov	w2, w24
  4190ac:	bl	419390 <ferror@plt+0x177a0>
  4190b0:	add	w8, w26, w26, lsl #2
  4190b4:	cmp	w20, w8, lsl #2
  4190b8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  4190bc:	add	x8, x8, #0xc24
  4190c0:	b.ge	4190dc <ferror@plt+0x174ec>  // b.tcont
  4190c4:	ldr	w9, [x22, #2644]
  4190c8:	b	4191dc <ferror@plt+0x175ec>
  4190cc:	mov	w25, w11
  4190d0:	cmp	w20, w16
  4190d4:	b.gt	418c20 <ferror@plt+0x17030>
  4190d8:	b	41908c <ferror@plt+0x1749c>
  4190dc:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  4190e0:	ldrsw	x11, [x10, #3096]
  4190e4:	mov	w14, w19
  4190e8:	add	x9, x11, #0x1
  4190ec:	cmp	w11, #0x30
  4190f0:	str	w9, [x10, #3096]
  4190f4:	b.gt	41910c <ferror@plt+0x1751c>
  4190f8:	ldr	w10, [x27, #2424]
  4190fc:	mul	w10, w10, w9
  419100:	cmp	w10, #0x7cf
  419104:	mov	x10, x9
  419108:	b.le	41912c <ferror@plt+0x1753c>
  41910c:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x3330>
  419110:	ldr	w9, [x11, #2596]
  419114:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  419118:	add	x13, x13, #0x9e4
  41911c:	ldrsw	x12, [x8, w9, sxtw #2]
  419120:	sxtw	x10, w9
  419124:	str	w12, [x11, #2596]
  419128:	str	wzr, [x13, x12, lsl #2]
  41912c:	ldrsw	x11, [x22, #2644]
  419130:	adrp	x12, 45e000 <stdin@@GLIBC_2.17+0x1330>
  419134:	add	x12, x12, #0x9e4
  419138:	str	w11, [x12, x10, lsl #2]
  41913c:	cbz	w11, 419144 <ferror@plt+0x17554>
  419140:	str	w9, [x8, x11, lsl #2]
  419144:	ldr	w12, [x27, #2424]
  419148:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x6330>
  41914c:	lsl	x10, x10, #2
  419150:	add	x11, x11, #0xe6c
  419154:	cmp	w12, #0x1
  419158:	str	w9, [x22, #2644]
  41915c:	str	w24, [x23, x10]
  419160:	str	w14, [x11, x10]
  419164:	b.lt	4191dc <ferror@plt+0x175ec>  // b.tstop
  419168:	sub	w10, w9, #0x1
  41916c:	mul	w10, w12, w10
  419170:	cmp	x12, #0x8
  419174:	sxtw	x11, w10
  419178:	add	x10, x12, #0x1
  41917c:	b.cc	4191b0 <ferror@plt+0x175c0>  // b.lo, b.ul, b.last
  419180:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  419184:	add	x13, x13, #0xac8
  419188:	add	x16, x13, x11, lsl #2
  41918c:	add	x14, x16, #0x4
  419190:	add	x15, x21, x10, lsl #2
  419194:	cmp	x14, x15
  419198:	b.cs	419358 <ferror@plt+0x17768>  // b.hs, b.nlast
  41919c:	add	x14, x11, x10
  4191a0:	add	x13, x13, x14, lsl #2
  4191a4:	add	x14, x21, #0x4
  4191a8:	cmp	x14, x13
  4191ac:	b.cs	419358 <ferror@plt+0x17768>  // b.hs, b.nlast
  4191b0:	mov	w13, #0x1                   	// #1
  4191b4:	adrp	x12, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4191b8:	add	x11, x13, x11
  4191bc:	add	x12, x12, #0xac8
  4191c0:	sub	x10, x10, x13
  4191c4:	add	x11, x12, x11, lsl #2
  4191c8:	add	x12, x21, x13, lsl #2
  4191cc:	ldr	w13, [x12], #4
  4191d0:	subs	x10, x10, #0x1
  4191d4:	str	w13, [x11], #4
  4191d8:	b.ne	4191cc <ferror@plt+0x175dc>  // b.any
  4191dc:	cmp	w9, w25
  4191e0:	b.eq	418a98 <ferror@plt+0x16ea8>  // b.none
  4191e4:	sxtw	x11, w25
  4191e8:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x3330>
  4191ec:	ldr	w13, [x12, #2596]
  4191f0:	ldr	w10, [x8, x11, lsl #2]
  4191f4:	cmp	w13, w25
  4191f8:	sxtw	x13, w10
  4191fc:	b.ne	419204 <ferror@plt+0x17614>  // b.any
  419200:	str	w10, [x12, #2596]
  419204:	adrp	x12, 45e000 <stdin@@GLIBC_2.17+0x1330>
  419208:	lsl	x11, x11, #2
  41920c:	add	x12, x12, #0x9e4
  419210:	ldr	w14, [x12, x11]
  419214:	str	w14, [x12, x13, lsl #2]
  419218:	ldrsw	x13, [x12, x11]
  41921c:	cbz	w13, 419224 <ferror@plt+0x17634>
  419220:	str	w10, [x8, x13, lsl #2]
  419224:	str	wzr, [x8, x11]
  419228:	str	w9, [x12, x11]
  41922c:	str	w25, [x8, w9, sxtw #2]
  419230:	str	w25, [x22, #2644]
  419234:	b	418a98 <ferror@plt+0x16ea8>
  419238:	mov	w4, wzr
  41923c:	add	x17, sp, #0x30
  419240:	mov	x15, x21
  419244:	mov	w14, w1
  419248:	b	419268 <ferror@plt+0x17678>
  41924c:	cmp	x16, x0
  419250:	add	w4, w14, w13
  419254:	mov	w16, w25
  419258:	mov	w3, w30
  41925c:	b.eq	418e70 <ferror@plt+0x17280>  // b.none
  419260:	b	419308 <ferror@plt+0x17718>
  419264:	mov	w16, w20
  419268:	add	x8, x11, #0x4
  41926c:	add	x9, x17, #0x4
  419270:	add	x10, x15, #0x4
  419274:	add	w11, w14, #0x1
  419278:	mov	w12, #0xffffffff            	// #-1
  41927c:	b	4192a0 <ferror@plt+0x176b0>
  419280:	add	w4, w4, #0x1
  419284:	str	w13, [x9]
  419288:	sub	w11, w11, #0x1
  41928c:	add	x8, x8, #0x4
  419290:	add	x9, x9, #0x4
  419294:	cmp	w11, #0x1
  419298:	add	x10, x10, #0x4
  41929c:	b.le	418e68 <ferror@plt+0x17278>
  4192a0:	ldr	w14, [x8]
  4192a4:	ldr	w13, [x10]
  4192a8:	cmp	w14, w13
  4192ac:	b.ne	419280 <ferror@plt+0x17690>  // b.any
  4192b0:	str	w12, [x9]
  4192b4:	b	419288 <ferror@plt+0x17698>
  4192b8:	mov	w4, wzr
  4192bc:	b	418e70 <ferror@plt+0x17280>
  4192c0:	and	x11, x1, #0xfffffff8
  4192c4:	add	x12, x21, #0x14
  4192c8:	orr	x10, x11, #0x1
  4192cc:	add	x13, x13, #0x14
  4192d0:	mov	x14, x11
  4192d4:	ldp	q0, q1, [x12, #-16]
  4192d8:	add	x12, x12, #0x20
  4192dc:	subs	x14, x14, #0x8
  4192e0:	stp	q0, q1, [x13, #-16]
  4192e4:	add	x13, x13, #0x20
  4192e8:	b.ne	4192d4 <ferror@plt+0x176e4>  // b.any
  4192ec:	cmp	x1, x11
  4192f0:	b.eq	418a84 <ferror@plt+0x16e94>  // b.none
  4192f4:	b	418d14 <ferror@plt+0x17124>
  4192f8:	mov	w4, wzr
  4192fc:	add	x18, sp, #0x30
  419300:	mov	x17, x21
  419304:	mov	w15, w1
  419308:	add	x8, x12, #0x4
  41930c:	add	x9, x18, #0x4
  419310:	add	x10, x17, #0x4
  419314:	add	w12, w15, #0x1
  419318:	mov	w13, #0xffffffff            	// #-1
  41931c:	b	419340 <ferror@plt+0x17750>
  419320:	add	w4, w4, #0x1
  419324:	str	w14, [x9]
  419328:	sub	w12, w12, #0x1
  41932c:	add	x8, x8, #0x4
  419330:	add	x9, x9, #0x4
  419334:	cmp	w12, #0x1
  419338:	add	x10, x10, #0x4
  41933c:	b.le	418e70 <ferror@plt+0x17280>
  419340:	ldr	w15, [x8]
  419344:	ldr	w14, [x10]
  419348:	cmp	w15, w14
  41934c:	b.ne	419320 <ferror@plt+0x17730>  // b.any
  419350:	str	w13, [x9]
  419354:	b	419328 <ferror@plt+0x17738>
  419358:	and	x14, x12, #0xfffffff8
  41935c:	add	x15, x21, #0x14
  419360:	orr	x13, x14, #0x1
  419364:	add	x16, x16, #0x14
  419368:	mov	x17, x14
  41936c:	ldp	q0, q1, [x15, #-16]
  419370:	add	x15, x15, #0x20
  419374:	subs	x17, x17, #0x8
  419378:	stp	q0, q1, [x16, #-16]
  41937c:	add	x16, x16, #0x20
  419380:	b.ne	41936c <ferror@plt+0x1777c>  // b.any
  419384:	cmp	x12, x14
  419388:	b.eq	4191dc <ferror@plt+0x175ec>  // b.none
  41938c:	b	4191b4 <ferror@plt+0x175c4>
  419390:	sub	sp, sp, #0x80
  419394:	stp	x20, x19, [sp, #112]
  419398:	mov	w19, w3
  41939c:	mov	w15, w2
  4193a0:	stp	x29, x30, [sp, #32]
  4193a4:	stp	x28, x27, [sp, #48]
  4193a8:	stp	x26, x25, [sp, #64]
  4193ac:	stp	x24, x23, [sp, #80]
  4193b0:	stp	x22, x21, [sp, #96]
  4193b4:	add	x29, sp, #0x20
  4193b8:	cbz	w4, 419440 <ferror@plt+0x17850>
  4193bc:	mov	x21, x0
  4193c0:	cmp	w1, #0x1
  4193c4:	b.lt	4193f0 <ferror@plt+0x17800>  // b.tstop
  4193c8:	ldr	w11, [x21, #4]
  4193cc:	mov	w8, #0xffff8002            	// #-32766
  4193d0:	cmp	w19, w8
  4193d4:	cset	w9, ne  // ne = any
  4193d8:	cmp	w11, #0x0
  4193dc:	cset	w10, ne  // ne = any
  4193e0:	cmn	w11, #0x1
  4193e4:	b.eq	4194f0 <ferror@plt+0x17900>  // b.none
  4193e8:	orr	w9, w9, w10
  4193ec:	tbz	w9, #0, 4194f0 <ferror@plt+0x17900>
  4193f0:	mov	w17, #0xffffffff            	// #-1
  4193f4:	mov	w16, #0x1                   	// #1
  4193f8:	cmp	w4, #0x1
  4193fc:	b.ne	41946c <ferror@plt+0x1787c>  // b.any
  419400:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  419404:	ldr	w9, [x8, #2368]
  419408:	ldr	w2, [x21, w16, uxtw #2]
  41940c:	cmp	w9, #0x1f3
  419410:	b.lt	41953c <ferror@plt+0x1794c>  // b.tstop
  419414:	mov	w3, w19
  419418:	ldp	x20, x19, [sp, #112]
  41941c:	ldp	x22, x21, [sp, #96]
  419420:	ldp	x24, x23, [sp, #80]
  419424:	ldp	x26, x25, [sp, #64]
  419428:	ldp	x28, x27, [sp, #48]
  41942c:	ldp	x29, x30, [sp, #32]
  419430:	mov	w0, w15
  419434:	mov	w1, w16
  419438:	add	sp, sp, #0x80
  41943c:	b	41a5e8 <ferror@plt+0x189f8>
  419440:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  419444:	ldr	x8, [x8, #344]
  419448:	mov	w10, #0xffff8002            	// #-32766
  41944c:	cmp	w19, w10
  419450:	sbfiz	x9, x15, #2, #32
  419454:	csel	w10, w19, wzr, eq  // eq = none
  419458:	str	w10, [x8, x9]
  41945c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  419460:	ldr	x8, [x8, #584]
  419464:	str	w19, [x8, x9]
  419468:	b	419738 <ferror@plt+0x17b48>
  41946c:	cmp	w1, #0x1
  419470:	mov	w25, w1
  419474:	b.lt	4194b0 <ferror@plt+0x178c0>  // b.tstop
  419478:	mov	w8, #0xffff8002            	// #-32766
  41947c:	mov	w25, w1
  419480:	b	41948c <ferror@plt+0x1789c>
  419484:	subs	w25, w25, #0x1
  419488:	b.le	4194b0 <ferror@plt+0x178c0>
  41948c:	ldr	w11, [x21, w25, uxtw #2]
  419490:	cmp	w19, w8
  419494:	cset	w9, ne  // ne = any
  419498:	cmp	w11, #0x0
  41949c:	cset	w10, ne  // ne = any
  4194a0:	cmn	w11, #0x1
  4194a4:	b.eq	419484 <ferror@plt+0x17894>  // b.none
  4194a8:	orr	w9, w9, w10
  4194ac:	tbz	w9, #0, 419484 <ferror@plt+0x17894>
  4194b0:	mov	w8, #0x64                  	// #100
  4194b4:	lsl	w9, w1, #4
  4194b8:	mul	w8, w4, w8
  4194bc:	sub	w9, w9, w1
  4194c0:	adrp	x28, 463000 <stdin@@GLIBC_2.17+0x6330>
  4194c4:	cmp	w8, w9
  4194c8:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  4194cc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  4194d0:	stur	x16, [x29, #-8]
  4194d4:	str	x15, [sp, #16]
  4194d8:	b.le	41957c <ferror@plt+0x1798c>
  4194dc:	ldr	w8, [x8, #3004]
  4194e0:	ldr	w23, [x28, #580]
  4194e4:	cmp	w8, w16
  4194e8:	csinc	w26, w16, w8, lt  // lt = tstop
  4194ec:	b	419638 <ferror@plt+0x17a48>
  4194f0:	add	w16, w1, #0x1
  4194f4:	mvn	w9, w1
  4194f8:	add	x10, x21, #0x8
  4194fc:	sub	x11, x16, #0x2
  419500:	mov	w17, #0xffffffff            	// #-1
  419504:	cbz	x11, 4197c0 <ferror@plt+0x17bd0>
  419508:	ldr	w14, [x10], #4
  41950c:	cmp	w19, w8
  419510:	cset	w12, ne  // ne = any
  419514:	sub	w17, w17, #0x1
  419518:	cmp	w14, #0x0
  41951c:	cset	w13, ne  // ne = any
  419520:	cmn	w14, #0x1
  419524:	sub	x11, x11, #0x1
  419528:	b.eq	419504 <ferror@plt+0x17914>  // b.none
  41952c:	orr	w12, w12, w13
  419530:	tbz	w12, #0, 419504 <ferror@plt+0x17914>
  419534:	neg	w16, w17
  419538:	b	4193f8 <ferror@plt+0x17808>
  41953c:	add	w9, w9, #0x1
  419540:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x5330>
  419544:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  419548:	adrp	x12, 463000 <stdin@@GLIBC_2.17+0x6330>
  41954c:	adrp	x13, 462000 <stdin@@GLIBC_2.17+0x5330>
  419550:	add	x10, x10, #0xa58
  419554:	add	x11, x11, #0x188
  419558:	add	x12, x12, #0x260
  41955c:	add	x13, x13, #0x270
  419560:	str	w9, [x8, #2368]
  419564:	sbfiz	x8, x9, #2, #32
  419568:	str	w15, [x10, x8]
  41956c:	str	w16, [x11, x8]
  419570:	str	w2, [x12, x8]
  419574:	str	w19, [x13, x8]
  419578:	b	419738 <ferror@plt+0x17b48>
  41957c:	ldr	w26, [x9, #620]
  419580:	cmp	w26, w16
  419584:	b.ge	4195ac <ferror@plt+0x179bc>  // b.tcont
  419588:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41958c:	ldr	x8, [x8, #2440]
  419590:	add	x8, x8, #0x4
  419594:	add	x9, x8, w26, sxtw #2
  419598:	ldr	w10, [x9], #4
  41959c:	add	w26, w26, #0x1
  4195a0:	cbnz	w10, 419598 <ferror@plt+0x179a8>
  4195a4:	cmp	w16, w26
  4195a8:	b.gt	419594 <ferror@plt+0x179a4>
  4195ac:	ldr	w23, [x28, #580]
  4195b0:	add	w8, w17, w25
  4195b4:	add	w8, w8, w26
  4195b8:	add	w20, w8, #0x1
  4195bc:	cmp	w20, w23
  4195c0:	str	w17, [sp, #12]
  4195c4:	b.lt	41962c <ferror@plt+0x17a3c>  // b.tstop
  4195c8:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  4195cc:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  4195d0:	adrp	x27, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4195d4:	ldr	w8, [x22, #3912]
  4195d8:	ldr	x0, [x24, #3904]
  4195dc:	add	w1, w23, #0x7d0
  4195e0:	mov	w2, #0x4                   	// #4
  4195e4:	add	w8, w8, #0x1
  4195e8:	str	w1, [x28, #580]
  4195ec:	str	w8, [x22, #3912]
  4195f0:	bl	411118 <ferror@plt+0xf528>
  4195f4:	ldr	x8, [x27, #2440]
  4195f8:	ldr	w1, [x28, #580]
  4195fc:	str	x0, [x24, #3904]
  419600:	mov	w2, #0x4                   	// #4
  419604:	mov	x0, x8
  419608:	bl	411118 <ferror@plt+0xf528>
  41960c:	str	x0, [x27, #2440]
  419610:	add	x0, x0, w23, sxtw #2
  419614:	mov	w2, #0x1f40                	// #8000
  419618:	mov	w1, wzr
  41961c:	bl	401900 <memset@plt>
  419620:	ldr	w23, [x28, #580]
  419624:	cmp	w20, w23
  419628:	b.ge	4195d4 <ferror@plt+0x179e4>  // b.tcont
  41962c:	ldur	x8, [x29, #-8]
  419630:	cmp	w8, w25
  419634:	b.le	4197c8 <ferror@plt+0x17bd8>
  419638:	ldur	x8, [x29, #-8]
  41963c:	sub	w8, w26, w8
  419640:	str	w8, [sp, #8]
  419644:	add	w8, w8, w25
  419648:	add	w24, w8, #0x1
  41964c:	cmp	w24, w23
  419650:	str	w8, [sp, #12]
  419654:	b.lt	4196bc <ferror@plt+0x17acc>  // b.tstop
  419658:	adrp	x27, 463000 <stdin@@GLIBC_2.17+0x6330>
  41965c:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x6330>
  419660:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  419664:	ldr	w8, [x27, #3912]
  419668:	ldr	x0, [x20, #3904]
  41966c:	add	w1, w23, #0x7d0
  419670:	mov	w2, #0x4                   	// #4
  419674:	add	w8, w8, #0x1
  419678:	str	w1, [x28, #580]
  41967c:	str	w8, [x27, #3912]
  419680:	bl	411118 <ferror@plt+0xf528>
  419684:	ldr	x8, [x22, #2440]
  419688:	ldr	w1, [x28, #580]
  41968c:	str	x0, [x20, #3904]
  419690:	mov	w2, #0x4                   	// #4
  419694:	mov	x0, x8
  419698:	bl	411118 <ferror@plt+0xf528>
  41969c:	str	x0, [x22, #2440]
  4196a0:	add	x0, x0, w23, sxtw #2
  4196a4:	mov	w2, #0x1f40                	// #8000
  4196a8:	mov	w1, wzr
  4196ac:	bl	401900 <memset@plt>
  4196b0:	ldr	w23, [x28, #580]
  4196b4:	cmp	w24, w23
  4196b8:	b.ge	419664 <ferror@plt+0x17a74>  // b.tcont
  4196bc:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4196c0:	ldr	x17, [sp, #16]
  4196c4:	ldr	x8, [x8, #344]
  4196c8:	ldr	w10, [sp, #8]
  4196cc:	sbfiz	x9, x17, #2, #32
  4196d0:	str	w10, [x8, x9]
  4196d4:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  4196d8:	ldur	x10, [x29, #-8]
  4196dc:	ldr	x8, [x8, #584]
  4196e0:	cmp	w10, w25
  4196e4:	str	w19, [x8, x9]
  4196e8:	b.le	419758 <ferror@plt+0x17b68>
  4196ec:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x5330>
  4196f0:	ldr	w8, [x11, #620]
  4196f4:	cmp	w26, w8
  4196f8:	b.ne	419720 <ferror@plt+0x17b30>  // b.any
  4196fc:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  419700:	ldr	x8, [x8, #2440]
  419704:	add	w9, w26, #0x1
  419708:	add	x8, x8, w26, sxtw #2
  41970c:	add	x8, x8, #0x4
  419710:	str	w9, [x11, #620]
  419714:	ldr	w10, [x8], #4
  419718:	add	w9, w9, #0x1
  41971c:	cbnz	w10, 419710 <ferror@plt+0x17b20>
  419720:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  419724:	ldr	w8, [x9, #3004]
  419728:	ldr	w10, [sp, #12]
  41972c:	cmp	w8, w10
  419730:	csel	w8, w8, w10, gt
  419734:	str	w8, [x9, #3004]
  419738:	ldp	x20, x19, [sp, #112]
  41973c:	ldp	x22, x21, [sp, #96]
  419740:	ldp	x24, x23, [sp, #80]
  419744:	ldp	x26, x25, [sp, #64]
  419748:	ldp	x28, x27, [sp, #48]
  41974c:	ldp	x29, x30, [sp, #32]
  419750:	add	sp, sp, #0x80
  419754:	ret
  419758:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  41975c:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  419760:	ldr	x8, [x8, #3904]
  419764:	ldr	x9, [x9, #2440]
  419768:	sxtw	x10, w10
  41976c:	sxtw	x11, w25
  419770:	mov	w12, #0xffff8002            	// #-32766
  419774:	mov	w13, w26
  419778:	b	41978c <ferror@plt+0x17b9c>
  41977c:	cmp	x10, x11
  419780:	add	x10, x10, #0x1
  419784:	add	w13, w13, #0x1
  419788:	b.ge	4196ec <ferror@plt+0x17afc>  // b.tcont
  41978c:	ldr	w14, [x21, w10, uxtw #2]
  419790:	cmp	w19, w12
  419794:	cset	w15, ne  // ne = any
  419798:	cmp	w14, #0x0
  41979c:	cset	w16, ne  // ne = any
  4197a0:	cmn	w14, #0x1
  4197a4:	b.eq	41977c <ferror@plt+0x17b8c>  // b.none
  4197a8:	orr	w15, w15, w16
  4197ac:	cbz	w15, 41977c <ferror@plt+0x17b8c>
  4197b0:	sbfiz	x15, x13, #2, #32
  4197b4:	str	w14, [x8, x15]
  4197b8:	str	w17, [x9, x15]
  4197bc:	b	41977c <ferror@plt+0x17b8c>
  4197c0:	mov	w17, w9
  4197c4:	b	4193f8 <ferror@plt+0x17808>
  4197c8:	ldr	w12, [sp, #12]
  4197cc:	sub	w13, w8, #0x1
  4197d0:	mov	w15, #0xffff8002            	// #-32766
  4197d4:	adrp	x24, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4197d8:	add	w14, w12, w25
  4197dc:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x6330>
  4197e0:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x6330>
  4197e4:	stp	w14, w13, [sp, #4]
  4197e8:	b	4197fc <ferror@plt+0x17c0c>
  4197ec:	mov	w8, w13
  4197f0:	cmp	w8, w25
  4197f4:	add	w8, w8, #0x1
  4197f8:	b.ge	419638 <ferror@plt+0x17a48>  // b.tcont
  4197fc:	ldr	w11, [x21, w8, sxtw #2]
  419800:	cmp	w19, w15
  419804:	cset	w9, ne  // ne = any
  419808:	cmp	w11, #0x0
  41980c:	cset	w10, ne  // ne = any
  419810:	cmn	w11, #0x1
  419814:	b.eq	4197f0 <ferror@plt+0x17c00>  // b.none
  419818:	orr	w9, w9, w10
  41981c:	cbz	w9, 4197f0 <ferror@plt+0x17c00>
  419820:	ldr	x9, [x24, #2440]
  419824:	add	w10, w8, w12
  419828:	add	w10, w10, w26
  41982c:	ldr	w10, [x9, w10, sxtw #2]
  419830:	cbz	w10, 4197f0 <ferror@plt+0x17c00>
  419834:	sxtw	x10, w26
  419838:	sxtw	x8, w23
  41983c:	add	x10, x10, #0x1
  419840:	mov	x26, x10
  419844:	cmp	x10, x8
  419848:	b.ge	419858 <ferror@plt+0x17c68>  // b.tcont
  41984c:	ldr	w11, [x9, x26, lsl #2]
  419850:	add	x10, x26, #0x1
  419854:	cbnz	w11, 419840 <ferror@plt+0x17c50>
  419858:	add	w8, w14, w26
  41985c:	add	w27, w8, #0x1
  419860:	cmp	w27, w23
  419864:	b.lt	4197ec <ferror@plt+0x17bfc>  // b.tstop
  419868:	ldr	w8, [x20, #3912]
  41986c:	ldr	x0, [x22, #3904]
  419870:	add	w1, w23, #0x7d0
  419874:	mov	w2, #0x4                   	// #4
  419878:	add	w8, w8, #0x1
  41987c:	str	w1, [x28, #580]
  419880:	str	w8, [x20, #3912]
  419884:	bl	411118 <ferror@plt+0xf528>
  419888:	ldr	x8, [x24, #2440]
  41988c:	ldr	w1, [x28, #580]
  419890:	str	x0, [x22, #3904]
  419894:	mov	w2, #0x4                   	// #4
  419898:	mov	x0, x8
  41989c:	bl	411118 <ferror@plt+0xf528>
  4198a0:	str	x0, [x24, #2440]
  4198a4:	add	x0, x0, w23, sxtw #2
  4198a8:	mov	w2, #0x1f40                	// #8000
  4198ac:	mov	w1, wzr
  4198b0:	bl	401900 <memset@plt>
  4198b4:	ldr	w23, [x28, #580]
  4198b8:	cmp	w27, w23
  4198bc:	b.ge	419868 <ferror@plt+0x17c78>  // b.tcont
  4198c0:	ldp	w13, w12, [sp, #8]
  4198c4:	ldr	w14, [sp, #4]
  4198c8:	mov	w15, #0xffff8002            	// #-32766
  4198cc:	b	4197ec <ferror@plt+0x17bfc>
  4198d0:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4198d4:	ldr	w11, [x8, #2424]
  4198d8:	cmp	w11, #0x1
  4198dc:	b.lt	419950 <ferror@plt+0x17d60>  // b.tstop
  4198e0:	sub	w12, w1, #0x1
  4198e4:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4198e8:	add	x13, x13, #0xac8
  4198ec:	add	w10, w11, #0x1
  4198f0:	mul	w11, w11, w12
  4198f4:	mov	x8, x0
  4198f8:	add	x11, x13, w11, sxtw #2
  4198fc:	mov	w0, wzr
  419900:	add	x9, x2, #0x4
  419904:	add	x8, x8, #0x4
  419908:	add	x11, x11, #0x4
  41990c:	mov	w12, #0xffffffff            	// #-1
  419910:	b	419934 <ferror@plt+0x17d44>
  419914:	add	w0, w0, #0x1
  419918:	str	w13, [x9]
  41991c:	sub	w10, w10, #0x1
  419920:	add	x11, x11, #0x4
  419924:	add	x9, x9, #0x4
  419928:	cmp	w10, #0x1
  41992c:	add	x8, x8, #0x4
  419930:	b.le	41994c <ferror@plt+0x17d5c>
  419934:	ldr	w14, [x11]
  419938:	ldr	w13, [x8]
  41993c:	cmp	w14, w13
  419940:	b.ne	419914 <ferror@plt+0x17d24>  // b.any
  419944:	str	w12, [x9]
  419948:	b	41991c <ferror@plt+0x17d2c>
  41994c:	ret
  419950:	mov	w0, wzr
  419954:	ret
  419958:	stp	x29, x30, [sp, #-80]!
  41995c:	stp	x28, x25, [sp, #16]
  419960:	stp	x24, x23, [sp, #32]
  419964:	stp	x22, x21, [sp, #48]
  419968:	stp	x20, x19, [sp, #64]
  41996c:	mov	x29, sp
  419970:	sub	sp, sp, #0x510
  419974:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x3330>
  419978:	adrp	x23, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41997c:	ldrsw	x10, [x24, #2652]
  419980:	ldrsw	x4, [x23, #2424]
  419984:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  419988:	ldr	w9, [x8, #2680]
  41998c:	add	x10, x10, #0x1
  419990:	mul	x22, x4, x10
  419994:	str	w10, [x24, #2652]
  419998:	add	w10, w22, w4
  41999c:	mov	w21, w2
  4199a0:	mov	w19, w1
  4199a4:	mov	x20, x0
  4199a8:	cmp	w10, w9
  4199ac:	adrp	x25, 460000 <stdin@@GLIBC_2.17+0x3330>
  4199b0:	b.lt	4199e0 <ferror@plt+0x17df0>  // b.tstop
  4199b4:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  4199b8:	ldr	w11, [x10, #3912]
  4199bc:	ldr	x0, [x25, #2608]
  4199c0:	add	w1, w9, #0x9c4
  4199c4:	str	w1, [x8, #2680]
  4199c8:	add	w8, w11, #0x1
  4199cc:	mov	w2, #0x4                   	// #4
  4199d0:	str	w8, [x10, #3912]
  4199d4:	bl	411118 <ferror@plt+0xf528>
  4199d8:	ldr	w4, [x23, #2424]
  4199dc:	str	x0, [x25, #2608]
  4199e0:	cmp	w4, #0x1
  4199e4:	b.lt	419a30 <ferror@plt+0x17e40>  // b.tstop
  4199e8:	ldr	x8, [x25, #2608]
  4199ec:	mov	w1, wzr
  4199f0:	mov	w9, #0x1                   	// #1
  4199f4:	add	x10, sp, #0x8
  4199f8:	add	x8, x8, w22, sxtw #2
  4199fc:	b	419a14 <ferror@plt+0x17e24>
  419a00:	str	w11, [x8, x9, lsl #2]
  419a04:	ldrsw	x4, [x23, #2424]
  419a08:	cmp	x9, x4
  419a0c:	add	x9, x9, #0x1
  419a10:	b.ge	419a34 <ferror@plt+0x17e44>  // b.tcont
  419a14:	ldr	w11, [x20, x9, lsl #2]
  419a18:	cbz	w11, 419a00 <ferror@plt+0x17e10>
  419a1c:	add	w12, w1, #0x1
  419a20:	strb	w9, [x10, w1, sxtw]
  419a24:	mov	w11, w21
  419a28:	mov	w1, w12
  419a2c:	b	419a00 <ferror@plt+0x17e10>
  419a30:	mov	w1, wzr
  419a34:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  419a38:	ldr	w8, [x8, #1312]
  419a3c:	cbz	w8, 419a5c <ferror@plt+0x17e6c>
  419a40:	adrp	x2, 460000 <stdin@@GLIBC_2.17+0x3330>
  419a44:	adrp	x3, 461000 <stdin@@GLIBC_2.17+0x4330>
  419a48:	add	x2, x2, #0xcfc
  419a4c:	add	x3, x3, #0x104
  419a50:	add	x0, sp, #0x8
  419a54:	mov	w5, wzr
  419a58:	bl	404d20 <ferror@plt+0x3130>
  419a5c:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x3330>
  419a60:	ldrsw	x13, [x12, #3096]
  419a64:	ldr	x8, [x25, #2608]
  419a68:	ldr	w11, [x24, #2652]
  419a6c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  419a70:	add	x9, x13, #0x1
  419a74:	str	w9, [x12, #3096]
  419a78:	adrp	x12, 45e000 <stdin@@GLIBC_2.17+0x1330>
  419a7c:	add	x10, x10, #0xc24
  419a80:	cmp	w13, #0x30
  419a84:	add	x12, x12, #0x9e4
  419a88:	b.gt	419aa0 <ferror@plt+0x17eb0>
  419a8c:	ldr	w13, [x23, #2424]
  419a90:	mul	w13, w13, w9
  419a94:	cmp	w13, #0x7cf
  419a98:	mov	x13, x9
  419a9c:	b.le	419ab8 <ferror@plt+0x17ec8>
  419aa0:	adrp	x14, 460000 <stdin@@GLIBC_2.17+0x3330>
  419aa4:	ldr	w9, [x14, #2596]
  419aa8:	ldrsw	x15, [x10, w9, sxtw #2]
  419aac:	sxtw	x13, w9
  419ab0:	str	w15, [x14, #2596]
  419ab4:	str	wzr, [x12, x15, lsl #2]
  419ab8:	adrp	x14, 463000 <stdin@@GLIBC_2.17+0x6330>
  419abc:	ldrsw	x15, [x14, #2644]
  419ac0:	neg	w3, w11
  419ac4:	str	w15, [x12, x13, lsl #2]
  419ac8:	cbz	w15, 419ad0 <ferror@plt+0x17ee0>
  419acc:	str	w9, [x10, x15, lsl #2]
  419ad0:	ldr	w1, [x23, #2424]
  419ad4:	adrp	x11, 461000 <stdin@@GLIBC_2.17+0x4330>
  419ad8:	lsl	x10, x13, #2
  419adc:	add	x11, x11, #0x948
  419ae0:	str	w3, [x11, x10]
  419ae4:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x6330>
  419ae8:	add	x11, x11, #0xe6c
  419aec:	cmp	w1, #0x0
  419af0:	str	w9, [x14, #2644]
  419af4:	str	w21, [x11, x10]
  419af8:	b.le	419c4c <ferror@plt+0x1805c>
  419afc:	sxtw	x9, w9
  419b00:	sxtw	x10, w1
  419b04:	sub	x9, x9, #0x1
  419b08:	mul	x9, x10, x9
  419b0c:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  419b10:	add	x11, x1, #0x1
  419b14:	cmp	x1, #0x8
  419b18:	add	x10, x10, #0xac8
  419b1c:	b.cc	419b50 <ferror@plt+0x17f60>  // b.lo, b.ul, b.last
  419b20:	add	x15, x10, x9, lsl #2
  419b24:	add	x12, x22, x11
  419b28:	add	x13, x15, #0x4
  419b2c:	add	x12, x8, x12, lsl #2
  419b30:	cmp	x13, x12
  419b34:	add	x12, x8, x22, lsl #2
  419b38:	b.cs	419c88 <ferror@plt+0x18098>  // b.hs, b.nlast
  419b3c:	add	x13, x9, x11
  419b40:	add	x13, x10, x13, lsl #2
  419b44:	add	x14, x12, #0x4
  419b48:	cmp	x14, x13
  419b4c:	b.cs	419c88 <ferror@plt+0x18098>  // b.hs, b.nlast
  419b50:	mov	w12, #0x1                   	// #1
  419b54:	add	x13, x12, x9
  419b58:	add	x14, x12, x22
  419b5c:	sub	x11, x11, x12
  419b60:	add	x12, x10, x13, lsl #2
  419b64:	add	x8, x8, x14, lsl #2
  419b68:	ldr	w13, [x8], #4
  419b6c:	subs	x11, x11, #0x1
  419b70:	str	w13, [x12], #4
  419b74:	b.ne	419b68 <ferror@plt+0x17f78>  // b.any
  419b78:	cmp	w1, #0x1
  419b7c:	b.lt	419c4c <ferror@plt+0x1805c>  // b.tstop
  419b80:	add	x18, sp, #0x10c
  419b84:	subs	w8, w1, #0x1
  419b88:	add	x12, x10, x9, lsl #2
  419b8c:	b.eq	419cc0 <ferror@plt+0x180d0>  // b.none
  419b90:	add	x13, x8, #0x1
  419b94:	and	x15, x13, #0x1fffffffe
  419b98:	lsl	x0, x15, #2
  419b9c:	mov	w9, wzr
  419ba0:	mov	w11, wzr
  419ba4:	add	x14, x12, #0x8
  419ba8:	add	x16, x20, #0x8
  419bac:	add	x17, x18, #0x8
  419bb0:	sub	w8, w1, w15
  419bb4:	add	x12, x12, x0
  419bb8:	add	x10, x18, x0
  419bbc:	add	x20, x20, x0
  419bc0:	mov	w18, #0xffffffff            	// #-1
  419bc4:	mov	x0, x15
  419bc8:	b	419be8 <ferror@plt+0x17ff8>
  419bcc:	add	w9, w9, w5
  419bd0:	add	w11, w11, w2
  419bd4:	subs	x0, x0, #0x2
  419bd8:	add	x14, x14, #0x8
  419bdc:	add	x16, x16, #0x8
  419be0:	add	x17, x17, #0x8
  419be4:	b.eq	419c78 <ferror@plt+0x18088>  // b.none
  419be8:	ldp	w7, w4, [x14, #-4]
  419bec:	ldp	w21, w6, [x16, #-4]
  419bf0:	cmp	w4, w6
  419bf4:	cset	w2, ne  // ne = any
  419bf8:	cmp	w7, w21
  419bfc:	cset	w5, ne  // ne = any
  419c00:	b.ne	419c24 <ferror@plt+0x18034>  // b.any
  419c04:	cmp	w4, w6
  419c08:	b.ne	419c30 <ferror@plt+0x18040>  // b.any
  419c0c:	cmp	w7, w21
  419c10:	b.ne	419c3c <ferror@plt+0x1804c>  // b.any
  419c14:	stur	w18, [x17, #-4]
  419c18:	cmp	w4, w6
  419c1c:	b.ne	419bcc <ferror@plt+0x17fdc>  // b.any
  419c20:	b	419c44 <ferror@plt+0x18054>
  419c24:	stur	w21, [x17, #-4]
  419c28:	cmp	w4, w6
  419c2c:	b.eq	419c0c <ferror@plt+0x1801c>  // b.none
  419c30:	str	w6, [x17]
  419c34:	cmp	w7, w21
  419c38:	b.eq	419c14 <ferror@plt+0x18024>  // b.none
  419c3c:	cmp	w4, w6
  419c40:	b.ne	419bcc <ferror@plt+0x17fdc>  // b.any
  419c44:	str	w18, [x17]
  419c48:	b	419bcc <ferror@plt+0x17fdc>
  419c4c:	mov	w4, wzr
  419c50:	add	x0, sp, #0x10c
  419c54:	mov	w2, w19
  419c58:	bl	419390 <ferror@plt+0x177a0>
  419c5c:	add	sp, sp, #0x510
  419c60:	ldp	x20, x19, [sp, #64]
  419c64:	ldp	x22, x21, [sp, #48]
  419c68:	ldp	x24, x23, [sp, #32]
  419c6c:	ldp	x28, x25, [sp, #16]
  419c70:	ldp	x29, x30, [sp], #80
  419c74:	ret
  419c78:	cmp	x13, x15
  419c7c:	add	w4, w11, w9
  419c80:	b.eq	419c50 <ferror@plt+0x18060>  // b.none
  419c84:	b	419ccc <ferror@plt+0x180dc>
  419c88:	and	x13, x1, #0xfffffff8
  419c8c:	add	x14, x12, #0x14
  419c90:	orr	x12, x13, #0x1
  419c94:	add	x15, x15, #0x14
  419c98:	mov	x16, x13
  419c9c:	ldp	q0, q1, [x14, #-16]
  419ca0:	add	x14, x14, #0x20
  419ca4:	subs	x16, x16, #0x8
  419ca8:	stp	q0, q1, [x15, #-16]
  419cac:	add	x15, x15, #0x20
  419cb0:	b.ne	419c9c <ferror@plt+0x180ac>  // b.any
  419cb4:	cmp	x1, x13
  419cb8:	b.eq	419b78 <ferror@plt+0x17f88>  // b.none
  419cbc:	b	419b54 <ferror@plt+0x17f64>
  419cc0:	mov	w4, wzr
  419cc4:	add	x10, sp, #0x10c
  419cc8:	mov	w8, w1
  419ccc:	add	x9, x12, #0x4
  419cd0:	add	x10, x10, #0x4
  419cd4:	add	x11, x20, #0x4
  419cd8:	add	w8, w8, #0x1
  419cdc:	mov	w12, #0xffffffff            	// #-1
  419ce0:	b	419d04 <ferror@plt+0x18114>
  419ce4:	add	w4, w4, #0x1
  419ce8:	str	w13, [x10]
  419cec:	sub	w8, w8, #0x1
  419cf0:	add	x9, x9, #0x4
  419cf4:	add	x10, x10, #0x4
  419cf8:	cmp	w8, #0x1
  419cfc:	add	x11, x11, #0x4
  419d00:	b.le	419c50 <ferror@plt+0x18060>
  419d04:	ldr	w14, [x9]
  419d08:	ldr	w13, [x11]
  419d0c:	cmp	w14, w13
  419d10:	b.ne	419ce4 <ferror@plt+0x180f4>  // b.any
  419d14:	str	w12, [x10]
  419d18:	b	419cec <ferror@plt+0x180fc>
  419d1c:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x3330>
  419d20:	ldrsw	x12, [x11, #3096]
  419d24:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  419d28:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  419d2c:	add	x10, x10, #0xc24
  419d30:	add	x8, x12, #0x1
  419d34:	str	w8, [x11, #3096]
  419d38:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  419d3c:	cmp	w12, #0x30
  419d40:	add	x11, x11, #0x9e4
  419d44:	b.gt	419d5c <ferror@plt+0x1816c>
  419d48:	ldr	w12, [x9, #2424]
  419d4c:	mul	w12, w12, w8
  419d50:	cmp	w12, #0x7cf
  419d54:	mov	x12, x8
  419d58:	b.le	419d74 <ferror@plt+0x18184>
  419d5c:	adrp	x13, 460000 <stdin@@GLIBC_2.17+0x3330>
  419d60:	ldr	w8, [x13, #2596]
  419d64:	ldrsw	x14, [x10, w8, sxtw #2]
  419d68:	sxtw	x12, w8
  419d6c:	str	w14, [x13, #2596]
  419d70:	str	wzr, [x11, x14, lsl #2]
  419d74:	adrp	x13, 463000 <stdin@@GLIBC_2.17+0x6330>
  419d78:	ldrsw	x14, [x13, #2644]
  419d7c:	str	w14, [x11, x12, lsl #2]
  419d80:	cbz	w14, 419d88 <ferror@plt+0x18198>
  419d84:	str	w8, [x10, x14, lsl #2]
  419d88:	ldr	w11, [x9, #2424]
  419d8c:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  419d90:	lsl	x10, x12, #2
  419d94:	add	x9, x9, #0x948
  419d98:	str	w1, [x9, x10]
  419d9c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  419da0:	add	x9, x9, #0xe6c
  419da4:	cmp	w11, #0x1
  419da8:	str	w8, [x13, #2644]
  419dac:	str	w2, [x9, x10]
  419db0:	b.lt	419e20 <ferror@plt+0x18230>  // b.tstop
  419db4:	sub	w9, w8, #0x1
  419db8:	mul	w9, w11, w9
  419dbc:	sxtw	x10, w9
  419dc0:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  419dc4:	add	x8, x11, #0x1
  419dc8:	cmp	x11, #0x8
  419dcc:	add	x9, x9, #0xac8
  419dd0:	b.cc	419dfc <ferror@plt+0x1820c>  // b.lo, b.ul, b.last
  419dd4:	add	x15, x9, x10, lsl #2
  419dd8:	add	x12, x15, #0x4
  419ddc:	add	x13, x0, x8, lsl #2
  419de0:	cmp	x12, x13
  419de4:	b.cs	419e24 <ferror@plt+0x18234>  // b.hs, b.nlast
  419de8:	add	x12, x10, x8
  419dec:	add	x12, x9, x12, lsl #2
  419df0:	add	x13, x0, #0x4
  419df4:	cmp	x13, x12
  419df8:	b.cs	419e24 <ferror@plt+0x18234>  // b.hs, b.nlast
  419dfc:	mov	w12, #0x1                   	// #1
  419e00:	add	x10, x12, x10
  419e04:	add	x11, x0, x12, lsl #2
  419e08:	add	x9, x9, x10, lsl #2
  419e0c:	sub	x8, x8, x12
  419e10:	ldr	w10, [x11], #4
  419e14:	subs	x8, x8, #0x1
  419e18:	str	w10, [x9], #4
  419e1c:	b.ne	419e10 <ferror@plt+0x18220>  // b.any
  419e20:	ret
  419e24:	and	x13, x11, #0xfffffff8
  419e28:	add	x14, x0, #0x14
  419e2c:	orr	x12, x13, #0x1
  419e30:	add	x15, x15, #0x14
  419e34:	mov	x16, x13
  419e38:	ldp	q0, q1, [x14, #-16]
  419e3c:	add	x14, x14, #0x20
  419e40:	subs	x16, x16, #0x8
  419e44:	stp	q0, q1, [x15, #-16]
  419e48:	add	x15, x15, #0x20
  419e4c:	b.ne	419e38 <ferror@plt+0x18248>  // b.any
  419e50:	cmp	x11, x13
  419e54:	b.eq	419e20 <ferror@plt+0x18230>  // b.none
  419e58:	b	419e00 <ferror@plt+0x18210>
  419e5c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  419e60:	ldr	w9, [x8, #2644]
  419e64:	cmp	w9, w0
  419e68:	b.eq	419ec8 <ferror@plt+0x182d8>  // b.none
  419e6c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  419e70:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x3330>
  419e74:	add	x10, x10, #0xc24
  419e78:	ldr	w14, [x12, #2596]
  419e7c:	ldr	w11, [x10, w0, sxtw #2]
  419e80:	sxtw	x13, w0
  419e84:	cmp	w14, w0
  419e88:	sxtw	x14, w11
  419e8c:	b.ne	419e94 <ferror@plt+0x182a4>  // b.any
  419e90:	str	w11, [x12, #2596]
  419e94:	lsl	x12, x13, #2
  419e98:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  419e9c:	add	x13, x13, #0x9e4
  419ea0:	ldr	w15, [x13, x12]
  419ea4:	str	w15, [x13, x14, lsl #2]
  419ea8:	ldrsw	x15, [x13, x12]
  419eac:	sxtw	x14, w9
  419eb0:	cbz	w15, 419eb8 <ferror@plt+0x182c8>
  419eb4:	str	w11, [x10, x15, lsl #2]
  419eb8:	str	wzr, [x10, x12]
  419ebc:	str	w9, [x13, x12]
  419ec0:	str	w0, [x10, x14, lsl #2]
  419ec4:	str	w0, [x8, #2644]
  419ec8:	ret
  419ecc:	stp	x29, x30, [sp, #-96]!
  419ed0:	stp	x28, x27, [sp, #16]
  419ed4:	stp	x26, x25, [sp, #32]
  419ed8:	stp	x24, x23, [sp, #48]
  419edc:	stp	x22, x21, [sp, #64]
  419ee0:	stp	x20, x19, [sp, #80]
  419ee4:	mov	x29, sp
  419ee8:	sub	sp, sp, #0x410
  419eec:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x3330>
  419ef0:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x1330>
  419ef4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  419ef8:	ldr	w8, [x19, #2652]
  419efc:	ldr	w2, [x20, #2424]
  419f00:	ldr	w9, [x9, #3004]
  419f04:	adrp	x21, 461000 <stdin@@GLIBC_2.17+0x4330>
  419f08:	ldr	w10, [x21, #1312]
  419f0c:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x5330>
  419f10:	madd	w9, w2, w8, w9
  419f14:	str	w9, [x11, #2636]
  419f18:	cbz	w10, 419f38 <ferror@plt+0x18348>
  419f1c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x3330>
  419f20:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x4330>
  419f24:	add	x0, x0, #0xcfc
  419f28:	add	x1, x1, #0x104
  419f2c:	bl	404cb4 <ferror@plt+0x30c4>
  419f30:	ldr	w8, [x19, #2652]
  419f34:	mov	w2, w0
  419f38:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  419f3c:	ldr	w9, [x22, #2484]
  419f40:	adrp	x24, 462000 <stdin@@GLIBC_2.17+0x5330>
  419f44:	ldr	w10, [x24, #2632]
  419f48:	adrp	x23, 45e000 <stdin@@GLIBC_2.17+0x1330>
  419f4c:	add	w9, w9, w8
  419f50:	add	w9, w9, #0x1
  419f54:	cmp	w9, w10
  419f58:	str	w2, [x23, #2464]
  419f5c:	b.lt	419f80 <ferror@plt+0x18390>  // b.tstop
  419f60:	bl	403654 <ferror@plt+0x1a64>
  419f64:	ldr	w9, [x22, #2484]
  419f68:	ldr	w8, [x19, #2652]
  419f6c:	ldr	w10, [x24, #2632]
  419f70:	add	w9, w9, w8
  419f74:	add	w9, w9, #0x1
  419f78:	cmp	w9, w10
  419f7c:	b.ge	419f60 <ferror@plt+0x18370>  // b.tcont
  419f80:	cmp	w8, #0x1
  419f84:	b.lt	41a02c <ferror@plt+0x1843c>  // b.tstop
  419f88:	adrp	x24, 461000 <stdin@@GLIBC_2.17+0x4330>
  419f8c:	add	x24, x24, #0x104
  419f90:	mov	w25, #0x1                   	// #1
  419f94:	add	x26, sp, #0x4
  419f98:	adrp	x27, 460000 <stdin@@GLIBC_2.17+0x3330>
  419f9c:	b	419fd0 <ferror@plt+0x183e0>
  419fa0:	mov	w4, wzr
  419fa4:	ldr	w8, [x22, #2484]
  419fa8:	ldr	w1, [x23, #2464]
  419fac:	add	w28, w25, #0x1
  419fb0:	add	x0, sp, #0x4
  419fb4:	add	w2, w28, w8
  419fb8:	mov	w3, #0xffff8002            	// #-32766
  419fbc:	bl	419390 <ferror@plt+0x177a0>
  419fc0:	ldr	w8, [x19, #2652]
  419fc4:	cmp	w25, w8
  419fc8:	mov	w25, w28
  419fcc:	b.ge	41a02c <ferror@plt+0x1843c>  // b.tcont
  419fd0:	ldr	w8, [x20, #2424]
  419fd4:	cmp	w8, #0x1
  419fd8:	b.lt	419fa0 <ferror@plt+0x183b0>  // b.tstop
  419fdc:	ldr	x9, [x27, #2608]
  419fe0:	ldr	w10, [x21, #1312]
  419fe4:	mov	w4, wzr
  419fe8:	mul	w11, w8, w25
  419fec:	mov	w12, #0x1                   	// #1
  419ff0:	b	41a00c <ferror@plt+0x1841c>
  419ff4:	cmp	w13, #0x0
  419ff8:	cinc	w4, w4, gt
  419ffc:	str	w13, [x26, x14, lsl #2]
  41a000:	cmp	x12, x8
  41a004:	add	x12, x12, #0x1
  41a008:	b.cs	419fa4 <ferror@plt+0x183b4>  // b.hs, b.nlast
  41a00c:	add	w13, w11, w12
  41a010:	ldr	w13, [x9, w13, sxtw #2]
  41a014:	mov	x14, x12
  41a018:	cbz	w10, 419ff4 <ferror@plt+0x18404>
  41a01c:	ldr	w14, [x24, x12, lsl #2]
  41a020:	cmp	w14, #0x1
  41a024:	b.ge	419ff4 <ferror@plt+0x18404>  // b.tcont
  41a028:	b	41a000 <ferror@plt+0x18410>
  41a02c:	add	sp, sp, #0x410
  41a030:	ldp	x20, x19, [sp, #80]
  41a034:	ldp	x22, x21, [sp, #64]
  41a038:	ldp	x24, x23, [sp, #48]
  41a03c:	ldp	x26, x25, [sp, #32]
  41a040:	ldp	x28, x27, [sp, #16]
  41a044:	ldp	x29, x30, [sp], #96
  41a048:	ret
  41a04c:	stp	x29, x30, [sp, #-48]!
  41a050:	stp	x22, x21, [sp, #16]
  41a054:	stp	x20, x19, [sp, #32]
  41a058:	adrp	x19, 463000 <stdin@@GLIBC_2.17+0x6330>
  41a05c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  41a060:	ldrsw	x20, [x19, #580]
  41a064:	ldr	w9, [x8, #3912]
  41a068:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x6330>
  41a06c:	ldr	x0, [x21, #3904]
  41a070:	add	w1, w20, #0x7d0
  41a074:	add	w9, w9, #0x1
  41a078:	mov	w2, #0x4                   	// #4
  41a07c:	mov	x29, sp
  41a080:	str	w1, [x19, #580]
  41a084:	str	w9, [x8, #3912]
  41a088:	bl	411118 <ferror@plt+0xf528>
  41a08c:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41a090:	ldr	x8, [x22, #2440]
  41a094:	ldr	w1, [x19, #580]
  41a098:	str	x0, [x21, #3904]
  41a09c:	mov	w2, #0x4                   	// #4
  41a0a0:	mov	x0, x8
  41a0a4:	bl	411118 <ferror@plt+0xf528>
  41a0a8:	str	x0, [x22, #2440]
  41a0ac:	add	x8, x0, x20, lsl #2
  41a0b0:	ldp	x20, x19, [sp, #32]
  41a0b4:	ldp	x22, x21, [sp, #16]
  41a0b8:	mov	w2, #0x1f40                	// #8000
  41a0bc:	mov	x0, x8
  41a0c0:	mov	w1, wzr
  41a0c4:	ldp	x29, x30, [sp], #48
  41a0c8:	b	401900 <memset@plt>
  41a0cc:	stp	x29, x30, [sp, #-96]!
  41a0d0:	stp	x22, x21, [sp, #64]
  41a0d4:	stp	x20, x19, [sp, #80]
  41a0d8:	mov	w19, w1
  41a0dc:	cmp	w1, #0x5
  41a0e0:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x5330>
  41a0e4:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41a0e8:	stp	x28, x27, [sp, #16]
  41a0ec:	stp	x26, x25, [sp, #32]
  41a0f0:	stp	x24, x23, [sp, #48]
  41a0f4:	mov	x29, sp
  41a0f8:	b.lt	41a130 <ferror@plt+0x18540>  // b.tstop
  41a0fc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  41a100:	ldr	w9, [x8, #3004]
  41a104:	cmp	w9, #0x2
  41a108:	b.ge	41a13c <ferror@plt+0x1854c>  // b.tcont
  41a10c:	mov	w20, #0x1                   	// #1
  41a110:	mov	w0, w20
  41a114:	ldp	x20, x19, [sp, #80]
  41a118:	ldp	x22, x21, [sp, #64]
  41a11c:	ldp	x24, x23, [sp, #48]
  41a120:	ldp	x26, x25, [sp, #32]
  41a124:	ldp	x28, x27, [sp, #16]
  41a128:	ldp	x29, x30, [sp], #96
  41a12c:	ret
  41a130:	ldr	w20, [x21, #620]
  41a134:	ldr	w8, [x22, #2424]
  41a138:	b	41a144 <ferror@plt+0x18554>
  41a13c:	ldr	w8, [x22, #2424]
  41a140:	sub	w20, w9, w8
  41a144:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x6330>
  41a148:	ldr	w28, [x23, #580]
  41a14c:	add	x24, x0, #0x4
  41a150:	adrp	x25, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41a154:	adrp	x26, 463000 <stdin@@GLIBC_2.17+0x6330>
  41a158:	adrp	x27, 463000 <stdin@@GLIBC_2.17+0x6330>
  41a15c:	b	41a1b4 <ferror@plt+0x185c4>
  41a160:	ldr	w8, [x26, #3912]
  41a164:	ldr	x0, [x27, #3904]
  41a168:	add	w1, w28, #0x7d0
  41a16c:	mov	w2, #0x4                   	// #4
  41a170:	add	w8, w8, #0x1
  41a174:	str	w1, [x23, #580]
  41a178:	str	w8, [x26, #3912]
  41a17c:	bl	411118 <ferror@plt+0xf528>
  41a180:	ldr	x8, [x25, #2440]
  41a184:	ldr	w1, [x23, #580]
  41a188:	str	x0, [x27, #3904]
  41a18c:	mov	w2, #0x4                   	// #4
  41a190:	mov	x0, x8
  41a194:	bl	411118 <ferror@plt+0xf528>
  41a198:	str	x0, [x25, #2440]
  41a19c:	add	x0, x0, w28, sxtw #2
  41a1a0:	mov	w2, #0x1f40                	// #8000
  41a1a4:	mov	w1, wzr
  41a1a8:	bl	401900 <memset@plt>
  41a1ac:	ldr	w8, [x22, #2424]
  41a1b0:	ldr	w28, [x23, #580]
  41a1b4:	add	w9, w8, w20
  41a1b8:	cmp	w9, w28
  41a1bc:	b.ge	41a160 <ferror@plt+0x18570>  // b.tcont
  41a1c0:	ldr	x9, [x25, #2440]
  41a1c4:	b	41a1dc <ferror@plt+0x185ec>
  41a1c8:	mov	w10, #0x1                   	// #1
  41a1cc:	add	w20, w20, w10
  41a1d0:	add	w10, w8, w20
  41a1d4:	cmp	w10, w28
  41a1d8:	b.ge	41a1fc <ferror@plt+0x1860c>  // b.tcont
  41a1dc:	add	x10, x9, w20, sxtw #2
  41a1e0:	ldur	w11, [x10, #-4]
  41a1e4:	sxtw	x10, w20
  41a1e8:	cbnz	w11, 41a1c8 <ferror@plt+0x185d8>
  41a1ec:	ldr	w10, [x9, x10, lsl #2]
  41a1f0:	cbz	w10, 41a260 <ferror@plt+0x18670>
  41a1f4:	mov	w10, #0x2                   	// #2
  41a1f8:	b	41a1cc <ferror@plt+0x185dc>
  41a1fc:	ldr	w8, [x26, #3912]
  41a200:	ldr	x0, [x27, #3904]
  41a204:	add	w1, w28, #0x7d0
  41a208:	mov	w2, #0x4                   	// #4
  41a20c:	add	w8, w8, #0x1
  41a210:	str	w1, [x23, #580]
  41a214:	str	w8, [x26, #3912]
  41a218:	bl	411118 <ferror@plt+0xf528>
  41a21c:	ldr	x8, [x25, #2440]
  41a220:	ldr	w1, [x23, #580]
  41a224:	str	x0, [x27, #3904]
  41a228:	mov	w2, #0x4                   	// #4
  41a22c:	mov	x0, x8
  41a230:	bl	411118 <ferror@plt+0xf528>
  41a234:	str	x0, [x25, #2440]
  41a238:	add	x0, x0, w28, sxtw #2
  41a23c:	mov	w2, #0x1f40                	// #8000
  41a240:	mov	w1, wzr
  41a244:	bl	401900 <memset@plt>
  41a248:	ldr	w8, [x22, #2424]
  41a24c:	ldr	w28, [x23, #580]
  41a250:	add	w9, w8, w20
  41a254:	cmp	w9, w28
  41a258:	b.ge	41a1fc <ferror@plt+0x1860c>  // b.tcont
  41a25c:	b	41a1c0 <ferror@plt+0x185d0>
  41a260:	cmp	w19, #0x4
  41a264:	add	w10, w20, #0x1
  41a268:	b.gt	41a270 <ferror@plt+0x18680>
  41a26c:	str	w10, [x21, #620]
  41a270:	cbz	w8, 41a110 <ferror@plt+0x18520>
  41a274:	add	w11, w10, w8
  41a278:	sxtw	x11, w11
  41a27c:	sbfiz	x12, x10, #2, #32
  41a280:	lsl	x11, x11, #2
  41a284:	add	x9, x9, x12
  41a288:	sub	x11, x11, x12
  41a28c:	mov	x12, x24
  41a290:	b	41a2a4 <ferror@plt+0x186b4>
  41a294:	add	x9, x9, #0x4
  41a298:	subs	x11, x11, #0x4
  41a29c:	add	x12, x12, #0x4
  41a2a0:	b.eq	41a110 <ferror@plt+0x18520>  // b.none
  41a2a4:	ldr	w13, [x12]
  41a2a8:	cbz	w13, 41a294 <ferror@plt+0x186a4>
  41a2ac:	ldr	w13, [x9]
  41a2b0:	cbz	w13, 41a294 <ferror@plt+0x186a4>
  41a2b4:	mov	w20, w10
  41a2b8:	b	41a1b4 <ferror@plt+0x185c4>
  41a2bc:	stp	x29, x30, [sp, #-16]!
  41a2c0:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  41a2c4:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41a2c8:	ldrsw	x9, [x9, #580]
  41a2cc:	ldr	x0, [x8, #2440]
  41a2d0:	mov	w1, wzr
  41a2d4:	mov	x29, sp
  41a2d8:	lsl	x2, x9, #2
  41a2dc:	bl	401900 <memset@plt>
  41a2e0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  41a2e4:	adrp	x10, 461000 <stdin@@GLIBC_2.17+0x4330>
  41a2e8:	str	wzr, [x8, #3004]
  41a2ec:	ldr	w8, [x10, #1312]
  41a2f0:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  41a2f4:	mov	w10, #0x1                   	// #1
  41a2f8:	str	w10, [x9, #620]
  41a2fc:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  41a300:	str	wzr, [x9, #2652]
  41a304:	cbz	w8, 41a404 <ferror@plt+0x18814>
  41a308:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41a30c:	ldrsw	x8, [x8, #2424]
  41a310:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  41a314:	str	wzr, [x9, #264]
  41a318:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  41a31c:	cmp	w8, #0x1
  41a320:	add	x9, x9, #0xcfc
  41a324:	b.le	41a400 <ferror@plt+0x18810>
  41a328:	and	x8, x8, #0xffffffff
  41a32c:	sub	x11, x8, #0x1
  41a330:	cmp	x11, #0x8
  41a334:	b.cs	41a340 <ferror@plt+0x18750>  // b.hs, b.nlast
  41a338:	mov	w10, #0x2                   	// #2
  41a33c:	b	41a3d8 <ferror@plt+0x187e8>
  41a340:	adrp	x10, 424000 <ferror@plt+0x22410>
  41a344:	adrp	x14, 424000 <ferror@plt+0x22410>
  41a348:	adrp	x15, 424000 <ferror@plt+0x22410>
  41a34c:	ldr	q0, [x10, #1344]
  41a350:	ldr	q3, [x14, #1360]
  41a354:	ldr	q4, [x15, #1376]
  41a358:	and	x12, x11, #0xfffffffffffffff8
  41a35c:	adrp	x13, 461000 <stdin@@GLIBC_2.17+0x4330>
  41a360:	mov	w14, #0x8                   	// #8
  41a364:	add	x13, x13, #0x11c
  41a368:	movi	v1.2d, #0xffffffffffffffff
  41a36c:	movi	v2.4s, #0x3
  41a370:	orr	x10, x12, #0x2
  41a374:	movi	v5.4s, #0x4
  41a378:	dup	v6.2d, x14
  41a37c:	movi	v7.4s, #0x8
  41a380:	mov	x14, x12
  41a384:	add	v16.2d, v3.2d, v1.2d
  41a388:	xtn	v17.2s, v0.2d
  41a38c:	xtn	v18.2s, v16.2d
  41a390:	fmov	x15, d16
  41a394:	xtn	v16.2s, v3.2d
  41a398:	add	v17.2s, v17.2s, v1.2s
  41a39c:	xtn2	v16.4s, v0.2d
  41a3a0:	mov	v18.d[1], v17.d[0]
  41a3a4:	add	v17.4s, v4.4s, v5.4s
  41a3a8:	add	x15, x9, x15, lsl #2
  41a3ac:	add	v16.4s, v16.4s, v2.4s
  41a3b0:	add	v3.2d, v3.2d, v6.2d
  41a3b4:	subs	x14, x14, #0x8
  41a3b8:	add	v0.2d, v0.2d, v6.2d
  41a3bc:	stp	q4, q17, [x15]
  41a3c0:	add	v4.4s, v4.4s, v7.4s
  41a3c4:	stp	q18, q16, [x13, #-16]
  41a3c8:	add	x13, x13, #0x20
  41a3cc:	b.ne	41a384 <ferror@plt+0x18794>  // b.any
  41a3d0:	cmp	x11, x12
  41a3d4:	b.eq	41a400 <ferror@plt+0x18810>  // b.none
  41a3d8:	adrp	x11, 461000 <stdin@@GLIBC_2.17+0x4330>
  41a3dc:	add	x11, x11, #0x104
  41a3e0:	lsl	x12, x10, #2
  41a3e4:	add	x14, x9, x12
  41a3e8:	sub	w13, w10, #0x1
  41a3ec:	cmp	x10, x8
  41a3f0:	stur	w10, [x14, #-4]
  41a3f4:	add	x10, x10, #0x1
  41a3f8:	str	w13, [x11, x12]
  41a3fc:	b.cc	41a3e0 <ferror@plt+0x187f0>  // b.lo, b.ul, b.last
  41a400:	str	wzr, [x9, x8, lsl #2]
  41a404:	ldp	x29, x30, [sp], #16
  41a408:	ret
  41a40c:	stp	x29, x30, [sp, #-80]!
  41a410:	stp	x20, x19, [sp, #64]
  41a414:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41a418:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x3330>
  41a41c:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41a420:	ldr	w8, [x8, #2484]
  41a424:	ldr	w9, [x19, #3004]
  41a428:	stp	x24, x23, [sp, #32]
  41a42c:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  41a430:	ldr	w10, [x20, #2424]
  41a434:	stp	x26, x25, [sp, #16]
  41a438:	ldr	w26, [x24, #580]
  41a43c:	stp	x22, x21, [sp, #48]
  41a440:	adrp	x21, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41a444:	add	w8, w8, #0x1
  41a448:	add	w9, w9, #0x1
  41a44c:	str	w8, [x21, #2452]
  41a450:	add	w8, w10, w9
  41a454:	cmp	w8, w26
  41a458:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x6330>
  41a45c:	adrp	x22, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41a460:	mov	x29, sp
  41a464:	str	w9, [x19, #3004]
  41a468:	b.lt	41a4d4 <ferror@plt+0x188e4>  // b.tstop
  41a46c:	adrp	x25, 463000 <stdin@@GLIBC_2.17+0x6330>
  41a470:	ldr	w8, [x25, #3912]
  41a474:	ldr	x0, [x23, #3904]
  41a478:	add	w1, w26, #0x7d0
  41a47c:	mov	w2, #0x4                   	// #4
  41a480:	add	w8, w8, #0x1
  41a484:	str	w1, [x24, #580]
  41a488:	str	w8, [x25, #3912]
  41a48c:	bl	411118 <ferror@plt+0xf528>
  41a490:	ldr	x8, [x22, #2440]
  41a494:	ldr	w1, [x24, #580]
  41a498:	str	x0, [x23, #3904]
  41a49c:	mov	w2, #0x4                   	// #4
  41a4a0:	mov	x0, x8
  41a4a4:	bl	411118 <ferror@plt+0xf528>
  41a4a8:	str	x0, [x22, #2440]
  41a4ac:	add	x0, x0, w26, sxtw #2
  41a4b0:	mov	w2, #0x1f40                	// #8000
  41a4b4:	mov	w1, wzr
  41a4b8:	bl	401900 <memset@plt>
  41a4bc:	ldr	w9, [x19, #3004]
  41a4c0:	ldr	w8, [x20, #2424]
  41a4c4:	ldr	w26, [x24, #580]
  41a4c8:	add	w8, w8, w9
  41a4cc:	cmp	w8, w26
  41a4d0:	b.ge	41a470 <ferror@plt+0x18880>  // b.tcont
  41a4d4:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  41a4d8:	ldr	x8, [x23, #3904]
  41a4dc:	ldr	w10, [x10, #2624]
  41a4e0:	str	w10, [x8, w9, sxtw #2]
  41a4e4:	ldr	w10, [x21, #2452]
  41a4e8:	ldr	x9, [x22, #2440]
  41a4ec:	ldrsw	x11, [x19, #3004]
  41a4f0:	str	w10, [x9, x11, lsl #2]
  41a4f4:	ldr	w11, [x20, #2424]
  41a4f8:	ldr	w10, [x19, #3004]
  41a4fc:	cmp	w11, #0x1
  41a500:	b.lt	41a534 <ferror@plt+0x18944>  // b.tstop
  41a504:	mov	w11, #0x1                   	// #1
  41a508:	add	w10, w10, w11
  41a50c:	str	wzr, [x8, w10, sxtw #2]
  41a510:	ldr	w10, [x19, #3004]
  41a514:	ldr	w12, [x21, #2452]
  41a518:	add	w10, w11, w10
  41a51c:	str	w12, [x9, w10, sxtw #2]
  41a520:	ldr	w12, [x20, #2424]
  41a524:	ldr	w10, [x19, #3004]
  41a528:	cmp	w11, w12
  41a52c:	add	w11, w11, #0x1
  41a530:	b.lt	41a508 <ferror@plt+0x18918>  // b.tstop
  41a534:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41a538:	ldrsw	x9, [x21, #2452]
  41a53c:	ldr	x8, [x8, #344]
  41a540:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x3330>
  41a544:	str	w10, [x11, #3076]
  41a548:	str	w10, [x8, x9, lsl #2]
  41a54c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  41a550:	ldr	x8, [x8, #584]
  41a554:	ldrsw	x9, [x21, #2452]
  41a558:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  41a55c:	str	wzr, [x8, x9, lsl #2]
  41a560:	ldr	w8, [x20, #2424]
  41a564:	ldr	w9, [x19, #3004]
  41a568:	ldr	w11, [x10, #2652]
  41a56c:	ldp	x22, x21, [sp, #48]
  41a570:	ldp	x24, x23, [sp, #32]
  41a574:	add	w8, w9, w8
  41a578:	str	w8, [x19, #3004]
  41a57c:	ldp	x20, x19, [sp, #64]
  41a580:	ldp	x26, x25, [sp, #16]
  41a584:	add	w9, w11, #0x1
  41a588:	str	w9, [x10, #2652]
  41a58c:	ldp	x29, x30, [sp], #80
  41a590:	ret
  41a594:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41a598:	ldr	w9, [x8, #2368]
  41a59c:	cmp	w9, #0x1f3
  41a5a0:	b.lt	41a5a8 <ferror@plt+0x189b8>  // b.tstop
  41a5a4:	b	41a5e8 <ferror@plt+0x189f8>
  41a5a8:	add	w9, w9, #0x1
  41a5ac:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x5330>
  41a5b0:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41a5b4:	adrp	x12, 463000 <stdin@@GLIBC_2.17+0x6330>
  41a5b8:	adrp	x13, 462000 <stdin@@GLIBC_2.17+0x5330>
  41a5bc:	add	x10, x10, #0xa58
  41a5c0:	add	x11, x11, #0x188
  41a5c4:	add	x12, x12, #0x260
  41a5c8:	add	x13, x13, #0x270
  41a5cc:	str	w9, [x8, #2368]
  41a5d0:	sbfiz	x8, x9, #2, #32
  41a5d4:	str	w0, [x10, x8]
  41a5d8:	str	w1, [x11, x8]
  41a5dc:	str	w2, [x12, x8]
  41a5e0:	str	w3, [x13, x8]
  41a5e4:	ret
  41a5e8:	stp	x29, x30, [sp, #-96]!
  41a5ec:	stp	x28, x27, [sp, #16]
  41a5f0:	stp	x26, x25, [sp, #32]
  41a5f4:	stp	x24, x23, [sp, #48]
  41a5f8:	stp	x22, x21, [sp, #64]
  41a5fc:	stp	x20, x19, [sp, #80]
  41a600:	adrp	x26, 462000 <stdin@@GLIBC_2.17+0x5330>
  41a604:	ldr	w8, [x26, #620]
  41a608:	mov	w20, w3
  41a60c:	mov	w19, w2
  41a610:	mov	w22, w1
  41a614:	cmp	w8, w1
  41a618:	mov	w21, w0
  41a61c:	mov	x29, sp
  41a620:	b.ge	41a62c <ferror@plt+0x18a3c>  // b.tcont
  41a624:	mov	w8, w22
  41a628:	str	w22, [x26, #620]
  41a62c:	adrp	x23, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41a630:	ldr	x9, [x23, #2440]
  41a634:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x6330>
  41a638:	adrp	x25, 463000 <stdin@@GLIBC_2.17+0x6330>
  41a63c:	ldr	w10, [x9, w8, sxtw #2]
  41a640:	cbz	w10, 41a6c0 <ferror@plt+0x18ad0>
  41a644:	adrp	x27, 463000 <stdin@@GLIBC_2.17+0x6330>
  41a648:	b	41a654 <ferror@plt+0x18a64>
  41a64c:	ldr	w10, [x9, w8, sxtw #2]
  41a650:	cbz	w10, 41a6c0 <ferror@plt+0x18ad0>
  41a654:	ldrsw	x28, [x25, #580]
  41a658:	add	w8, w8, #0x1
  41a65c:	str	w8, [x26, #620]
  41a660:	cmp	w8, w28
  41a664:	b.lt	41a64c <ferror@plt+0x18a5c>  // b.tstop
  41a668:	ldr	w8, [x27, #3912]
  41a66c:	ldr	x0, [x24, #3904]
  41a670:	add	w1, w28, #0x7d0
  41a674:	mov	w2, #0x4                   	// #4
  41a678:	add	w8, w8, #0x1
  41a67c:	str	w1, [x25, #580]
  41a680:	str	w8, [x27, #3912]
  41a684:	bl	411118 <ferror@plt+0xf528>
  41a688:	ldr	x8, [x23, #2440]
  41a68c:	ldr	w1, [x25, #580]
  41a690:	str	x0, [x24, #3904]
  41a694:	mov	w2, #0x4                   	// #4
  41a698:	mov	x0, x8
  41a69c:	bl	411118 <ferror@plt+0xf528>
  41a6a0:	str	x0, [x23, #2440]
  41a6a4:	add	x0, x0, x28, lsl #2
  41a6a8:	mov	w2, #0x1f40                	// #8000
  41a6ac:	mov	w1, wzr
  41a6b0:	bl	401900 <memset@plt>
  41a6b4:	ldr	x9, [x23, #2440]
  41a6b8:	ldr	w8, [x26, #620]
  41a6bc:	b	41a64c <ferror@plt+0x18a5c>
  41a6c0:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41a6c4:	ldr	x10, [x10, #344]
  41a6c8:	sub	w8, w8, w22
  41a6cc:	sbfiz	x11, x21, #2, #32
  41a6d0:	str	w8, [x10, x11]
  41a6d4:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  41a6d8:	ldr	x8, [x8, #584]
  41a6dc:	str	w20, [x8, x11]
  41a6e0:	ldrsw	x8, [x26, #620]
  41a6e4:	str	w21, [x9, x8, lsl #2]
  41a6e8:	ldr	x0, [x24, #3904]
  41a6ec:	ldrsw	x9, [x26, #620]
  41a6f0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  41a6f4:	str	w19, [x0, x9, lsl #2]
  41a6f8:	ldr	w9, [x26, #620]
  41a6fc:	ldr	w10, [x8, #3004]
  41a700:	cmp	w9, w10
  41a704:	b.le	41a720 <ferror@plt+0x18b30>
  41a708:	ldrsw	x19, [x25, #580]
  41a70c:	add	w10, w9, #0x1
  41a710:	str	w10, [x26, #620]
  41a714:	str	w9, [x8, #3004]
  41a718:	cmp	w10, w19
  41a71c:	b.ge	41a73c <ferror@plt+0x18b4c>  // b.tcont
  41a720:	ldp	x20, x19, [sp, #80]
  41a724:	ldp	x22, x21, [sp, #64]
  41a728:	ldp	x24, x23, [sp, #48]
  41a72c:	ldp	x26, x25, [sp, #32]
  41a730:	ldp	x28, x27, [sp, #16]
  41a734:	ldp	x29, x30, [sp], #96
  41a738:	ret
  41a73c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  41a740:	ldr	w9, [x8, #3912]
  41a744:	add	w1, w19, #0x7d0
  41a748:	mov	w2, #0x4                   	// #4
  41a74c:	str	w1, [x25, #580]
  41a750:	add	w9, w9, #0x1
  41a754:	str	w9, [x8, #3912]
  41a758:	bl	411118 <ferror@plt+0xf528>
  41a75c:	ldr	x8, [x23, #2440]
  41a760:	ldr	w1, [x25, #580]
  41a764:	str	x0, [x24, #3904]
  41a768:	mov	w2, #0x4                   	// #4
  41a76c:	mov	x0, x8
  41a770:	bl	411118 <ferror@plt+0xf528>
  41a774:	str	x0, [x23, #2440]
  41a778:	add	x8, x0, x19, lsl #2
  41a77c:	ldp	x20, x19, [sp, #80]
  41a780:	ldp	x22, x21, [sp, #64]
  41a784:	ldp	x24, x23, [sp, #48]
  41a788:	ldp	x26, x25, [sp, #32]
  41a78c:	ldp	x28, x27, [sp, #16]
  41a790:	mov	w2, #0x1f40                	// #8000
  41a794:	mov	x0, x8
  41a798:	mov	w1, wzr
  41a79c:	ldp	x29, x30, [sp], #96
  41a7a0:	b	401900 <memset@plt>
  41a7a4:	stp	x29, x30, [sp, #-32]!
  41a7a8:	stp	x20, x19, [sp, #16]
  41a7ac:	mov	w20, w1
  41a7b0:	mov	w1, w2
  41a7b4:	mov	x29, sp
  41a7b8:	mov	x19, x0
  41a7bc:	bl	41a0cc <ferror@plt+0x184dc>
  41a7c0:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41a7c4:	ldr	x8, [x8, #344]
  41a7c8:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41a7cc:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41a7d0:	str	w0, [x8, w20, sxtw #2]
  41a7d4:	ldr	x11, [x9, #2440]
  41a7d8:	mov	x8, #0x100000001           	// #4294967297
  41a7dc:	add	x9, x11, w0, sxtw #2
  41a7e0:	stur	x8, [x9, #-4]
  41a7e4:	ldr	w9, [x10, #2424]
  41a7e8:	sxtw	x8, w0
  41a7ec:	cmp	w9, #0x1
  41a7f0:	b.lt	41a83c <ferror@plt+0x18c4c>  // b.tstop
  41a7f4:	adrp	x12, 463000 <stdin@@GLIBC_2.17+0x6330>
  41a7f8:	ldr	x12, [x12, #3904]
  41a7fc:	lsl	x13, x8, #2
  41a800:	add	x11, x11, x13
  41a804:	add	x12, x12, x13
  41a808:	mov	w13, #0x1                   	// #1
  41a80c:	b	41a81c <ferror@plt+0x18c2c>
  41a810:	cmp	x13, w9, sxtw
  41a814:	add	x13, x13, #0x1
  41a818:	b.ge	41a83c <ferror@plt+0x18c4c>  // b.tcont
  41a81c:	ldr	w14, [x19, x13, lsl #2]
  41a820:	cbz	w14, 41a810 <ferror@plt+0x18c20>
  41a824:	lsl	x9, x13, #2
  41a828:	str	w13, [x11, x9]
  41a82c:	ldr	w14, [x19, x9]
  41a830:	str	w14, [x12, x9]
  41a834:	ldr	w9, [x10, #2424]
  41a838:	b	41a810 <ferror@plt+0x18c20>
  41a83c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  41a840:	ldr	w11, [x10, #3004]
  41a844:	add	w8, w9, w8
  41a848:	cmp	w8, w11
  41a84c:	b.le	41a854 <ferror@plt+0x18c64>
  41a850:	str	w8, [x10, #3004]
  41a854:	ldp	x20, x19, [sp, #16]
  41a858:	ldp	x29, x30, [sp], #32
  41a85c:	ret
  41a860:	stp	x29, x30, [sp, #-48]!
  41a864:	stp	x20, x19, [sp, #32]
  41a868:	adrp	x20, 461000 <stdin@@GLIBC_2.17+0x4330>
  41a86c:	ldr	w8, [x20, #1296]
  41a870:	str	x21, [sp, #16]
  41a874:	mov	x29, sp
  41a878:	cbnz	w8, 41a890 <ferror@plt+0x18ca0>
  41a87c:	bl	41abac <ferror@plt+0x18fbc>
  41a880:	add	w8, w0, #0x1
  41a884:	mov	w19, w0
  41a888:	cmp	w8, #0x1
  41a88c:	b.hi	41a8d4 <ferror@plt+0x18ce4>  // b.pmore
  41a890:	adrp	x19, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41a894:	ldr	w8, [x19, #2528]
  41a898:	mov	w9, #0x1                   	// #1
  41a89c:	str	w9, [x20, #1296]
  41a8a0:	cmp	w8, #0x1
  41a8a4:	b.ne	41a8d0 <ferror@plt+0x18ce0>  // b.any
  41a8a8:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  41a8ac:	add	x1, x1, #0x41a
  41a8b0:	mov	w2, #0x5                   	// #5
  41a8b4:	mov	x0, xzr
  41a8b8:	bl	401ae0 <dcgettext@plt>
  41a8bc:	bl	415c94 <ferror@plt+0x140a4>
  41a8c0:	mov	w8, #0x2                   	// #2
  41a8c4:	str	w8, [x19, #2528]
  41a8c8:	mov	w19, #0x104                 	// #260
  41a8cc:	b	41a8d4 <ferror@plt+0x18ce4>
  41a8d0:	mov	w19, wzr
  41a8d4:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x5330>
  41a8d8:	ldr	w8, [x8, #608]
  41a8dc:	cbz	w8, 41a924 <ferror@plt+0x18d34>
  41a8e0:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41a8e4:	ldrb	w8, [x20, #28]
  41a8e8:	cmp	w8, #0x1
  41a8ec:	b.eq	41a938 <ferror@plt+0x18d48>  // b.none
  41a8f0:	cmp	w19, #0x11c
  41a8f4:	b.hi	41a964 <ferror@plt+0x18d74>  // b.pmore
  41a8f8:	adrp	x9, 43c000 <ferror@plt+0x3a410>
  41a8fc:	mov	w8, w19
  41a900:	add	x9, x9, #0x2a1
  41a904:	adr	x10, 41a914 <ferror@plt+0x18d24>
  41a908:	ldrb	w11, [x9, x8]
  41a90c:	add	x10, x10, x11, lsl #2
  41a910:	br	x10
  41a914:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41a918:	ldr	x1, [x8, #3264]
  41a91c:	mov	w0, w19
  41a920:	bl	401800 <putc@plt>
  41a924:	mov	w0, w19
  41a928:	ldp	x20, x19, [sp, #32]
  41a92c:	ldr	x21, [sp, #16]
  41a930:	ldp	x29, x30, [sp], #48
  41a934:	ret
  41a938:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  41a93c:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41a940:	ldr	w9, [x9, #560]
  41a944:	ldr	x0, [x8, #3264]
  41a948:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  41a94c:	add	x1, x1, #0x428
  41a950:	add	w2, w9, #0x1
  41a954:	bl	401bc0 <fprintf@plt>
  41a958:	strb	wzr, [x20, #28]
  41a95c:	cmp	w19, #0x11c
  41a960:	b.ls	41a8f8 <ferror@plt+0x18d08>  // b.plast
  41a964:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41a968:	ldr	x20, [x8, #3264]
  41a96c:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  41a970:	add	x1, x1, #0x45b
  41a974:	mov	w2, #0x5                   	// #5
  41a978:	mov	x0, xzr
  41a97c:	bl	401ae0 <dcgettext@plt>
  41a980:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  41a984:	ldr	w3, [x8, #3992]
  41a988:	mov	x1, x0
  41a98c:	mov	x0, x20
  41a990:	mov	w2, w19
  41a994:	bl	401bc0 <fprintf@plt>
  41a998:	b	41a924 <ferror@plt+0x18d34>
  41a99c:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41a9a0:	ldr	x1, [x8, #3264]
  41a9a4:	mov	w0, #0xa                   	// #10
  41a9a8:	bl	401800 <putc@plt>
  41a9ac:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41a9b0:	ldr	w8, [x8, #2528]
  41a9b4:	cmp	w8, #0x2
  41a9b8:	b.ne	41a924 <ferror@plt+0x18d34>  // b.any
  41a9bc:	mov	w8, #0x1                   	// #1
  41a9c0:	strb	w8, [x20, #28]
  41a9c4:	b	41a924 <ferror@plt+0x18d34>
  41a9c8:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  41a9cc:	ldr	w20, [x8, #3992]
  41a9d0:	sub	w8, w20, #0x22
  41a9d4:	cmp	w8, #0x5b
  41a9d8:	b.hi	41a9f4 <ferror@plt+0x18e04>  // b.pmore
  41a9dc:	adrp	x9, 43c000 <ferror@plt+0x3a410>
  41a9e0:	add	x9, x9, #0x3be
  41a9e4:	adr	x10, 41a9f4 <ferror@plt+0x18e04>
  41a9e8:	ldrb	w11, [x9, x8]
  41a9ec:	add	x10, x10, x11, lsl #2
  41a9f0:	br	x10
  41a9f4:	cmp	w20, #0x7f
  41a9f8:	b.hi	41aa34 <ferror@plt+0x18e44>  // b.pmore
  41a9fc:	bl	401a00 <__ctype_b_loc@plt>
  41aa00:	ldr	x8, [x0]
  41aa04:	ldrh	w8, [x8, x20, lsl #1]
  41aa08:	tbz	w8, #14, 41aa34 <ferror@plt+0x18e44>
  41aa0c:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41aa10:	ldr	x1, [x8, #3264]
  41aa14:	mov	w0, w20
  41aa18:	b	41a920 <ferror@plt+0x18d30>
  41aa1c:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41aa20:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x7330>
  41aa24:	ldr	x1, [x8, #3264]
  41aa28:	ldr	x0, [x9, #48]
  41aa2c:	bl	4017a0 <fputs@plt>
  41aa30:	b	41a924 <ferror@plt+0x18d34>
  41aa34:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41aa38:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  41aa3c:	ldr	w8, [x8, #3584]
  41aa40:	ldr	x0, [x9, #3264]
  41aa44:	cbnz	w8, 41ab98 <ferror@plt+0x18fa8>
  41aa48:	adrp	x1, 426000 <ferror@plt+0x24410>
  41aa4c:	add	x1, x1, #0x381
  41aa50:	b	41aba0 <ferror@plt+0x18fb0>
  41aa54:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41aa58:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  41aa5c:	ldr	x0, [x8, #3264]
  41aa60:	ldr	w2, [x9, #3992]
  41aa64:	adrp	x1, 426000 <ferror@plt+0x24410>
  41aa68:	add	x1, x1, #0x5f1
  41aa6c:	bl	401bc0 <fprintf@plt>
  41aa70:	b	41a924 <ferror@plt+0x18d34>
  41aa74:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41aa78:	ldr	x0, [x8, #3264]
  41aa7c:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  41aa80:	add	x1, x1, #0x438
  41aa84:	b	41aba0 <ferror@plt+0x18fb0>
  41aa88:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41aa8c:	ldr	x20, [x8, #3264]
  41aa90:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  41aa94:	add	x1, x1, #0x44f
  41aa98:	mov	w2, #0x5                   	// #5
  41aa9c:	mov	x0, xzr
  41aaa0:	bl	401ae0 <dcgettext@plt>
  41aaa4:	mov	x1, x0
  41aaa8:	mov	x0, x20
  41aaac:	bl	401bc0 <fprintf@plt>
  41aab0:	b	41a924 <ferror@plt+0x18d34>
  41aab4:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41aab8:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  41aabc:	ldr	x0, [x8, #3264]
  41aac0:	ldr	w2, [x9, #3992]
  41aac4:	adrp	x1, 421000 <ferror@plt+0x1f410>
  41aac8:	add	x1, x1, #0xa56
  41aacc:	bl	401bc0 <fprintf@plt>
  41aad0:	b	41a924 <ferror@plt+0x18d34>
  41aad4:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41aad8:	ldr	x3, [x8, #3264]
  41aadc:	adrp	x0, 43c000 <ferror@plt+0x3a410>
  41aae0:	add	x0, x0, #0x42f
  41aae4:	mov	w1, #0x3                   	// #3
  41aae8:	mov	w2, #0x1                   	// #1
  41aaec:	mov	w21, #0x1                   	// #1
  41aaf0:	bl	401a80 <fwrite@plt>
  41aaf4:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41aaf8:	ldr	w8, [x8, #2528]
  41aafc:	cmp	w8, #0x2
  41ab00:	b.ne	41a924 <ferror@plt+0x18d34>  // b.any
  41ab04:	strb	w21, [x20, #28]
  41ab08:	b	41a924 <ferror@plt+0x18d34>
  41ab0c:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41ab10:	ldr	x3, [x8, #3264]
  41ab14:	adrp	x0, 427000 <ferror@plt+0x25410>
  41ab18:	add	x0, x0, #0x614
  41ab1c:	b	41ab30 <ferror@plt+0x18f40>
  41ab20:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41ab24:	ldr	x3, [x8, #3264]
  41ab28:	adrp	x0, 43c000 <ferror@plt+0x3a410>
  41ab2c:	add	x0, x0, #0x42c
  41ab30:	mov	w1, #0x2                   	// #2
  41ab34:	b	41ab6c <ferror@plt+0x18f7c>
  41ab38:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41ab3c:	ldr	x0, [x8, #3264]
  41ab40:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  41ab44:	adrp	x2, 461000 <stdin@@GLIBC_2.17+0x4330>
  41ab48:	add	x1, x1, #0x433
  41ab4c:	add	x2, x2, #0xa10
  41ab50:	bl	401bc0 <fprintf@plt>
  41ab54:	b	41a924 <ferror@plt+0x18d34>
  41ab58:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41ab5c:	ldr	x3, [x8, #3264]
  41ab60:	adrp	x0, 43c000 <ferror@plt+0x3a410>
  41ab64:	add	x0, x0, #0x443
  41ab68:	mov	w1, #0x7                   	// #7
  41ab6c:	mov	w2, #0x1                   	// #1
  41ab70:	bl	401a80 <fwrite@plt>
  41ab74:	b	41a924 <ferror@plt+0x18d34>
  41ab78:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41ab7c:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x7330>
  41ab80:	ldr	x0, [x8, #3264]
  41ab84:	ldr	x2, [x9, #48]
  41ab88:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  41ab8c:	add	x1, x1, #0x44b
  41ab90:	bl	401bc0 <fprintf@plt>
  41ab94:	b	41a924 <ferror@plt+0x18d34>
  41ab98:	adrp	x1, 43c000 <ferror@plt+0x3a410>
  41ab9c:	add	x1, x1, #0x43c
  41aba0:	mov	w2, w20
  41aba4:	bl	401bc0 <fprintf@plt>
  41aba8:	b	41a924 <ferror@plt+0x18d34>
  41abac:	stp	x29, x30, [sp, #-96]!
  41abb0:	stp	x28, x27, [sp, #16]
  41abb4:	stp	x26, x25, [sp, #32]
  41abb8:	stp	x24, x23, [sp, #48]
  41abbc:	stp	x22, x21, [sp, #64]
  41abc0:	stp	x20, x19, [sp, #80]
  41abc4:	mov	x29, sp
  41abc8:	sub	sp, sp, #0x860
  41abcc:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41abd0:	ldrb	w9, [x8, #52]
  41abd4:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41abd8:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41abdc:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41abe0:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41abe4:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41abe8:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41abec:	tbnz	w9, #0, 41acdc <ferror@plt+0x190ec>
  41abf0:	adrp	x0, 425000 <ferror@plt+0x23410>
  41abf4:	mov	w19, #0x1                   	// #1
  41abf8:	add	x0, x0, #0xd3
  41abfc:	strb	w19, [x8, #52]
  41ac00:	bl	401b90 <getenv@plt>
  41ac04:	cbz	x0, 41ac10 <ferror@plt+0x19020>
  41ac08:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  41ac0c:	str	w19, [x8, #3104]
  41ac10:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ac14:	ldr	w8, [x13, #56]
  41ac18:	cbnz	w8, 41ac24 <ferror@plt+0x19034>
  41ac1c:	mov	w8, #0x1                   	// #1
  41ac20:	str	w8, [x13, #56]
  41ac24:	adrp	x19, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ac28:	ldr	x8, [x19, #32]
  41ac2c:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ac30:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ac34:	cbnz	x8, 41ac44 <ferror@plt+0x19054>
  41ac38:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  41ac3c:	ldr	x8, [x8, #3280]
  41ac40:	str	x8, [x19, #32]
  41ac44:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ac48:	ldr	x9, [x8, #40]
  41ac4c:	cbz	x9, 41ac5c <ferror@plt+0x1906c>
  41ac50:	ldr	x8, [x4, #64]
  41ac54:	cbnz	x8, 41ac70 <ferror@plt+0x19080>
  41ac58:	b	41ac7c <ferror@plt+0x1908c>
  41ac5c:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  41ac60:	ldr	x9, [x9, #3272]
  41ac64:	str	x9, [x8, #40]
  41ac68:	ldr	x8, [x4, #64]
  41ac6c:	cbz	x8, 41ac7c <ferror@plt+0x1908c>
  41ac70:	ldr	x9, [x3, #72]
  41ac74:	ldr	x0, [x8, x9, lsl #3]
  41ac78:	cbnz	x0, 41aca4 <ferror@plt+0x190b4>
  41ac7c:	bl	420c38 <ferror@plt+0x1f048>
  41ac80:	ldr	x0, [x19, #32]
  41ac84:	mov	w1, #0x4000                	// #16384
  41ac88:	bl	420ce4 <ferror@plt+0x1f0f4>
  41ac8c:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ac90:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ac94:	ldr	x8, [x4, #64]
  41ac98:	ldr	x9, [x3, #72]
  41ac9c:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41aca0:	str	x0, [x8, x9, lsl #3]
  41aca4:	ldr	w10, [x0, #28]
  41aca8:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41acac:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41acb0:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41acb4:	str	w10, [x11, #128]
  41acb8:	ldr	x10, [x0, #16]
  41acbc:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41acc0:	str	x10, [x6, #104]
  41acc4:	str	x10, [x5, #48]
  41acc8:	ldr	x8, [x8, x9, lsl #3]
  41accc:	ldr	x8, [x8]
  41acd0:	str	x8, [x19, #32]
  41acd4:	ldrb	w8, [x10]
  41acd8:	strb	w8, [x7, #112]
  41acdc:	add	x8, sp, #0x58
  41ace0:	adrp	x21, 43c000 <ferror@plt+0x3a410>
  41ace4:	adrp	x20, 43c000 <ferror@plt+0x3a410>
  41ace8:	adrp	x22, 43f000 <ferror@plt+0x3d410>
  41acec:	adrp	x23, 43d000 <ferror@plt+0x3b410>
  41acf0:	adrp	x24, 440000 <ferror@plt+0x3e410>
  41acf4:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41acf8:	adrp	x27, 43f000 <ferror@plt+0x3d410>
  41acfc:	adrp	x19, 440000 <ferror@plt+0x3e410>
  41ad00:	add	x21, x21, #0x6b4
  41ad04:	add	x20, x20, #0x7b4
  41ad08:	add	x22, x22, #0x450
  41ad0c:	add	x23, x23, #0x68
  41ad10:	add	x24, x24, #0x7ba
  41ad14:	mov	w25, #0x119f                	// #4511
  41ad18:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ad1c:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ad20:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41ad24:	add	x14, x14, #0x480
  41ad28:	add	x27, x27, #0xdda
  41ad2c:	sub	x8, x8, #0x1
  41ad30:	add	x19, x19, #0x764
  41ad34:	str	wzr, [sp, #76]
  41ad38:	str	xzr, [sp, #80]
  41ad3c:	str	x8, [sp, #64]
  41ad40:	ldr	x26, [x6, #104]
  41ad44:	ldrb	w8, [x7, #112]
  41ad48:	mov	x28, x26
  41ad4c:	strb	w8, [x26]
  41ad50:	ldr	x8, [x4, #64]
  41ad54:	ldr	x9, [x3, #72]
  41ad58:	ldr	x8, [x8, x9, lsl #3]
  41ad5c:	ldr	w9, [x13, #56]
  41ad60:	ldr	w8, [x8, #40]
  41ad64:	add	w9, w8, w9
  41ad68:	b	41ad80 <ferror@plt+0x19190>
  41ad6c:	ldrsh	x9, [x24, x11, lsl #1]
  41ad70:	add	x28, x28, #0x1
  41ad74:	ldrh	w8, [x22, x9, lsl #1]
  41ad78:	cmp	w8, w25
  41ad7c:	b.eq	41adf4 <ferror@plt+0x19204>  // b.none
  41ad80:	ldrb	w8, [x28]
  41ad84:	ldrh	w11, [x20, w9, sxtw #1]
  41ad88:	ldrb	w10, [x21, x8]
  41ad8c:	sxtw	x8, w9
  41ad90:	cbz	w11, 41ad9c <ferror@plt+0x191ac>
  41ad94:	str	w9, [x15, #116]
  41ad98:	str	x28, [x2, #120]
  41ad9c:	ldrsh	x11, [x22, x8, lsl #1]
  41ada0:	add	x11, x11, x10
  41ada4:	ldrsh	w12, [x23, x11, lsl #1]
  41ada8:	cmp	w9, w12
  41adac:	b.eq	41ad6c <ferror@plt+0x1917c>  // b.none
  41adb0:	mov	w9, w10
  41adb4:	b	41add0 <ferror@plt+0x191e0>
  41adb8:	ldrsh	x11, [x22, x8, lsl #1]
  41adbc:	and	x10, x9, #0xff
  41adc0:	add	x11, x11, x10
  41adc4:	ldrh	w12, [x23, x11, lsl #1]
  41adc8:	cmp	w12, w8, uxth
  41adcc:	b.eq	41ad6c <ferror@plt+0x1917c>  // b.none
  41add0:	ldrsh	x8, [x27, x8, lsl #1]
  41add4:	cmp	x8, #0x45a
  41add8:	b.lt	41adb8 <ferror@plt+0x191c8>  // b.tstop
  41addc:	ldrb	w9, [x19, x10]
  41ade0:	b	41adb8 <ferror@plt+0x191c8>
  41ade4:	ldrb	w8, [x7, #112]
  41ade8:	strb	w8, [x28]
  41adec:	ldr	x28, [x2, #120]
  41adf0:	ldr	w9, [x15, #116]
  41adf4:	ldrh	w8, [x20, w9, sxtw #1]
  41adf8:	cbnz	w8, 41ae08 <ferror@plt+0x19218>
  41adfc:	ldrsw	x8, [x15, #116]
  41ae00:	ldr	x28, [x2, #120]
  41ae04:	ldrh	w8, [x20, x8, lsl #1]
  41ae08:	sub	w9, w28, w26
  41ae0c:	str	x26, [x5, #48]
  41ae10:	str	w9, [x30, #56]
  41ae14:	ldrb	w10, [x28]
  41ae18:	sxth	w9, w8
  41ae1c:	mov	x8, x28
  41ae20:	strb	w10, [x7, #112]
  41ae24:	strb	wzr, [x28]
  41ae28:	str	x28, [x6, #104]
  41ae2c:	cmp	w9, #0x119
  41ae30:	b.hi	420b28 <ferror@plt+0x1ef38>  // b.pmore
  41ae34:	mov	w9, w9
  41ae38:	adr	x10, 41ade4 <ferror@plt+0x191f4>
  41ae3c:	ldrh	w11, [x14, x9, lsl #1]
  41ae40:	add	x10, x10, x11, lsl #2
  41ae44:	br	x10
  41ae48:	ldrb	w8, [x7, #112]
  41ae4c:	ldr	x11, [x5, #48]
  41ae50:	strb	w8, [x28]
  41ae54:	ldr	x9, [x4, #64]
  41ae58:	ldr	x10, [x3, #72]
  41ae5c:	str	x11, [sp, #16]
  41ae60:	ldr	x16, [x9, x10, lsl #3]
  41ae64:	ldr	w8, [x16, #56]
  41ae68:	cbz	w8, 41ae78 <ferror@plt+0x19288>
  41ae6c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ae70:	ldr	w8, [x8, #128]
  41ae74:	b	41ae9c <ferror@plt+0x192ac>
  41ae78:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ae7c:	ldr	w8, [x16, #28]
  41ae80:	ldr	x11, [x11, #32]
  41ae84:	adrp	x12, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ae88:	str	w8, [x12, #128]
  41ae8c:	str	x11, [x16]
  41ae90:	ldr	x16, [x9, x10, lsl #3]
  41ae94:	mov	w11, #0x1                   	// #1
  41ae98:	str	w11, [x16, #56]
  41ae9c:	ldr	x11, [x16, #8]
  41aea0:	ldr	x1, [x6, #104]
  41aea4:	sxtw	x12, w8
  41aea8:	ldr	x8, [x5, #48]
  41aeac:	add	x13, x11, x12
  41aeb0:	cmp	x1, x13
  41aeb4:	b.ls	41b470 <ferror@plt+0x19880>  // b.plast
  41aeb8:	add	w13, w12, #0x1
  41aebc:	add	x13, x11, w13, sxtw
  41aec0:	cmp	x1, x13
  41aec4:	b.hi	420b7c <ferror@plt+0x1ef8c>  // b.pmore
  41aec8:	ldr	w13, [x16, #52]
  41aecc:	sub	x18, x1, x8
  41aed0:	cbz	w13, 41af74 <ferror@plt+0x19384>
  41aed4:	sub	w12, w18, #0x1
  41aed8:	cmp	w12, #0x1
  41aedc:	str	x12, [sp, #24]
  41aee0:	b.lt	41af50 <ferror@plt+0x19360>  // b.tstop
  41aee4:	sub	w12, w1, w8
  41aee8:	sub	w12, w12, #0x2
  41aeec:	cmp	w12, #0x1f
  41aef0:	b.cc	41af1c <ferror@plt+0x1932c>  // b.lo, b.ul, b.last
  41aef4:	sub	w13, w1, w8
  41aef8:	sub	w13, w13, #0x2
  41aefc:	add	x14, x8, x13
  41af00:	add	x14, x14, #0x1
  41af04:	cmp	x11, x14
  41af08:	b.cs	41b200 <ferror@plt+0x19610>  // b.hs, b.nlast
  41af0c:	add	x13, x11, x13
  41af10:	add	x13, x13, #0x1
  41af14:	cmp	x8, x13
  41af18:	b.cs	41b200 <ferror@plt+0x19610>  // b.hs, b.nlast
  41af1c:	mov	w14, wzr
  41af20:	mov	x12, x11
  41af24:	mov	x13, x8
  41af28:	add	w8, w14, w8
  41af2c:	sub	w8, w8, w1
  41af30:	add	w8, w8, #0x1
  41af34:	ldrb	w11, [x13], #1
  41af38:	adds	w8, w8, #0x1
  41af3c:	strb	w11, [x12], #1
  41af40:	b.cc	41af34 <ferror@plt+0x19344>  // b.lo, b.ul, b.last
  41af44:	ldr	x16, [x9, x10, lsl #3]
  41af48:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41af4c:	add	x14, x14, #0x480
  41af50:	ldr	w8, [x16, #56]
  41af54:	str	x18, [sp, #32]
  41af58:	cmp	w8, #0x2
  41af5c:	b.ne	41af84 <ferror@plt+0x19394>  // b.any
  41af60:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41af64:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41af68:	str	wzr, [x8, #128]
  41af6c:	str	wzr, [x16, #28]
  41af70:	b	41b2b8 <ferror@plt+0x196c8>
  41af74:	cmp	x18, #0x1
  41af78:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41af7c:	b.eq	41b3f8 <ferror@plt+0x19808>  // b.none
  41af80:	b	41b5b4 <ferror@plt+0x199c4>
  41af84:	ldr	w8, [x16, #24]
  41af88:	sub	w9, w8, w18
  41af8c:	cmp	w9, #0x0
  41af90:	b.gt	41b020 <ferror@plt+0x19430>
  41af94:	ldr	w9, [x16, #32]
  41af98:	cbz	w9, 420b88 <ferror@plt+0x1ef98>
  41af9c:	ldr	x0, [x16, #8]
  41afa0:	cmp	w8, #0x0
  41afa4:	str	x1, [sp, #48]
  41afa8:	b.le	41afb4 <ferror@plt+0x193c4>
  41afac:	lsl	w8, w8, #1
  41afb0:	b	41afc0 <ferror@plt+0x193d0>
  41afb4:	add	w9, w8, #0x7
  41afb8:	csel	w9, w9, w8, lt  // lt = tstop
  41afbc:	add	w8, w8, w9, asr #3
  41afc0:	str	w8, [x16, #24]
  41afc4:	add	w8, w8, #0x2
  41afc8:	sxtw	x1, w8
  41afcc:	str	x16, [sp, #56]
  41afd0:	str	x0, [sp, #40]
  41afd4:	bl	401950 <realloc@plt>
  41afd8:	ldr	x8, [sp, #56]
  41afdc:	str	x0, [x8, #8]
  41afe0:	cbz	x0, 420b8c <ferror@plt+0x1ef9c>
  41afe4:	ldp	x11, x10, [sp, #40]
  41afe8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41afec:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41aff0:	ldr	x8, [x8, #64]
  41aff4:	ldr	x9, [x9, #72]
  41aff8:	sub	x10, x10, x11
  41affc:	add	x1, x0, w10, sxtw
  41b000:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b004:	str	x1, [x10, #104]
  41b008:	ldr	x16, [x8, x9, lsl #3]
  41b00c:	ldr	x9, [sp, #32]
  41b010:	ldr	w8, [x16, #24]
  41b014:	sub	w9, w8, w9
  41b018:	cmp	w9, #0x1
  41b01c:	b.lt	41af94 <ferror@plt+0x193a4>  // b.tstop
  41b020:	ldr	w8, [x16, #36]
  41b024:	cmp	w9, #0x2, lsl #12
  41b028:	mov	w10, #0x2000                	// #8192
  41b02c:	csel	w9, w9, w10, lt  // lt = tstop
  41b030:	cbz	w8, 41b0a4 <ferror@plt+0x194b4>
  41b034:	ldr	x8, [sp, #24]
  41b038:	mov	x17, xzr
  41b03c:	sxtw	x8, w8
  41b040:	str	x8, [sp, #48]
  41b044:	mov	w8, w9
  41b048:	str	x8, [sp, #40]
  41b04c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b050:	ldr	x0, [x8, #32]
  41b054:	str	x17, [sp, #56]
  41b058:	bl	401970 <getc@plt>
  41b05c:	cmn	w0, #0x1
  41b060:	b.eq	41b198 <ferror@plt+0x195a8>  // b.none
  41b064:	cmp	w0, #0xa
  41b068:	b.eq	41b198 <ferror@plt+0x195a8>  // b.none
  41b06c:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b070:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b074:	ldr	x8, [x4, #64]
  41b078:	ldr	x9, [x3, #72]
  41b07c:	ldr	x8, [x8, x9, lsl #3]
  41b080:	ldp	x9, x17, [sp, #48]
  41b084:	ldr	x8, [x8, #8]
  41b088:	add	x8, x8, x9
  41b08c:	strb	w0, [x8, x17]
  41b090:	ldr	x8, [sp, #40]
  41b094:	add	x17, x17, #0x1
  41b098:	cmp	x17, x8
  41b09c:	b.cc	41b04c <ferror@plt+0x1945c>  // b.lo, b.ul, b.last
  41b0a0:	b	41b1a4 <ferror@plt+0x195b4>
  41b0a4:	str	x16, [sp, #56]
  41b0a8:	str	w9, [sp, #8]
  41b0ac:	bl	401b70 <__errno_location@plt>
  41b0b0:	ldr	x8, [sp, #56]
  41b0b4:	str	wzr, [x0]
  41b0b8:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b0bc:	ldr	x3, [x9, #32]
  41b0c0:	ldr	x9, [sp, #24]
  41b0c4:	ldr	x8, [x8, #8]
  41b0c8:	mov	w1, #0x1                   	// #1
  41b0cc:	sxtw	x9, w9
  41b0d0:	stp	x9, x0, [sp, #40]
  41b0d4:	add	x0, x8, x9
  41b0d8:	ldr	w8, [sp, #8]
  41b0dc:	mov	w2, w8
  41b0e0:	str	x2, [sp, #8]
  41b0e4:	bl	401a20 <fread@plt>
  41b0e8:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41b0ec:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b0f0:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b0f4:	mov	x17, x0
  41b0f8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b0fc:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b100:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41b104:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b108:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41b10c:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b110:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b114:	add	x14, x14, #0x480
  41b118:	str	w17, [x8, #128]
  41b11c:	cbnz	w17, 41b28c <ferror@plt+0x1969c>
  41b120:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b124:	ldr	x0, [x8, #32]
  41b128:	str	x0, [sp, #56]
  41b12c:	bl	401bf0 <ferror@plt>
  41b130:	cbz	w0, 41b440 <ferror@plt+0x19850>
  41b134:	ldr	x9, [sp, #48]
  41b138:	ldr	w8, [x9]
  41b13c:	cmp	w8, #0x4
  41b140:	b.ne	420b98 <ferror@plt+0x1efa8>  // b.any
  41b144:	ldr	x0, [sp, #56]
  41b148:	str	wzr, [x9]
  41b14c:	bl	401aa0 <clearerr@plt>
  41b150:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b154:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b158:	ldr	x8, [x8, #64]
  41b15c:	ldr	x9, [x9, #72]
  41b160:	ldr	x2, [sp, #8]
  41b164:	mov	w1, #0x1                   	// #1
  41b168:	ldr	x8, [x8, x9, lsl #3]
  41b16c:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b170:	ldr	x3, [x9, #32]
  41b174:	ldr	x9, [sp, #40]
  41b178:	ldr	x8, [x8, #8]
  41b17c:	add	x0, x8, x9
  41b180:	bl	401a20 <fread@plt>
  41b184:	mov	x17, x0
  41b188:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b18c:	str	w17, [x8, #128]
  41b190:	cbz	w17, 41b120 <ferror@plt+0x19530>
  41b194:	b	41b444 <ferror@plt+0x19854>
  41b198:	ldr	x17, [sp, #56]
  41b19c:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b1a0:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b1a4:	cmn	w0, #0x1
  41b1a8:	b.eq	41b244 <ferror@plt+0x19654>  // b.none
  41b1ac:	cmp	w0, #0xa
  41b1b0:	b.ne	41b1dc <ferror@plt+0x195ec>  // b.any
  41b1b4:	ldr	x8, [x4, #64]
  41b1b8:	ldr	x9, [x3, #72]
  41b1bc:	mov	w10, #0xa                   	// #10
  41b1c0:	ldr	x8, [x8, x9, lsl #3]
  41b1c4:	ldr	x9, [sp, #48]
  41b1c8:	ldr	x8, [x8, #8]
  41b1cc:	add	x8, x8, x9
  41b1d0:	add	w9, w17, #0x1
  41b1d4:	strb	w10, [x8, w17, uxtw]
  41b1d8:	mov	w17, w9
  41b1dc:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41b1e0:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b1e4:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41b1e8:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b1ec:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41b1f0:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b1f4:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b1f8:	add	x14, x14, #0x480
  41b1fc:	b	41b284 <ferror@plt+0x19694>
  41b200:	add	x15, x12, #0x1
  41b204:	and	x14, x15, #0x1ffffffe0
  41b208:	add	x16, x8, #0x10
  41b20c:	add	x12, x11, x14
  41b210:	add	x13, x8, x14
  41b214:	add	x11, x11, #0x10
  41b218:	mov	x17, x14
  41b21c:	ldp	q0, q1, [x16, #-16]
  41b220:	add	x16, x16, #0x20
  41b224:	subs	x17, x17, #0x20
  41b228:	stp	q0, q1, [x11, #-16]
  41b22c:	add	x11, x11, #0x20
  41b230:	b.ne	41b21c <ferror@plt+0x1962c>  // b.any
  41b234:	cmp	x15, x14
  41b238:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b23c:	b.ne	41af28 <ferror@plt+0x19338>  // b.any
  41b240:	b	41af44 <ferror@plt+0x19354>
  41b244:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b248:	ldr	x0, [x8, #32]
  41b24c:	str	x17, [sp, #56]
  41b250:	bl	401bf0 <ferror@plt>
  41b254:	ldr	x17, [sp, #56]
  41b258:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41b25c:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b260:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b264:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b268:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41b26c:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b270:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41b274:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b278:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b27c:	add	x14, x14, #0x480
  41b280:	cbnz	w0, 420b98 <ferror@plt+0x1efa8>
  41b284:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b288:	str	w17, [x8, #128]
  41b28c:	ldr	x9, [x4, #64]
  41b290:	ldr	x10, [x3, #72]
  41b294:	ldr	x16, [x9, x10, lsl #3]
  41b298:	str	w17, [x16, #28]
  41b29c:	cbz	w17, 41b2b0 <ferror@plt+0x196c0>
  41b2a0:	ldr	x18, [sp, #32]
  41b2a4:	mov	w0, wzr
  41b2a8:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b2ac:	b	41b324 <ferror@plt+0x19734>
  41b2b0:	ldr	x18, [sp, #32]
  41b2b4:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b2b8:	ldr	x8, [sp, #24]
  41b2bc:	cbz	w8, 41b2d0 <ferror@plt+0x196e0>
  41b2c0:	mov	w17, wzr
  41b2c4:	mov	w0, #0x2                   	// #2
  41b2c8:	str	w0, [x16, #56]
  41b2cc:	b	41b324 <ferror@plt+0x19734>
  41b2d0:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b2d4:	ldr	x0, [x8, #32]
  41b2d8:	bl	420ec0 <ferror@plt+0x1f2d0>
  41b2dc:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b2e0:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b2e4:	ldr	x9, [x4, #64]
  41b2e8:	ldr	x10, [x3, #72]
  41b2ec:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b2f0:	ldr	x18, [sp, #32]
  41b2f4:	ldr	w17, [x8, #128]
  41b2f8:	ldr	x16, [x9, x10, lsl #3]
  41b2fc:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41b300:	add	x14, x14, #0x480
  41b304:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b308:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b30c:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41b310:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b314:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b318:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41b31c:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b320:	mov	w0, #0x1                   	// #1
  41b324:	ldr	x11, [sp, #24]
  41b328:	ldr	w8, [x16, #24]
  41b32c:	add	w11, w17, w11
  41b330:	cmp	w11, w8
  41b334:	b.le	41b3c0 <ferror@plt+0x197d0>
  41b338:	str	w0, [sp, #56]
  41b33c:	ldr	x0, [x16, #8]
  41b340:	add	w8, w11, w17, asr #1
  41b344:	sxtw	x1, w8
  41b348:	str	x8, [sp, #48]
  41b34c:	bl	401950 <realloc@plt>
  41b350:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b354:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b358:	ldr	x10, [x3, #72]
  41b35c:	ldr	x9, [x4, #64]
  41b360:	lsl	x8, x10, #3
  41b364:	ldr	x11, [x9, x8]
  41b368:	str	x0, [x11, #8]
  41b36c:	ldr	x11, [x9, x8]
  41b370:	ldr	x8, [x11, #8]
  41b374:	cbz	x8, 420ba4 <ferror@plt+0x1efb4>
  41b378:	ldr	x12, [sp, #48]
  41b37c:	ldr	w0, [sp, #56]
  41b380:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41b384:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b388:	sub	w12, w12, #0x2
  41b38c:	str	w12, [x11, #24]
  41b390:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b394:	ldr	w17, [x11, #128]
  41b398:	ldp	x11, x18, [sp, #24]
  41b39c:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41b3a0:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b3a4:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b3a8:	add	w11, w17, w11
  41b3ac:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41b3b0:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b3b4:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b3b8:	add	x14, x14, #0x480
  41b3bc:	b	41b3c4 <ferror@plt+0x197d4>
  41b3c0:	ldr	x8, [x16, #8]
  41b3c4:	adrp	x12, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b3c8:	lsl	x10, x10, #3
  41b3cc:	str	w11, [x12, #128]
  41b3d0:	strb	wzr, [x8, w11, sxtw]
  41b3d4:	ldr	x8, [x9, x10]
  41b3d8:	add	w11, w17, w18
  41b3dc:	cmp	w0, #0x1
  41b3e0:	ldr	x8, [x8, #8]
  41b3e4:	strb	wzr, [x8, w11, sxtw]
  41b3e8:	ldr	x8, [x9, x10]
  41b3ec:	ldr	x8, [x8, #8]
  41b3f0:	str	x8, [x5, #48]
  41b3f4:	b.ne	41b594 <ferror@plt+0x199a4>  // b.any
  41b3f8:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b3fc:	ldr	w10, [x9, #336]
  41b400:	adrp	x12, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b404:	strb	wzr, [x12, #132]
  41b408:	sub	w11, w10, #0x1
  41b40c:	cmp	w10, #0x2
  41b410:	str	w11, [x9, #336]
  41b414:	b.ge	41f598 <ferror@plt+0x1d9a8>  // b.tcont
  41b418:	ldr	w9, [x13, #56]
  41b41c:	str	x8, [x6, #104]
  41b420:	sub	w10, w9, #0x1
  41b424:	cmp	w10, #0x0
  41b428:	csel	w9, w9, w10, lt  // lt = tstop
  41b42c:	asr	w9, w9, #1
  41b430:	add	w9, w9, #0xff
  41b434:	cmp	w9, #0x119
  41b438:	b.ls	41ae34 <ferror@plt+0x19244>  // b.plast
  41b43c:	b	420b28 <ferror@plt+0x1ef38>
  41b440:	mov	w17, wzr
  41b444:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41b448:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b44c:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b450:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b454:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41b458:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b45c:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41b460:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b464:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b468:	add	x14, x14, #0x480
  41b46c:	b	41b28c <ferror@plt+0x1969c>
  41b470:	ldr	x9, [sp, #16]
  41b474:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b478:	sub	w9, w28, w9
  41b47c:	sub	w10, w9, #0x1
  41b480:	add	x28, x8, w10, sxtw
  41b484:	str	x28, [x6, #104]
  41b488:	ldr	w10, [x13, #56]
  41b48c:	ldr	w11, [x16, #40]
  41b490:	cmp	w9, #0x2
  41b494:	add	w9, w11, w10
  41b498:	b.lt	41b530 <ferror@plt+0x19940>  // b.tstop
  41b49c:	mov	x10, x8
  41b4a0:	b	41b4c0 <ferror@plt+0x198d0>
  41b4a4:	ldrsh	w9, [x24, x13, lsl #1]
  41b4a8:	add	x10, x10, #0x1
  41b4ac:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41b4b0:	cmp	x10, x28
  41b4b4:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b4b8:	add	x14, x14, #0x480
  41b4bc:	b.cs	41b530 <ferror@plt+0x19940>  // b.hs, b.nlast
  41b4c0:	ldrb	w11, [x10]
  41b4c4:	cbz	x11, 41b4d0 <ferror@plt+0x198e0>
  41b4c8:	ldrb	w11, [x21, x11]
  41b4cc:	b	41b4d4 <ferror@plt+0x198e4>
  41b4d0:	mov	w11, #0x1                   	// #1
  41b4d4:	ldrh	w13, [x20, w9, sxtw #1]
  41b4d8:	sxtw	x12, w9
  41b4dc:	cbz	w13, 41b4e8 <ferror@plt+0x198f8>
  41b4e0:	str	w9, [x15, #116]
  41b4e4:	str	x10, [x2, #120]
  41b4e8:	ldrsh	x13, [x22, x12, lsl #1]
  41b4ec:	add	x13, x13, x11
  41b4f0:	ldrsh	w14, [x23, x13, lsl #1]
  41b4f4:	cmp	w9, w14
  41b4f8:	b.eq	41b4a4 <ferror@plt+0x198b4>  // b.none
  41b4fc:	mov	w9, w11
  41b500:	b	41b51c <ferror@plt+0x1992c>
  41b504:	ldrsh	x13, [x22, x12, lsl #1]
  41b508:	and	x11, x9, #0xff
  41b50c:	add	x13, x13, x11
  41b510:	ldrh	w14, [x23, x13, lsl #1]
  41b514:	cmp	w14, w12, uxth
  41b518:	b.eq	41b4a4 <ferror@plt+0x198b4>  // b.none
  41b51c:	ldrsh	x12, [x27, x12, lsl #1]
  41b520:	cmp	x12, #0x45a
  41b524:	b.lt	41b504 <ferror@plt+0x19914>  // b.tstop
  41b528:	ldrb	w9, [x19, x11]
  41b52c:	b	41b504 <ferror@plt+0x19914>
  41b530:	ldrh	w11, [x20, w9, sxtw #1]
  41b534:	sxtw	x10, w9
  41b538:	cbz	w11, 41b544 <ferror@plt+0x19954>
  41b53c:	str	w9, [x15, #116]
  41b540:	str	x28, [x2, #120]
  41b544:	ldrsh	x11, [x22, x10, lsl #1]
  41b548:	add	x11, x11, #0x1
  41b54c:	ldrsh	w12, [x23, x11, lsl #1]
  41b550:	cmp	w9, w12
  41b554:	b.eq	41b578 <ferror@plt+0x19988>  // b.none
  41b558:	ldrh	w12, [x27, x10, lsl #1]
  41b55c:	sxth	x10, w12
  41b560:	ldrsh	x11, [x22, x10, lsl #1]
  41b564:	add	x11, x11, #0x1
  41b568:	ldrh	w13, [x23, x11, lsl #1]
  41b56c:	cmp	w12, w13
  41b570:	b.ne	41b558 <ferror@plt+0x19968>  // b.any
  41b574:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b578:	ldrh	w10, [x24, x11, lsl #1]
  41b57c:	mov	x26, x8
  41b580:	cbz	w10, 41adf4 <ferror@plt+0x19204>
  41b584:	cmp	w10, #0x459
  41b588:	mov	x26, x8
  41b58c:	b.eq	41adf4 <ferror@plt+0x19204>  // b.none
  41b590:	b	41b75c <ferror@plt+0x19b6c>
  41b594:	cbz	w0, 41b670 <ferror@plt+0x19a80>
  41b598:	cmp	w0, #0x2
  41b59c:	b.ne	41ad40 <ferror@plt+0x19150>  // b.any
  41b5a0:	ldr	x9, [x4, #64]
  41b5a4:	ldr	x10, [x3, #72]
  41b5a8:	ldrsw	x12, [x12, #128]
  41b5ac:	ldr	x16, [x9, x10, lsl #3]
  41b5b0:	ldr	x11, [x16, #8]
  41b5b4:	add	x28, x11, x12
  41b5b8:	str	x28, [x6, #104]
  41b5bc:	ldr	w9, [x13, #56]
  41b5c0:	ldr	w10, [x16, #40]
  41b5c4:	cmp	x8, x28
  41b5c8:	mov	x26, x8
  41b5cc:	add	w9, w10, w9
  41b5d0:	b.cs	41adf4 <ferror@plt+0x19204>  // b.hs, b.nlast
  41b5d4:	mov	x10, x8
  41b5d8:	b	41b5f8 <ferror@plt+0x19a08>
  41b5dc:	ldrsh	w9, [x24, x13, lsl #1]
  41b5e0:	add	x10, x10, #0x1
  41b5e4:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41b5e8:	cmp	x10, x28
  41b5ec:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b5f0:	add	x14, x14, #0x480
  41b5f4:	b.eq	41b668 <ferror@plt+0x19a78>  // b.none
  41b5f8:	ldrb	w11, [x10]
  41b5fc:	cbz	x11, 41b608 <ferror@plt+0x19a18>
  41b600:	ldrb	w11, [x21, x11]
  41b604:	b	41b60c <ferror@plt+0x19a1c>
  41b608:	mov	w11, #0x1                   	// #1
  41b60c:	ldrh	w13, [x20, w9, sxtw #1]
  41b610:	sxtw	x12, w9
  41b614:	cbz	w13, 41b620 <ferror@plt+0x19a30>
  41b618:	str	w9, [x15, #116]
  41b61c:	str	x10, [x2, #120]
  41b620:	ldrsh	x13, [x22, x12, lsl #1]
  41b624:	add	x13, x13, x11
  41b628:	ldrsh	w14, [x23, x13, lsl #1]
  41b62c:	cmp	w9, w14
  41b630:	b.eq	41b5dc <ferror@plt+0x199ec>  // b.none
  41b634:	mov	w9, w11
  41b638:	b	41b654 <ferror@plt+0x19a64>
  41b63c:	ldrsh	x13, [x22, x12, lsl #1]
  41b640:	and	x11, x9, #0xff
  41b644:	add	x13, x13, x11
  41b648:	ldrh	w14, [x23, x13, lsl #1]
  41b64c:	cmp	w14, w12, uxth
  41b650:	b.eq	41b5dc <ferror@plt+0x199ec>  // b.none
  41b654:	ldrsh	x12, [x27, x12, lsl #1]
  41b658:	cmp	x12, #0x45a
  41b65c:	b.lt	41b63c <ferror@plt+0x19a4c>  // b.tstop
  41b660:	ldrb	w9, [x19, x11]
  41b664:	b	41b63c <ferror@plt+0x19a4c>
  41b668:	mov	x26, x8
  41b66c:	b	41adf4 <ferror@plt+0x19204>
  41b670:	ldr	x9, [sp, #16]
  41b674:	ldr	x10, [x4, #64]
  41b678:	ldr	x11, [x3, #72]
  41b67c:	mov	x26, x8
  41b680:	sub	w9, w28, w9
  41b684:	sub	w12, w9, #0x1
  41b688:	add	x28, x8, w12, sxtw
  41b68c:	str	x28, [x6, #104]
  41b690:	ldr	x10, [x10, x11, lsl #3]
  41b694:	ldr	w11, [x13, #56]
  41b698:	cmp	w9, #0x2
  41b69c:	ldr	w10, [x10, #40]
  41b6a0:	add	w9, w10, w11
  41b6a4:	b.lt	41ad80 <ferror@plt+0x19190>  // b.tstop
  41b6a8:	mov	x10, x8
  41b6ac:	b	41b6c0 <ferror@plt+0x19ad0>
  41b6b0:	ldrsh	w9, [x24, x13, lsl #1]
  41b6b4:	add	x10, x10, #0x1
  41b6b8:	cmp	x10, x28
  41b6bc:	b.cs	41b730 <ferror@plt+0x19b40>  // b.hs, b.nlast
  41b6c0:	ldrb	w11, [x10]
  41b6c4:	cbz	x11, 41b6d0 <ferror@plt+0x19ae0>
  41b6c8:	ldrb	w11, [x21, x11]
  41b6cc:	b	41b6d4 <ferror@plt+0x19ae4>
  41b6d0:	mov	w11, #0x1                   	// #1
  41b6d4:	ldrh	w13, [x20, w9, sxtw #1]
  41b6d8:	sxtw	x12, w9
  41b6dc:	cbz	w13, 41b6e8 <ferror@plt+0x19af8>
  41b6e0:	str	w9, [x15, #116]
  41b6e4:	str	x10, [x2, #120]
  41b6e8:	ldrsh	x13, [x22, x12, lsl #1]
  41b6ec:	add	x13, x13, x11
  41b6f0:	ldrsh	w14, [x23, x13, lsl #1]
  41b6f4:	cmp	w9, w14
  41b6f8:	b.eq	41b6b0 <ferror@plt+0x19ac0>  // b.none
  41b6fc:	mov	w9, w11
  41b700:	b	41b71c <ferror@plt+0x19b2c>
  41b704:	ldrsh	x13, [x22, x12, lsl #1]
  41b708:	and	x11, x9, #0xff
  41b70c:	add	x13, x13, x11
  41b710:	ldrh	w14, [x23, x13, lsl #1]
  41b714:	cmp	w14, w12, uxth
  41b718:	b.eq	41b6b0 <ferror@plt+0x19ac0>  // b.none
  41b71c:	ldrsh	x12, [x27, x12, lsl #1]
  41b720:	cmp	x12, #0x45a
  41b724:	b.lt	41b704 <ferror@plt+0x19b14>  // b.tstop
  41b728:	ldrb	w9, [x19, x11]
  41b72c:	b	41b704 <ferror@plt+0x19b14>
  41b730:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41b734:	mov	x26, x8
  41b738:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b73c:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b740:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b744:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41b748:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b74c:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b750:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41b754:	add	x14, x14, #0x480
  41b758:	b	41ad80 <ferror@plt+0x19190>
  41b75c:	add	x28, x28, #0x1
  41b760:	sxth	w9, w10
  41b764:	str	x28, [x6, #104]
  41b768:	mov	x26, x8
  41b76c:	b	41ad80 <ferror@plt+0x19190>
  41b770:	ldrsw	x8, [x30, #56]
  41b774:	ldr	x0, [x5, #48]
  41b778:	cmp	w8, #0x1
  41b77c:	b.lt	41b7a0 <ferror@plt+0x19bb0>  // b.tstop
  41b780:	ldr	x9, [x4, #64]
  41b784:	ldr	x10, [x3, #72]
  41b788:	add	x8, x8, x0
  41b78c:	ldurb	w8, [x8, #-1]
  41b790:	ldr	x9, [x9, x10, lsl #3]
  41b794:	cmp	w8, #0xa
  41b798:	cset	w8, eq  // eq = none
  41b79c:	str	w8, [x9, #40]
  41b7a0:	bl	41100c <ferror@plt+0xf41c>
  41b7a4:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b7a8:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b7ac:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b7b0:	b	41f0f4 <ferror@plt+0x1d504>
  41b7b4:	ldrsw	x8, [x30, #56]
  41b7b8:	cmp	w8, #0x1
  41b7bc:	b.lt	41ad40 <ferror@plt+0x19150>  // b.tstop
  41b7c0:	ldr	x9, [x5, #48]
  41b7c4:	ldr	x10, [x4, #64]
  41b7c8:	ldr	x11, [x3, #72]
  41b7cc:	add	x8, x8, x9
  41b7d0:	ldurb	w8, [x8, #-1]
  41b7d4:	ldr	x9, [x10, x11, lsl #3]
  41b7d8:	cmp	w8, #0xa
  41b7dc:	cset	w8, eq  // eq = none
  41b7e0:	str	w8, [x9, #40]
  41b7e4:	b	41ad40 <ferror@plt+0x19150>
  41b7e8:	ldrsw	x8, [x30, #56]
  41b7ec:	cmp	w8, #0x1
  41b7f0:	b.lt	41b818 <ferror@plt+0x19c28>  // b.tstop
  41b7f4:	ldr	x9, [x5, #48]
  41b7f8:	ldr	x10, [x4, #64]
  41b7fc:	ldr	x11, [x3, #72]
  41b800:	add	x8, x8, x9
  41b804:	ldurb	w8, [x8, #-1]
  41b808:	ldr	x9, [x10, x11, lsl #3]
  41b80c:	cmp	w8, #0xa
  41b810:	cset	w8, eq  // eq = none
  41b814:	str	w8, [x9, #40]
  41b818:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41b81c:	ldr	w9, [x8, #1324]
  41b820:	add	w9, w9, #0x1
  41b824:	str	w9, [x8, #1324]
  41b828:	b	41ad40 <ferror@plt+0x19150>
  41b82c:	ldrsw	x1, [x30, #56]
  41b830:	ldr	x0, [x5, #48]
  41b834:	cmp	w1, #0x1
  41b838:	b.lt	41b85c <ferror@plt+0x19c6c>  // b.tstop
  41b83c:	ldr	x8, [x4, #64]
  41b840:	ldr	x9, [x3, #72]
  41b844:	add	x10, x1, x0
  41b848:	ldurb	w10, [x10, #-1]
  41b84c:	ldr	x8, [x8, x9, lsl #3]
  41b850:	cmp	w10, #0xa
  41b854:	cset	w9, eq  // eq = none
  41b858:	str	w9, [x8, #40]
  41b85c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b860:	ldr	x3, [x8, #40]
  41b864:	mov	w2, #0x1                   	// #1
  41b868:	bl	401a80 <fwrite@plt>
  41b86c:	b	41b7a4 <ferror@plt+0x19bb4>
  41b870:	ldrsw	x8, [x30, #56]
  41b874:	cmp	w8, #0x1
  41b878:	b.lt	41b8a0 <ferror@plt+0x19cb0>  // b.tstop
  41b87c:	ldr	x9, [x5, #48]
  41b880:	ldr	x10, [x4, #64]
  41b884:	ldr	x11, [x3, #72]
  41b888:	add	x8, x8, x9
  41b88c:	ldurb	w8, [x8, #-1]
  41b890:	ldr	x9, [x10, x11, lsl #3]
  41b894:	cmp	w8, #0xa
  41b898:	cset	w8, eq  // eq = none
  41b89c:	str	w8, [x9, #40]
  41b8a0:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b8a4:	ldr	w10, [x9, #152]
  41b8a8:	sub	w8, w10, #0x1
  41b8ac:	cmp	w10, #0x0
  41b8b0:	str	w8, [x9, #152]
  41b8b4:	b.le	420c14 <ferror@plt+0x1f024>
  41b8b8:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b8bc:	ldr	x9, [x9, #136]
  41b8c0:	ldr	w8, [x9, w8, sxtw #2]
  41b8c4:	mov	w9, #0x1                   	// #1
  41b8c8:	bfi	w9, w8, #1, #31
  41b8cc:	str	w9, [x13, #56]
  41b8d0:	b	41ad40 <ferror@plt+0x19150>
  41b8d4:	ldrsw	x8, [x30, #56]
  41b8d8:	cmp	w8, #0x1
  41b8dc:	b.lt	41e828 <ferror@plt+0x1cc38>  // b.tstop
  41b8e0:	ldr	x9, [x5, #48]
  41b8e4:	ldr	x10, [x4, #64]
  41b8e8:	ldr	x11, [x3, #72]
  41b8ec:	add	x8, x8, x9
  41b8f0:	ldurb	w8, [x8, #-1]
  41b8f4:	ldr	x9, [x10, x11, lsl #3]
  41b8f8:	cmp	w8, #0xa
  41b8fc:	cset	w8, eq  // eq = none
  41b900:	str	w8, [x9, #40]
  41b904:	b	41e828 <ferror@plt+0x1cc38>
  41b908:	ldrsw	x8, [x30, #56]
  41b90c:	cmp	w8, #0x1
  41b910:	b.lt	41d0f0 <ferror@plt+0x1b500>  // b.tstop
  41b914:	ldr	x9, [x5, #48]
  41b918:	ldr	x10, [x4, #64]
  41b91c:	ldr	x11, [x3, #72]
  41b920:	add	x8, x8, x9
  41b924:	ldurb	w8, [x8, #-1]
  41b928:	ldr	x9, [x10, x11, lsl #3]
  41b92c:	cmp	w8, #0xa
  41b930:	cset	w8, eq  // eq = none
  41b934:	str	w8, [x9, #40]
  41b938:	b	41d0f0 <ferror@plt+0x1b500>
  41b93c:	ldrsw	x8, [x30, #56]
  41b940:	ldr	x0, [x5, #48]
  41b944:	cmp	w8, #0x1
  41b948:	b.lt	41b96c <ferror@plt+0x19d7c>  // b.tstop
  41b94c:	ldr	x9, [x4, #64]
  41b950:	ldr	x10, [x3, #72]
  41b954:	add	x8, x8, x0
  41b958:	ldurb	w8, [x8, #-1]
  41b95c:	ldr	x9, [x9, x10, lsl #3]
  41b960:	cmp	w8, #0xa
  41b964:	cset	w8, eq  // eq = none
  41b968:	str	w8, [x9, #40]
  41b96c:	bl	41100c <ferror@plt+0xf41c>
  41b970:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b974:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41b978:	mov	w8, #0x19                  	// #25
  41b97c:	b	41d730 <ferror@plt+0x1bb40>
  41b980:	ldrsw	x8, [x30, #56]
  41b984:	ldr	x0, [x5, #48]
  41b988:	cmp	w8, #0x1
  41b98c:	b.lt	41b9b0 <ferror@plt+0x19dc0>  // b.tstop
  41b990:	ldr	x9, [x4, #64]
  41b994:	ldr	x10, [x3, #72]
  41b998:	add	x8, x8, x0
  41b99c:	ldurb	w8, [x8, #-1]
  41b9a0:	ldr	x9, [x9, x10, lsl #3]
  41b9a4:	cmp	w8, #0xa
  41b9a8:	cset	w8, eq  // eq = none
  41b9ac:	str	w8, [x9, #40]
  41b9b0:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41b9b4:	ldr	w9, [x8, #1324]
  41b9b8:	add	w9, w9, #0x1
  41b9bc:	str	w9, [x8, #1324]
  41b9c0:	b	41b7a0 <ferror@plt+0x19bb0>
  41b9c4:	ldrsw	x8, [x30, #56]
  41b9c8:	cmp	w8, #0x1
  41b9cc:	b.lt	41e604 <ferror@plt+0x1ca14>  // b.tstop
  41b9d0:	ldr	x9, [x5, #48]
  41b9d4:	ldr	x10, [x4, #64]
  41b9d8:	ldr	x11, [x3, #72]
  41b9dc:	add	x8, x8, x9
  41b9e0:	ldurb	w8, [x8, #-1]
  41b9e4:	ldr	x9, [x10, x11, lsl #3]
  41b9e8:	cmp	w8, #0xa
  41b9ec:	cset	w8, eq  // eq = none
  41b9f0:	str	w8, [x9, #40]
  41b9f4:	b	41e604 <ferror@plt+0x1ca14>
  41b9f8:	ldrsw	x8, [x30, #56]
  41b9fc:	cmp	w8, #0x1
  41ba00:	b.lt	41ba28 <ferror@plt+0x19e38>  // b.tstop
  41ba04:	ldr	x9, [x5, #48]
  41ba08:	ldr	x10, [x4, #64]
  41ba0c:	ldr	x11, [x3, #72]
  41ba10:	add	x8, x8, x9
  41ba14:	ldurb	w8, [x8, #-1]
  41ba18:	ldr	x9, [x10, x11, lsl #3]
  41ba1c:	cmp	w8, #0xa
  41ba20:	cset	w8, eq  // eq = none
  41ba24:	str	w8, [x9, #40]
  41ba28:	adrp	x8, 454000 <ferror@plt+0x52410>
  41ba2c:	ldr	x0, [x8, #624]
  41ba30:	b	41c5c8 <ferror@plt+0x1a9d8>
  41ba34:	ldrsw	x8, [x30, #56]
  41ba38:	cmp	w8, #0x1
  41ba3c:	b.lt	41ba64 <ferror@plt+0x19e74>  // b.tstop
  41ba40:	ldr	x9, [x5, #48]
  41ba44:	ldr	x10, [x4, #64]
  41ba48:	ldr	x11, [x3, #72]
  41ba4c:	add	x8, x8, x9
  41ba50:	ldurb	w8, [x8, #-1]
  41ba54:	ldr	x9, [x10, x11, lsl #3]
  41ba58:	cmp	w8, #0xa
  41ba5c:	cset	w8, eq  // eq = none
  41ba60:	str	w8, [x9, #40]
  41ba64:	mov	w8, #0x2b                  	// #43
  41ba68:	str	w8, [x13, #56]
  41ba6c:	b	41ad40 <ferror@plt+0x19150>
  41ba70:	ldrsw	x8, [x30, #56]
  41ba74:	cmp	w8, #0x1
  41ba78:	b.lt	41baa0 <ferror@plt+0x19eb0>  // b.tstop
  41ba7c:	ldr	x9, [x5, #48]
  41ba80:	ldr	x10, [x4, #64]
  41ba84:	ldr	x11, [x3, #72]
  41ba88:	add	x8, x8, x9
  41ba8c:	ldurb	w8, [x8, #-1]
  41ba90:	ldr	x9, [x10, x11, lsl #3]
  41ba94:	cmp	w8, #0xa
  41ba98:	cset	w8, eq  // eq = none
  41ba9c:	str	w8, [x9, #40]
  41baa0:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  41baa4:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  41baa8:	ldr	x8, [x8, #1672]
  41baac:	ldr	x9, [x9, #1680]
  41bab0:	ldr	w8, [x8, x9, lsl #2]
  41bab4:	tbz	w8, #2, 420abc <ferror@plt+0x1eecc>
  41bab8:	ldr	x0, [x5, #48]
  41babc:	mov	w1, #0x7c                  	// #124
  41bac0:	str	x0, [sp, #56]
  41bac4:	bl	401a70 <strchr@plt>
  41bac8:	ldr	x9, [sp, #56]
  41bacc:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bad0:	ldrb	w8, [x7, #112]
  41bad4:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41bad8:	sub	w9, w0, w9
  41badc:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bae0:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41bae4:	add	x10, x26, w9, sxtw
  41bae8:	strb	w8, [x28]
  41baec:	str	x10, [x6, #104]
  41baf0:	str	x26, [x5, #48]
  41baf4:	str	w9, [x30, #56]
  41baf8:	ldrb	w8, [x10]
  41bafc:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41bb00:	add	x14, x14, #0x480
  41bb04:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bb08:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bb0c:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bb10:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bb14:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bb18:	strb	w8, [x7, #112]
  41bb1c:	strb	wzr, [x10]
  41bb20:	str	x10, [x6, #104]
  41bb24:	b	41ad40 <ferror@plt+0x19150>
  41bb28:	ldrsw	x8, [x30, #56]
  41bb2c:	cmp	w8, #0x1
  41bb30:	b.lt	41bb58 <ferror@plt+0x19f68>  // b.tstop
  41bb34:	ldr	x9, [x5, #48]
  41bb38:	ldr	x10, [x4, #64]
  41bb3c:	ldr	x11, [x3, #72]
  41bb40:	add	x8, x8, x9
  41bb44:	ldurb	w8, [x8, #-1]
  41bb48:	ldr	x9, [x10, x11, lsl #3]
  41bb4c:	cmp	w8, #0xa
  41bb50:	cset	w8, eq  // eq = none
  41bb54:	str	w8, [x9, #40]
  41bb58:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bb5c:	ldr	w8, [x8, #96]
  41bb60:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bb64:	str	w8, [x9, #2428]
  41bb68:	cbz	w8, 41ad40 <ferror@plt+0x19150>
  41bb6c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  41bb70:	mov	w9, #0x1                   	// #1
  41bb74:	str	w9, [x8, #3100]
  41bb78:	b	41ad40 <ferror@plt+0x19150>
  41bb7c:	ldrsw	x8, [x30, #56]
  41bb80:	cmp	w8, #0x1
  41bb84:	b.lt	41bbac <ferror@plt+0x19fbc>  // b.tstop
  41bb88:	ldr	x9, [x5, #48]
  41bb8c:	ldr	x10, [x4, #64]
  41bb90:	ldr	x11, [x3, #72]
  41bb94:	add	x8, x8, x9
  41bb98:	ldurb	w8, [x8, #-1]
  41bb9c:	ldr	x9, [x10, x11, lsl #3]
  41bba0:	cmp	w8, #0xa
  41bba4:	cset	w8, eq  // eq = none
  41bba8:	str	w8, [x9, #40]
  41bbac:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bbb0:	ldr	w8, [x8, #96]
  41bbb4:	mov	w9, #0x100                 	// #256
  41bbb8:	mov	w10, #0x80                  	// #128
  41bbbc:	b	41ddc0 <ferror@plt+0x1c1d0>
  41bbc0:	ldrsw	x8, [x30, #56]
  41bbc4:	ldr	x0, [x5, #48]
  41bbc8:	cmp	w8, #0x1
  41bbcc:	b.lt	41bbf0 <ferror@plt+0x1a000>  // b.tstop
  41bbd0:	ldr	x9, [x4, #64]
  41bbd4:	ldr	x10, [x3, #72]
  41bbd8:	add	x8, x8, x0
  41bbdc:	ldurb	w8, [x8, #-1]
  41bbe0:	ldr	x9, [x9, x10, lsl #3]
  41bbe4:	cmp	w8, #0xa
  41bbe8:	cset	w8, eq  // eq = none
  41bbec:	str	w8, [x9, #40]
  41bbf0:	bl	41100c <ferror@plt+0xf41c>
  41bbf4:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bbf8:	ldr	w9, [x8, #80]
  41bbfc:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bc00:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bc04:	sub	w9, w9, #0x1
  41bc08:	b	41e0e0 <ferror@plt+0x1c4f0>
  41bc0c:	ldrsw	x8, [x30, #56]
  41bc10:	cmp	w8, #0x1
  41bc14:	b.lt	41bc3c <ferror@plt+0x1a04c>  // b.tstop
  41bc18:	ldr	x9, [x5, #48]
  41bc1c:	ldr	x10, [x4, #64]
  41bc20:	ldr	x11, [x3, #72]
  41bc24:	add	x8, x8, x9
  41bc28:	ldurb	w8, [x8, #-1]
  41bc2c:	ldr	x9, [x10, x11, lsl #3]
  41bc30:	cmp	w8, #0xa
  41bc34:	cset	w8, eq  // eq = none
  41bc38:	str	w8, [x9, #40]
  41bc3c:	adrp	x1, 442000 <ferror@plt+0x40410>
  41bc40:	add	x1, x1, #0xe24
  41bc44:	b	41bdb4 <ferror@plt+0x1a1c4>
  41bc48:	ldrsw	x8, [x30, #56]
  41bc4c:	cmp	w8, #0x1
  41bc50:	b.lt	41bc78 <ferror@plt+0x1a088>  // b.tstop
  41bc54:	ldr	x9, [x5, #48]
  41bc58:	ldr	x10, [x4, #64]
  41bc5c:	ldr	x11, [x3, #72]
  41bc60:	add	x8, x8, x9
  41bc64:	ldurb	w8, [x8, #-1]
  41bc68:	ldr	x9, [x10, x11, lsl #3]
  41bc6c:	cmp	w8, #0xa
  41bc70:	cset	w8, eq  // eq = none
  41bc74:	str	w8, [x9, #40]
  41bc78:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bc7c:	ldr	w8, [x8, #96]
  41bc80:	cbz	w8, 41ed58 <ferror@plt+0x1d168>
  41bc84:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bc88:	adrp	x1, 425000 <ferror@plt+0x23410>
  41bc8c:	add	x0, x0, #0xa0
  41bc90:	add	x1, x1, #0x23
  41bc94:	b	41ee9c <ferror@plt+0x1d2ac>
  41bc98:	ldrsw	x8, [x30, #56]
  41bc9c:	cmp	w8, #0x1
  41bca0:	b.lt	41bcc8 <ferror@plt+0x1a0d8>  // b.tstop
  41bca4:	ldr	x9, [x5, #48]
  41bca8:	ldr	x10, [x4, #64]
  41bcac:	ldr	x11, [x3, #72]
  41bcb0:	add	x8, x8, x9
  41bcb4:	ldurb	w8, [x8, #-1]
  41bcb8:	ldr	x9, [x10, x11, lsl #3]
  41bcbc:	cmp	w8, #0xa
  41bcc0:	cset	w8, eq  // eq = none
  41bcc4:	str	w8, [x9, #40]
  41bcc8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bccc:	ldr	w8, [x8, #96]
  41bcd0:	cbz	w8, 41ed6c <ferror@plt+0x1d17c>
  41bcd4:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bcd8:	adrp	x1, 442000 <ferror@plt+0x40410>
  41bcdc:	add	x0, x0, #0xa0
  41bce0:	add	x1, x1, #0xccf
  41bce4:	b	41ee9c <ferror@plt+0x1d2ac>
  41bce8:	ldrsw	x8, [x30, #56]
  41bcec:	cmp	w8, #0x1
  41bcf0:	b.lt	41bd18 <ferror@plt+0x1a128>  // b.tstop
  41bcf4:	ldr	x9, [x5, #48]
  41bcf8:	ldr	x10, [x4, #64]
  41bcfc:	ldr	x11, [x3, #72]
  41bd00:	add	x8, x8, x9
  41bd04:	ldurb	w8, [x8, #-1]
  41bd08:	ldr	x9, [x10, x11, lsl #3]
  41bd0c:	cmp	w8, #0xa
  41bd10:	cset	w8, eq  // eq = none
  41bd14:	str	w8, [x9, #40]
  41bd18:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bd1c:	ldr	w8, [x8, #96]
  41bd20:	cbz	w8, 41ed80 <ferror@plt+0x1d190>
  41bd24:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bd28:	adrp	x1, 424000 <ferror@plt+0x22410>
  41bd2c:	add	x0, x0, #0xa0
  41bd30:	add	x1, x1, #0xf9c
  41bd34:	b	41ee9c <ferror@plt+0x1d2ac>
  41bd38:	ldrsw	x8, [x30, #56]
  41bd3c:	cmp	w8, #0x1
  41bd40:	b.lt	41bd68 <ferror@plt+0x1a178>  // b.tstop
  41bd44:	ldr	x9, [x5, #48]
  41bd48:	ldr	x10, [x4, #64]
  41bd4c:	ldr	x11, [x3, #72]
  41bd50:	add	x8, x8, x9
  41bd54:	ldurb	w8, [x8, #-1]
  41bd58:	ldr	x9, [x10, x11, lsl #3]
  41bd5c:	cmp	w8, #0xa
  41bd60:	cset	w8, eq  // eq = none
  41bd64:	str	w8, [x9, #40]
  41bd68:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bd6c:	ldr	w8, [x8, #96]
  41bd70:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  41bd74:	str	w8, [x9, #584]
  41bd78:	b	41ad40 <ferror@plt+0x19150>
  41bd7c:	ldrsw	x8, [x30, #56]
  41bd80:	cmp	w8, #0x1
  41bd84:	b.lt	41bdac <ferror@plt+0x1a1bc>  // b.tstop
  41bd88:	ldr	x9, [x5, #48]
  41bd8c:	ldr	x10, [x4, #64]
  41bd90:	ldr	x11, [x3, #72]
  41bd94:	add	x8, x8, x9
  41bd98:	ldurb	w8, [x8, #-1]
  41bd9c:	ldr	x9, [x10, x11, lsl #3]
  41bda0:	cmp	w8, #0xa
  41bda4:	cset	w8, eq  // eq = none
  41bda8:	str	w8, [x9, #40]
  41bdac:	adrp	x1, 442000 <ferror@plt+0x40410>
  41bdb0:	add	x1, x1, #0xd5a
  41bdb4:	mov	w2, #0x5                   	// #5
  41bdb8:	mov	x0, xzr
  41bdbc:	bl	401ae0 <dcgettext@plt>
  41bdc0:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x7330>
  41bdc4:	ldr	x1, [x8, #48]
  41bdc8:	bl	415fb8 <ferror@plt+0x143c8>
  41bdcc:	b	41e878 <ferror@plt+0x1cc88>
  41bdd0:	ldrsw	x8, [x30, #56]
  41bdd4:	cmp	w8, #0x1
  41bdd8:	b.lt	41ad40 <ferror@plt+0x19150>  // b.tstop
  41bddc:	ldr	x9, [x5, #48]
  41bde0:	ldr	x10, [x4, #64]
  41bde4:	ldr	x11, [x3, #72]
  41bde8:	add	x8, x8, x9
  41bdec:	ldurb	w8, [x8, #-1]
  41bdf0:	ldr	x9, [x10, x11, lsl #3]
  41bdf4:	cmp	w8, #0xa
  41bdf8:	cset	w8, eq  // eq = none
  41bdfc:	str	w8, [x9, #40]
  41be00:	b	41ad40 <ferror@plt+0x19150>
  41be04:	ldrsw	x8, [x30, #56]
  41be08:	cmp	w8, #0x1
  41be0c:	b.lt	41be34 <ferror@plt+0x1a244>  // b.tstop
  41be10:	ldr	x9, [x5, #48]
  41be14:	ldr	x10, [x4, #64]
  41be18:	ldr	x11, [x3, #72]
  41be1c:	add	x8, x8, x9
  41be20:	ldurb	w8, [x8, #-1]
  41be24:	ldr	x9, [x10, x11, lsl #3]
  41be28:	cmp	w8, #0xa
  41be2c:	cset	w8, eq  // eq = none
  41be30:	str	w8, [x9, #40]
  41be34:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41be38:	ldr	w9, [x8, #80]
  41be3c:	ldrb	w10, [x7, #112]
  41be40:	add	x11, x26, #0x2
  41be44:	mov	w12, #0x2                   	// #2
  41be48:	sub	w9, w9, #0x1
  41be4c:	b	41c714 <ferror@plt+0x1ab24>
  41be50:	ldrsw	x8, [x30, #56]
  41be54:	cmp	w8, #0x1
  41be58:	b.lt	41be80 <ferror@plt+0x1a290>  // b.tstop
  41be5c:	ldr	x9, [x5, #48]
  41be60:	ldr	x10, [x4, #64]
  41be64:	ldr	x11, [x3, #72]
  41be68:	add	x8, x8, x9
  41be6c:	ldurb	w8, [x8, #-1]
  41be70:	ldr	x9, [x10, x11, lsl #3]
  41be74:	cmp	w8, #0xa
  41be78:	cset	w8, eq  // eq = none
  41be7c:	str	w8, [x9, #40]
  41be80:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41be84:	ldr	w8, [x8, #96]
  41be88:	cbz	w8, 41ed94 <ferror@plt+0x1d1a4>
  41be8c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41be90:	adrp	x1, 425000 <ferror@plt+0x23410>
  41be94:	add	x0, x0, #0xa0
  41be98:	add	x1, x1, #0x47
  41be9c:	b	41ee9c <ferror@plt+0x1d2ac>
  41bea0:	ldrsw	x8, [x30, #56]
  41bea4:	cmp	w8, #0x1
  41bea8:	b.lt	41bed0 <ferror@plt+0x1a2e0>  // b.tstop
  41beac:	ldr	x9, [x5, #48]
  41beb0:	ldr	x10, [x4, #64]
  41beb4:	ldr	x11, [x3, #72]
  41beb8:	add	x8, x8, x9
  41bebc:	ldurb	w8, [x8, #-1]
  41bec0:	ldr	x9, [x10, x11, lsl #3]
  41bec4:	cmp	w8, #0xa
  41bec8:	cset	w8, eq  // eq = none
  41becc:	str	w8, [x9, #40]
  41bed0:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bed4:	ldr	w8, [x8, #96]
  41bed8:	cbz	w8, 41eda8 <ferror@plt+0x1d1b8>
  41bedc:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bee0:	adrp	x1, 442000 <ferror@plt+0x40410>
  41bee4:	add	x0, x0, #0xa0
  41bee8:	add	x1, x1, #0xc93
  41beec:	b	41ee9c <ferror@plt+0x1d2ac>
  41bef0:	ldrsw	x8, [x30, #56]
  41bef4:	cmp	w8, #0x1
  41bef8:	b.lt	41bf20 <ferror@plt+0x1a330>  // b.tstop
  41befc:	ldr	x9, [x5, #48]
  41bf00:	ldr	x10, [x4, #64]
  41bf04:	ldr	x11, [x3, #72]
  41bf08:	add	x8, x8, x9
  41bf0c:	ldurb	w8, [x8, #-1]
  41bf10:	ldr	x9, [x10, x11, lsl #3]
  41bf14:	cmp	w8, #0xa
  41bf18:	cset	w8, eq  // eq = none
  41bf1c:	str	w8, [x9, #40]
  41bf20:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bf24:	ldr	w8, [x8, #96]
  41bf28:	cbz	w8, 41edbc <ferror@plt+0x1d1cc>
  41bf2c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bf30:	adrp	x1, 425000 <ferror@plt+0x23410>
  41bf34:	add	x0, x0, #0xa0
  41bf38:	add	x1, x1, #0xaf
  41bf3c:	b	41ee9c <ferror@plt+0x1d2ac>
  41bf40:	ldrsw	x8, [x30, #56]
  41bf44:	ldr	x0, [x5, #48]
  41bf48:	cmp	w8, #0x1
  41bf4c:	b.lt	41bf70 <ferror@plt+0x1a380>  // b.tstop
  41bf50:	ldr	x9, [x4, #64]
  41bf54:	ldr	x10, [x3, #72]
  41bf58:	add	x8, x8, x0
  41bf5c:	ldurb	w8, [x8, #-1]
  41bf60:	ldr	x9, [x9, x10, lsl #3]
  41bf64:	cmp	w8, #0xa
  41bf68:	cset	w8, eq  // eq = none
  41bf6c:	str	w8, [x9, #40]
  41bf70:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41bf74:	ldr	w9, [x8, #1324]
  41bf78:	add	w9, w9, #0x1
  41bf7c:	str	w9, [x8, #1324]
  41bf80:	bl	41100c <ferror@plt+0xf41c>
  41bf84:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bf88:	ldr	w8, [x8, #80]
  41bf8c:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41bf90:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bf94:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bf98:	cmp	w8, #0x0
  41bf9c:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bfa0:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41bfa4:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bfa8:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bfac:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41bfb0:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bfb4:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bfb8:	add	x14, x14, #0x480
  41bfbc:	b.gt	41ad40 <ferror@plt+0x19150>
  41bfc0:	adrp	x26, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bfc4:	ldrb	w8, [x26, #92]
  41bfc8:	cmp	w8, #0x1
  41bfcc:	b.ne	41d0ec <ferror@plt+0x1b4fc>  // b.any
  41bfd0:	adrp	x0, 427000 <ferror@plt+0x25410>
  41bfd4:	add	x0, x0, #0x36d
  41bfd8:	bl	41100c <ferror@plt+0xf41c>
  41bfdc:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41bfe0:	add	x14, x14, #0x480
  41bfe4:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bfe8:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bfec:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41bff0:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bff4:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41bff8:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41bffc:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c000:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c004:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c008:	b	41d0ec <ferror@plt+0x1b4fc>
  41c00c:	ldrsw	x8, [x30, #56]
  41c010:	cmp	w8, #0x1
  41c014:	b.lt	41c03c <ferror@plt+0x1a44c>  // b.tstop
  41c018:	ldr	x9, [x5, #48]
  41c01c:	ldr	x10, [x4, #64]
  41c020:	ldr	x11, [x3, #72]
  41c024:	add	x8, x8, x9
  41c028:	ldurb	w8, [x8, #-1]
  41c02c:	ldr	x9, [x10, x11, lsl #3]
  41c030:	cmp	w8, #0xa
  41c034:	cset	w8, eq  // eq = none
  41c038:	str	w8, [x9, #40]
  41c03c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c040:	ldr	w8, [x8, #96]
  41c044:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  41c048:	str	w8, [x9, #3104]
  41c04c:	b	41ad40 <ferror@plt+0x19150>
  41c050:	ldrsw	x8, [x30, #56]
  41c054:	cmp	w8, #0x1
  41c058:	b.lt	41c080 <ferror@plt+0x1a490>  // b.tstop
  41c05c:	ldr	x9, [x5, #48]
  41c060:	ldr	x10, [x4, #64]
  41c064:	ldr	x11, [x3, #72]
  41c068:	add	x8, x8, x9
  41c06c:	ldurb	w8, [x8, #-1]
  41c070:	ldr	x9, [x10, x11, lsl #3]
  41c074:	cmp	w8, #0xa
  41c078:	cset	w8, eq  // eq = none
  41c07c:	str	w8, [x9, #40]
  41c080:	adrp	x26, 45c000 <ferror@plt+0x5a410>
  41c084:	ldr	x0, [x26, #3608]
  41c088:	bl	401a30 <free@plt>
  41c08c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x7330>
  41c090:	ldr	x8, [x8, #48]
  41c094:	add	x0, x8, #0x1
  41c098:	bl	4110ec <ferror@plt+0xf4fc>
  41c09c:	mov	x28, x0
  41c0a0:	str	x0, [x26, #3608]
  41c0a4:	bl	401790 <strlen@plt>
  41c0a8:	add	x8, x0, x28
  41c0ac:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41c0b0:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c0b4:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c0b8:	sturb	wzr, [x8, #-1]
  41c0bc:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c0c0:	b	41f0f8 <ferror@plt+0x1d508>
  41c0c4:	ldrsw	x8, [x30, #56]
  41c0c8:	cmp	w8, #0x1
  41c0cc:	b.lt	41c0f4 <ferror@plt+0x1a504>  // b.tstop
  41c0d0:	ldr	x9, [x5, #48]
  41c0d4:	ldr	x10, [x4, #64]
  41c0d8:	ldr	x11, [x3, #72]
  41c0dc:	add	x8, x8, x9
  41c0e0:	ldurb	w8, [x8, #-1]
  41c0e4:	ldr	x9, [x10, x11, lsl #3]
  41c0e8:	cmp	w8, #0xa
  41c0ec:	cset	w8, eq  // eq = none
  41c0f0:	str	w8, [x9, #40]
  41c0f4:	adrp	x8, 454000 <ferror@plt+0x52410>
  41c0f8:	ldr	x26, [x8, #624]
  41c0fc:	b	41dbdc <ferror@plt+0x1bfec>
  41c100:	ldrsw	x8, [x30, #56]
  41c104:	ldr	x1, [x5, #48]
  41c108:	cmp	w8, #0x1
  41c10c:	b.lt	41c138 <ferror@plt+0x1a548>  // b.tstop
  41c110:	ldr	x10, [x4, #64]
  41c114:	ldr	x11, [x3, #72]
  41c118:	add	x9, x8, x1
  41c11c:	ldurb	w9, [x9, #-1]
  41c120:	ldr	x10, [x10, x11, lsl #3]
  41c124:	cmp	w9, #0xa
  41c128:	cset	w9, eq  // eq = none
  41c12c:	cmp	w8, #0x7ff
  41c130:	str	w9, [x10, #40]
  41c134:	b.gt	420bbc <ferror@plt+0x1efcc>
  41c138:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x4330>
  41c13c:	add	x0, x0, #0xa10
  41c140:	mov	w2, #0x800                 	// #2048
  41c144:	bl	401b50 <strncpy@plt>
  41c148:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c14c:	mov	w9, #0xb                   	// #11
  41c150:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c154:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c158:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c15c:	strb	wzr, [x8, #84]
  41c160:	str	w9, [x13, #56]
  41c164:	b	41f0f4 <ferror@plt+0x1d504>
  41c168:	ldrsw	x8, [x30, #56]
  41c16c:	cmp	w8, #0x1
  41c170:	b.lt	41c198 <ferror@plt+0x1a5a8>  // b.tstop
  41c174:	ldr	x9, [x5, #48]
  41c178:	ldr	x10, [x4, #64]
  41c17c:	ldr	x11, [x3, #72]
  41c180:	add	x8, x8, x9
  41c184:	ldurb	w8, [x8, #-1]
  41c188:	ldr	x9, [x10, x11, lsl #3]
  41c18c:	cmp	w8, #0xa
  41c190:	cset	w8, eq  // eq = none
  41c194:	str	w8, [x9, #40]
  41c198:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c19c:	ldr	w8, [x8, #96]
  41c1a0:	cbz	w8, 41edd0 <ferror@plt+0x1d1e0>
  41c1a4:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c1a8:	adrp	x1, 424000 <ferror@plt+0x22410>
  41c1ac:	add	x0, x0, #0xa0
  41c1b0:	add	x1, x1, #0xfd8
  41c1b4:	b	41ee9c <ferror@plt+0x1d2ac>
  41c1b8:	ldrsw	x8, [x30, #56]
  41c1bc:	ldr	x0, [x5, #48]
  41c1c0:	cmp	w8, #0x1
  41c1c4:	b.lt	41c1e8 <ferror@plt+0x1a5f8>  // b.tstop
  41c1c8:	ldr	x9, [x4, #64]
  41c1cc:	ldr	x10, [x3, #72]
  41c1d0:	add	x8, x8, x0
  41c1d4:	ldurb	w8, [x8, #-1]
  41c1d8:	ldr	x9, [x9, x10, lsl #3]
  41c1dc:	cmp	w8, #0xa
  41c1e0:	cset	w8, eq  // eq = none
  41c1e4:	str	w8, [x9, #40]
  41c1e8:	bl	41100c <ferror@plt+0xf41c>
  41c1ec:	adrp	x26, 464000 <stdin@@GLIBC_2.17+0x7330>
  41c1f0:	ldr	x0, [x26, #48]
  41c1f4:	bl	411228 <ferror@plt+0xf638>
  41c1f8:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41c1fc:	mov	x5, x26
  41c200:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c204:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c208:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c20c:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c210:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c214:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41c218:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c21c:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c220:	add	x14, x14, #0x480
  41c224:	cbz	w0, 41ad40 <ferror@plt+0x19150>
  41c228:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c22c:	mov	w9, #0x1                   	// #1
  41c230:	str	w9, [x8, #2744]
  41c234:	b	41ad40 <ferror@plt+0x19150>
  41c238:	ldrsw	x8, [x30, #56]
  41c23c:	cmp	w8, #0x1
  41c240:	b.lt	41c268 <ferror@plt+0x1a678>  // b.tstop
  41c244:	ldr	x9, [x5, #48]
  41c248:	ldr	x10, [x4, #64]
  41c24c:	ldr	x11, [x3, #72]
  41c250:	add	x8, x8, x9
  41c254:	ldurb	w8, [x8, #-1]
  41c258:	ldr	x9, [x10, x11, lsl #3]
  41c25c:	cmp	w8, #0xa
  41c260:	cset	w8, eq  // eq = none
  41c264:	str	w8, [x9, #40]
  41c268:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  41c26c:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  41c270:	ldr	x8, [x8, #1672]
  41c274:	ldr	x9, [x9, #1680]
  41c278:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c27c:	ldr	w11, [x10, #96]
  41c280:	ldr	w10, [x8, x9, lsl #2]
  41c284:	cbz	w11, 41e6d4 <ferror@plt+0x1cae4>
  41c288:	orr	w10, w10, #0x1
  41c28c:	str	w10, [x8, x9, lsl #2]
  41c290:	b	41ad40 <ferror@plt+0x19150>
  41c294:	ldrsw	x8, [x30, #56]
  41c298:	cmp	w8, #0x1
  41c29c:	b.lt	41c2c4 <ferror@plt+0x1a6d4>  // b.tstop
  41c2a0:	ldr	x9, [x5, #48]
  41c2a4:	ldr	x10, [x4, #64]
  41c2a8:	ldr	x11, [x3, #72]
  41c2ac:	add	x8, x8, x9
  41c2b0:	ldurb	w8, [x8, #-1]
  41c2b4:	ldr	x9, [x10, x11, lsl #3]
  41c2b8:	cmp	w8, #0xa
  41c2bc:	cset	w8, eq  // eq = none
  41c2c0:	str	w8, [x9, #40]
  41c2c4:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41c2c8:	ldr	w9, [x8, #1324]
  41c2cc:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  41c2d0:	mov	w11, #0x1                   	// #1
  41c2d4:	str	w11, [x10, #2592]
  41c2d8:	b	41b820 <ferror@plt+0x19c30>
  41c2dc:	ldrsw	x8, [x30, #56]
  41c2e0:	cmp	w8, #0x1
  41c2e4:	b.lt	41c30c <ferror@plt+0x1a71c>  // b.tstop
  41c2e8:	ldr	x9, [x5, #48]
  41c2ec:	ldr	x10, [x4, #64]
  41c2f0:	ldr	x11, [x3, #72]
  41c2f4:	add	x8, x8, x9
  41c2f8:	ldurb	w8, [x8, #-1]
  41c2fc:	ldr	x9, [x10, x11, lsl #3]
  41c300:	cmp	w8, #0xa
  41c304:	cset	w8, eq  // eq = none
  41c308:	str	w8, [x9, #40]
  41c30c:	adrp	x26, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c310:	ldr	w8, [x26, #96]
  41c314:	cbz	w8, 41ede4 <ferror@plt+0x1d1f4>
  41c318:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c31c:	adrp	x1, 424000 <ferror@plt+0x22410>
  41c320:	add	x0, x0, #0xa0
  41c324:	add	x1, x1, #0xefc
  41c328:	mov	x2, xzr
  41c32c:	bl	40237c <ferror@plt+0x78c>
  41c330:	b	41edf8 <ferror@plt+0x1d208>
  41c334:	ldrsw	x8, [x30, #56]
  41c338:	cmp	w8, #0x1
  41c33c:	b.lt	41c364 <ferror@plt+0x1a774>  // b.tstop
  41c340:	ldr	x9, [x5, #48]
  41c344:	ldr	x10, [x4, #64]
  41c348:	ldr	x11, [x3, #72]
  41c34c:	add	x8, x8, x9
  41c350:	ldurb	w8, [x8, #-1]
  41c354:	ldr	x9, [x10, x11, lsl #3]
  41c358:	cmp	w8, #0xa
  41c35c:	cset	w8, eq  // eq = none
  41c360:	str	w8, [x9, #40]
  41c364:	adrp	x0, 442000 <ferror@plt+0x40410>
  41c368:	add	x0, x0, #0xc11
  41c36c:	b	41e874 <ferror@plt+0x1cc84>
  41c370:	ldrsw	x8, [x30, #56]
  41c374:	cmp	w8, #0x1
  41c378:	b.lt	41c3a0 <ferror@plt+0x1a7b0>  // b.tstop
  41c37c:	ldr	x9, [x5, #48]
  41c380:	ldr	x10, [x4, #64]
  41c384:	ldr	x11, [x3, #72]
  41c388:	add	x8, x8, x9
  41c38c:	ldurb	w8, [x8, #-1]
  41c390:	ldr	x9, [x10, x11, lsl #3]
  41c394:	cmp	w8, #0xa
  41c398:	cset	w8, eq  // eq = none
  41c39c:	str	w8, [x9, #40]
  41c3a0:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c3a4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  41c3a8:	ldr	w8, [x8, #2524]
  41c3ac:	ldr	w9, [x9, #3104]
  41c3b0:	orr	w8, w9, w8
  41c3b4:	cbnz	w8, 420a78 <ferror@plt+0x1ee88>
  41c3b8:	adrp	x26, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c3bc:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c3c0:	ldr	w8, [x26, #152]
  41c3c4:	ldr	w10, [x9, #156]
  41c3c8:	cmp	w8, w10
  41c3cc:	b.ge	41ed38 <ferror@plt+0x1d148>  // b.tcont
  41c3d0:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c3d4:	ldr	x0, [x9, #136]
  41c3d8:	b	41f3d8 <ferror@plt+0x1d7e8>
  41c3dc:	ldrsw	x8, [x30, #56]
  41c3e0:	cmp	w8, #0x1
  41c3e4:	b.lt	41c40c <ferror@plt+0x1a81c>  // b.tstop
  41c3e8:	ldr	x9, [x5, #48]
  41c3ec:	ldr	x10, [x4, #64]
  41c3f0:	ldr	x11, [x3, #72]
  41c3f4:	add	x8, x8, x9
  41c3f8:	ldurb	w8, [x8, #-1]
  41c3fc:	ldr	x9, [x10, x11, lsl #3]
  41c400:	cmp	w8, #0xa
  41c404:	cset	w8, eq  // eq = none
  41c408:	str	w8, [x9, #40]
  41c40c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c410:	ldr	w8, [x8, #96]
  41c414:	cbz	w8, 41ee00 <ferror@plt+0x1d210>
  41c418:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c41c:	adrp	x1, 442000 <ferror@plt+0x40410>
  41c420:	add	x0, x0, #0xa0
  41c424:	add	x1, x1, #0xca9
  41c428:	b	41ee9c <ferror@plt+0x1d2ac>
  41c42c:	ldrsw	x8, [x30, #56]
  41c430:	cmp	w8, #0x1
  41c434:	b.lt	41c45c <ferror@plt+0x1a86c>  // b.tstop
  41c438:	ldr	x9, [x5, #48]
  41c43c:	ldr	x10, [x4, #64]
  41c440:	ldr	x11, [x3, #72]
  41c444:	add	x8, x8, x9
  41c448:	ldurb	w8, [x8, #-1]
  41c44c:	ldr	x9, [x10, x11, lsl #3]
  41c450:	cmp	w8, #0xa
  41c454:	cset	w8, eq  // eq = none
  41c458:	str	w8, [x9, #40]
  41c45c:	adrp	x1, 442000 <ferror@plt+0x40410>
  41c460:	add	x1, x1, #0xcf8
  41c464:	mov	w2, #0x5                   	// #5
  41c468:	mov	x0, xzr
  41c46c:	bl	401ae0 <dcgettext@plt>
  41c470:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x7330>
  41c474:	ldr	x1, [x8, #48]
  41c478:	bl	415fb8 <ferror@plt+0x143c8>
  41c47c:	mov	w8, #0x1b                  	// #27
  41c480:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c484:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41c488:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c48c:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c490:	str	w8, [x13, #56]
  41c494:	b	41f0f8 <ferror@plt+0x1d508>
  41c498:	ldrsw	x8, [x30, #56]
  41c49c:	cmp	w8, #0x1
  41c4a0:	b.lt	41c4c8 <ferror@plt+0x1a8d8>  // b.tstop
  41c4a4:	ldr	x9, [x5, #48]
  41c4a8:	ldr	x10, [x4, #64]
  41c4ac:	ldr	x11, [x3, #72]
  41c4b0:	add	x8, x8, x9
  41c4b4:	ldurb	w8, [x8, #-1]
  41c4b8:	ldr	x9, [x10, x11, lsl #3]
  41c4bc:	cmp	w8, #0xa
  41c4c0:	cset	w8, eq  // eq = none
  41c4c4:	str	w8, [x9, #40]
  41c4c8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c4cc:	ldr	w8, [x8, #96]
  41c4d0:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  41c4d4:	str	w8, [x9, #1292]
  41c4d8:	b	41ad40 <ferror@plt+0x19150>
  41c4dc:	ldrsw	x8, [x30, #56]
  41c4e0:	cmp	w8, #0x1
  41c4e4:	b.lt	41c50c <ferror@plt+0x1a91c>  // b.tstop
  41c4e8:	ldr	x9, [x5, #48]
  41c4ec:	ldr	x10, [x4, #64]
  41c4f0:	ldr	x11, [x3, #72]
  41c4f4:	add	x8, x8, x9
  41c4f8:	ldurb	w8, [x8, #-1]
  41c4fc:	ldr	x9, [x10, x11, lsl #3]
  41c500:	cmp	w8, #0xa
  41c504:	cset	w8, eq  // eq = none
  41c508:	str	w8, [x9, #40]
  41c50c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c510:	ldr	w8, [x8, #96]
  41c514:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  41c518:	str	w8, [x9, #576]
  41c51c:	b	41ad40 <ferror@plt+0x19150>
  41c520:	ldrsw	x8, [x30, #56]
  41c524:	cmp	w8, #0x1
  41c528:	b.lt	41c550 <ferror@plt+0x1a960>  // b.tstop
  41c52c:	ldr	x9, [x5, #48]
  41c530:	ldr	x10, [x4, #64]
  41c534:	ldr	x11, [x3, #72]
  41c538:	add	x8, x8, x9
  41c53c:	ldurb	w8, [x8, #-1]
  41c540:	ldr	x9, [x10, x11, lsl #3]
  41c544:	cmp	w8, #0xa
  41c548:	cset	w8, eq  // eq = none
  41c54c:	str	w8, [x9, #40]
  41c550:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  41c554:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  41c558:	ldr	x8, [x8, #1672]
  41c55c:	ldr	x9, [x9, #1680]
  41c560:	ldr	w8, [x8, x9, lsl #2]
  41c564:	tbnz	w8, #2, 41ad40 <ferror@plt+0x19150>
  41c568:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c56c:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41c570:	str	wzr, [x9, #80]
  41c574:	ldr	w9, [x8, #1328]
  41c578:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c57c:	str	wzr, [x10, #2520]
  41c580:	mov	w10, #0x19                  	// #25
  41c584:	str	w10, [x13, #56]
  41c588:	cbz	w9, 41ad40 <ferror@plt+0x19150>
  41c58c:	b	420b10 <ferror@plt+0x1ef20>
  41c590:	ldrsw	x8, [x30, #56]
  41c594:	cmp	w8, #0x1
  41c598:	b.lt	41c5c0 <ferror@plt+0x1a9d0>  // b.tstop
  41c59c:	ldr	x9, [x5, #48]
  41c5a0:	ldr	x10, [x4, #64]
  41c5a4:	ldr	x11, [x3, #72]
  41c5a8:	add	x8, x8, x9
  41c5ac:	ldurb	w8, [x8, #-1]
  41c5b0:	ldr	x9, [x10, x11, lsl #3]
  41c5b4:	cmp	w8, #0xa
  41c5b8:	cset	w8, eq  // eq = none
  41c5bc:	str	w8, [x9, #40]
  41c5c0:	adrp	x8, 454000 <ferror@plt+0x52410>
  41c5c4:	ldr	x0, [x8, #616]
  41c5c8:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c5cc:	ldr	x1, [x9, #40]
  41c5d0:	bl	4017a0 <fputs@plt>
  41c5d4:	b	41e878 <ferror@plt+0x1cc88>
  41c5d8:	ldrsw	x8, [x30, #56]
  41c5dc:	cmp	w8, #0x1
  41c5e0:	b.lt	41c608 <ferror@plt+0x1aa18>  // b.tstop
  41c5e4:	ldr	x9, [x5, #48]
  41c5e8:	ldr	x10, [x4, #64]
  41c5ec:	ldr	x11, [x3, #72]
  41c5f0:	add	x8, x8, x9
  41c5f4:	ldurb	w8, [x8, #-1]
  41c5f8:	ldr	x9, [x10, x11, lsl #3]
  41c5fc:	cmp	w8, #0xa
  41c600:	cset	w8, eq  // eq = none
  41c604:	str	w8, [x9, #40]
  41c608:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  41c60c:	ldr	x8, [x8, #1680]
  41c610:	cbnz	x8, 420aec <ferror@plt+0x1eefc>
  41c614:	adrp	x1, 442000 <ferror@plt+0x40410>
  41c618:	add	x1, x1, #0xd43
  41c61c:	mov	w2, #0x5                   	// #5
  41c620:	mov	x0, xzr
  41c624:	bl	401ae0 <dcgettext@plt>
  41c628:	bl	415c94 <ferror@plt+0x140a4>
  41c62c:	b	41e37c <ferror@plt+0x1c78c>
  41c630:	ldrsw	x8, [x30, #56]
  41c634:	ldr	x0, [x5, #48]
  41c638:	cmp	w8, #0x1
  41c63c:	b.lt	41c660 <ferror@plt+0x1aa70>  // b.tstop
  41c640:	ldr	x9, [x4, #64]
  41c644:	ldr	x10, [x3, #72]
  41c648:	add	x8, x8, x0
  41c64c:	ldurb	w8, [x8, #-1]
  41c650:	ldr	x9, [x9, x10, lsl #3]
  41c654:	cmp	w8, #0xa
  41c658:	cset	w8, eq  // eq = none
  41c65c:	str	w8, [x9, #40]
  41c660:	bl	41100c <ferror@plt+0xf41c>
  41c664:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c668:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c66c:	mov	w8, #0x1f                  	// #31
  41c670:	b	41d730 <ferror@plt+0x1bb40>
  41c674:	ldrsw	x8, [x30, #56]
  41c678:	cmp	w8, #0x1
  41c67c:	b.lt	41c6a4 <ferror@plt+0x1aab4>  // b.tstop
  41c680:	ldr	x9, [x5, #48]
  41c684:	ldr	x10, [x4, #64]
  41c688:	ldr	x11, [x3, #72]
  41c68c:	add	x8, x8, x9
  41c690:	ldurb	w8, [x8, #-1]
  41c694:	ldr	x9, [x10, x11, lsl #3]
  41c698:	cmp	w8, #0xa
  41c69c:	cset	w8, eq  // eq = none
  41c6a0:	str	w8, [x9, #40]
  41c6a4:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c6a8:	ldr	w8, [x8, #96]
  41c6ac:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c6b0:	adrp	x1, 424000 <ferror@plt+0x22410>
  41c6b4:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c6b8:	add	x0, x0, #0xa0
  41c6bc:	add	x1, x1, #0x8f8
  41c6c0:	str	w8, [x9, #2504]
  41c6c4:	cbnz	w8, 41f0e0 <ferror@plt+0x1d4f0>
  41c6c8:	b	41ee9c <ferror@plt+0x1d2ac>
  41c6cc:	ldrsw	x8, [x30, #56]
  41c6d0:	cmp	w8, #0x1
  41c6d4:	b.lt	41c6fc <ferror@plt+0x1ab0c>  // b.tstop
  41c6d8:	ldr	x9, [x5, #48]
  41c6dc:	ldr	x10, [x4, #64]
  41c6e0:	ldr	x11, [x3, #72]
  41c6e4:	add	x8, x8, x9
  41c6e8:	ldurb	w8, [x8, #-1]
  41c6ec:	ldr	x9, [x10, x11, lsl #3]
  41c6f0:	cmp	w8, #0xa
  41c6f4:	cset	w8, eq  // eq = none
  41c6f8:	str	w8, [x9, #40]
  41c6fc:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c700:	ldr	w9, [x8, #80]
  41c704:	ldrb	w10, [x7, #112]
  41c708:	add	x11, x26, #0x2
  41c70c:	mov	w12, #0x2                   	// #2
  41c710:	add	w9, w9, #0x1
  41c714:	str	w9, [x8, #80]
  41c718:	strb	w10, [x28]
  41c71c:	str	x11, [x6, #104]
  41c720:	str	x26, [x5, #48]
  41c724:	str	w12, [x30, #56]
  41c728:	ldrb	w8, [x26, #2]
  41c72c:	strb	w8, [x7, #112]
  41c730:	strb	wzr, [x26, #2]
  41c734:	str	x11, [x6, #104]
  41c738:	b	41ad40 <ferror@plt+0x19150>
  41c73c:	ldrsw	x8, [x30, #56]
  41c740:	cmp	w8, #0x1
  41c744:	b.lt	41c76c <ferror@plt+0x1ab7c>  // b.tstop
  41c748:	ldr	x9, [x5, #48]
  41c74c:	ldr	x10, [x4, #64]
  41c750:	ldr	x11, [x3, #72]
  41c754:	add	x8, x8, x9
  41c758:	ldurb	w8, [x8, #-1]
  41c75c:	ldr	x9, [x10, x11, lsl #3]
  41c760:	cmp	w8, #0xa
  41c764:	cset	w8, eq  // eq = none
  41c768:	str	w8, [x9, #40]
  41c76c:	adrp	x1, 442000 <ferror@plt+0x40410>
  41c770:	add	x1, x1, #0xbc2
  41c774:	b	41cec4 <ferror@plt+0x1b2d4>
  41c778:	ldrsw	x8, [x30, #56]
  41c77c:	cmp	w8, #0x1
  41c780:	b.lt	41c7a8 <ferror@plt+0x1abb8>  // b.tstop
  41c784:	ldr	x9, [x5, #48]
  41c788:	ldr	x10, [x4, #64]
  41c78c:	ldr	x11, [x3, #72]
  41c790:	add	x8, x8, x9
  41c794:	ldurb	w8, [x8, #-1]
  41c798:	ldr	x9, [x10, x11, lsl #3]
  41c79c:	cmp	w8, #0xa
  41c7a0:	cset	w8, eq  // eq = none
  41c7a4:	str	w8, [x9, #40]
  41c7a8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c7ac:	ldr	w8, [x8, #96]
  41c7b0:	cbz	w8, 41ee14 <ferror@plt+0x1d224>
  41c7b4:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c7b8:	adrp	x1, 424000 <ferror@plt+0x22410>
  41c7bc:	add	x0, x0, #0xa0
  41c7c0:	add	x1, x1, #0xf3e
  41c7c4:	b	41ee9c <ferror@plt+0x1d2ac>
  41c7c8:	ldrsw	x2, [x30, #56]
  41c7cc:	cmp	w2, #0x1
  41c7d0:	b.lt	41c7f8 <ferror@plt+0x1ac08>  // b.tstop
  41c7d4:	ldr	x8, [x5, #48]
  41c7d8:	ldr	x9, [x4, #64]
  41c7dc:	ldr	x10, [x3, #72]
  41c7e0:	add	x8, x2, x8
  41c7e4:	ldurb	w8, [x8, #-1]
  41c7e8:	ldr	x9, [x9, x10, lsl #3]
  41c7ec:	cmp	w8, #0xa
  41c7f0:	cset	w8, eq  // eq = none
  41c7f4:	str	w8, [x9, #40]
  41c7f8:	ldr	w8, [sp, #84]
  41c7fc:	subs	w8, w8, #0x1
  41c800:	b.eq	41ee28 <ferror@plt+0x1d238>  // b.none
  41c804:	ldr	x1, [x5, #48]
  41c808:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c80c:	add	x0, x0, #0x120
  41c810:	str	w8, [sp, #84]
  41c814:	bl	402078 <ferror@plt+0x488>
  41c818:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41c81c:	add	x14, x14, #0x480
  41c820:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c824:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41c828:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c82c:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c830:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41c834:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c838:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c83c:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c840:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c844:	b	41ad40 <ferror@plt+0x19150>
  41c848:	ldrsw	x8, [x30, #56]
  41c84c:	cmp	w8, #0x1
  41c850:	b.lt	41c878 <ferror@plt+0x1ac88>  // b.tstop
  41c854:	ldr	x9, [x5, #48]
  41c858:	ldr	x10, [x4, #64]
  41c85c:	ldr	x11, [x3, #72]
  41c860:	add	x8, x8, x9
  41c864:	ldurb	w8, [x8, #-1]
  41c868:	ldr	x9, [x10, x11, lsl #3]
  41c86c:	cmp	w8, #0xa
  41c870:	cset	w8, eq  // eq = none
  41c874:	str	w8, [x9, #40]
  41c878:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c87c:	ldr	w8, [x8, #96]
  41c880:	cbz	w8, 41ee64 <ferror@plt+0x1d274>
  41c884:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c888:	adrp	x1, 425000 <ferror@plt+0x23410>
  41c88c:	add	x0, x0, #0xa0
  41c890:	add	x1, x1, #0x8b
  41c894:	b	41ee9c <ferror@plt+0x1d2ac>
  41c898:	ldrsw	x8, [x30, #56]
  41c89c:	ldr	x1, [x5, #48]
  41c8a0:	cmp	w8, #0x1
  41c8a4:	b.lt	41c8d0 <ferror@plt+0x1ace0>  // b.tstop
  41c8a8:	ldr	x10, [x4, #64]
  41c8ac:	ldr	x11, [x3, #72]
  41c8b0:	add	x9, x8, x1
  41c8b4:	ldurb	w9, [x9, #-1]
  41c8b8:	ldr	x10, [x10, x11, lsl #3]
  41c8bc:	cmp	w9, #0xa
  41c8c0:	cset	w9, eq  // eq = none
  41c8c4:	cmp	w8, #0x7ff
  41c8c8:	str	w9, [x10, #40]
  41c8cc:	b.gt	420be4 <ferror@plt+0x1eff4>
  41c8d0:	add	x0, sp, #0x58
  41c8d4:	mov	w2, #0x800                 	// #2048
  41c8d8:	add	x26, sp, #0x58
  41c8dc:	bl	401b50 <strncpy@plt>
  41c8e0:	add	x0, sp, #0x58
  41c8e4:	bl	401790 <strlen@plt>
  41c8e8:	ldr	x9, [sp, #64]
  41c8ec:	cbnz	x0, 41c8fc <ferror@plt+0x1ad0c>
  41c8f0:	b	41c910 <ferror@plt+0x1ad20>
  41c8f4:	sub	x0, x0, #0x1
  41c8f8:	cbz	x0, 41c910 <ferror@plt+0x1ad20>
  41c8fc:	ldrb	w8, [x9, x0]
  41c900:	cmp	w8, #0x20
  41c904:	b.eq	41c8f4 <ferror@plt+0x1ad04>  // b.none
  41c908:	cmp	w8, #0x9
  41c90c:	b.eq	41c8f4 <ferror@plt+0x1ad04>  // b.none
  41c910:	strb	wzr, [x26, x0]
  41c914:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x4330>
  41c918:	add	x0, x0, #0xa10
  41c91c:	add	x1, sp, #0x58
  41c920:	bl	417694 <ferror@plt+0x15aa4>
  41c924:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c928:	mov	w9, #0x1                   	// #1
  41c92c:	strb	w9, [x8, #84]
  41c930:	b	41f0e8 <ferror@plt+0x1d4f8>
  41c934:	ldrsw	x8, [x30, #56]
  41c938:	cmp	w8, #0x1
  41c93c:	b.lt	41c964 <ferror@plt+0x1ad74>  // b.tstop
  41c940:	ldr	x9, [x5, #48]
  41c944:	ldr	x10, [x4, #64]
  41c948:	ldr	x11, [x3, #72]
  41c94c:	add	x8, x8, x9
  41c950:	ldurb	w8, [x8, #-1]
  41c954:	ldr	x9, [x10, x11, lsl #3]
  41c958:	cmp	w8, #0xa
  41c95c:	cset	w8, eq  // eq = none
  41c960:	str	w8, [x9, #40]
  41c964:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c968:	ldr	w8, [x8, #96]
  41c96c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  41c970:	str	w8, [x9, #2616]
  41c974:	b	41ad40 <ferror@plt+0x19150>
  41c978:	ldrsw	x8, [x30, #56]
  41c97c:	cmp	w8, #0x1
  41c980:	b.lt	41c9a8 <ferror@plt+0x1adb8>  // b.tstop
  41c984:	ldr	x9, [x5, #48]
  41c988:	ldr	x10, [x4, #64]
  41c98c:	ldr	x11, [x3, #72]
  41c990:	add	x8, x8, x9
  41c994:	ldurb	w8, [x8, #-1]
  41c998:	ldr	x9, [x10, x11, lsl #3]
  41c99c:	cmp	w8, #0xa
  41c9a0:	cset	w8, eq  // eq = none
  41c9a4:	str	w8, [x9, #40]
  41c9a8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c9ac:	ldr	w8, [x8, #96]
  41c9b0:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  41c9b4:	str	w8, [x9, #3024]
  41c9b8:	b	41ad40 <ferror@plt+0x19150>
  41c9bc:	ldrsw	x8, [x30, #56]
  41c9c0:	cmp	w8, #0x1
  41c9c4:	b.lt	41c9ec <ferror@plt+0x1adfc>  // b.tstop
  41c9c8:	ldr	x9, [x5, #48]
  41c9cc:	ldr	x10, [x4, #64]
  41c9d0:	ldr	x11, [x3, #72]
  41c9d4:	add	x8, x8, x9
  41c9d8:	ldurb	w8, [x8, #-1]
  41c9dc:	ldr	x9, [x10, x11, lsl #3]
  41c9e0:	cmp	w8, #0xa
  41c9e4:	cset	w8, eq  // eq = none
  41c9e8:	str	w8, [x9, #40]
  41c9ec:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c9f0:	ldr	w8, [x8, #96]
  41c9f4:	cbz	w8, 41ee78 <ferror@plt+0x1d288>
  41c9f8:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41c9fc:	adrp	x1, 442000 <ferror@plt+0x40410>
  41ca00:	add	x0, x0, #0xa0
  41ca04:	add	x1, x1, #0xc7f
  41ca08:	b	41ee9c <ferror@plt+0x1d2ac>
  41ca0c:	ldrsw	x8, [x30, #56]
  41ca10:	cmp	w8, #0x1
  41ca14:	b.lt	41ca3c <ferror@plt+0x1ae4c>  // b.tstop
  41ca18:	ldr	x9, [x5, #48]
  41ca1c:	ldr	x10, [x4, #64]
  41ca20:	ldr	x11, [x3, #72]
  41ca24:	add	x8, x8, x9
  41ca28:	ldurb	w8, [x8, #-1]
  41ca2c:	ldr	x9, [x10, x11, lsl #3]
  41ca30:	cmp	w8, #0xa
  41ca34:	cset	w8, eq  // eq = none
  41ca38:	str	w8, [x9, #40]
  41ca3c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ca40:	ldr	w8, [x8, #96]
  41ca44:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  41ca48:	str	w8, [x9, #3100]
  41ca4c:	b	41ad40 <ferror@plt+0x19150>
  41ca50:	ldrsw	x8, [x30, #56]
  41ca54:	cmp	w8, #0x1
  41ca58:	b.lt	41ca80 <ferror@plt+0x1ae90>  // b.tstop
  41ca5c:	ldr	x9, [x5, #48]
  41ca60:	ldr	x10, [x4, #64]
  41ca64:	ldr	x11, [x3, #72]
  41ca68:	add	x8, x8, x9
  41ca6c:	ldurb	w8, [x8, #-1]
  41ca70:	ldr	x9, [x10, x11, lsl #3]
  41ca74:	cmp	w8, #0xa
  41ca78:	cset	w8, eq  // eq = none
  41ca7c:	str	w8, [x9, #40]
  41ca80:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ca84:	ldr	w8, [x8, #96]
  41ca88:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  41ca8c:	str	w8, [x9, #2620]
  41ca90:	b	41ad40 <ferror@plt+0x19150>
  41ca94:	ldrsw	x8, [x30, #56]
  41ca98:	cmp	w8, #0x1
  41ca9c:	b.lt	41cac4 <ferror@plt+0x1aed4>  // b.tstop
  41caa0:	ldr	x9, [x5, #48]
  41caa4:	ldr	x10, [x4, #64]
  41caa8:	ldr	x11, [x3, #72]
  41caac:	add	x8, x8, x9
  41cab0:	ldurb	w8, [x8, #-1]
  41cab4:	ldr	x9, [x10, x11, lsl #3]
  41cab8:	cmp	w8, #0xa
  41cabc:	cset	w8, eq  // eq = none
  41cac0:	str	w8, [x9, #40]
  41cac4:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cac8:	ldr	w8, [x8, #96]
  41cacc:	cbz	w8, 41ee8c <ferror@plt+0x1d29c>
  41cad0:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cad4:	adrp	x1, 424000 <ferror@plt+0x22410>
  41cad8:	add	x0, x0, #0xa0
  41cadc:	add	x1, x1, #0xf2d
  41cae0:	b	41f0e0 <ferror@plt+0x1d4f0>
  41cae4:	ldrsw	x8, [x30, #56]
  41cae8:	cmp	w8, #0x1
  41caec:	b.lt	41cb14 <ferror@plt+0x1af24>  // b.tstop
  41caf0:	ldr	x9, [x5, #48]
  41caf4:	ldr	x10, [x4, #64]
  41caf8:	ldr	x11, [x3, #72]
  41cafc:	add	x8, x8, x9
  41cb00:	ldurb	w8, [x8, #-1]
  41cb04:	ldr	x9, [x10, x11, lsl #3]
  41cb08:	cmp	w8, #0xa
  41cb0c:	cset	w8, eq  // eq = none
  41cb10:	str	w8, [x9, #40]
  41cb14:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  41cb18:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  41cb1c:	ldr	x8, [x8, #1672]
  41cb20:	ldr	x9, [x9, #1680]
  41cb24:	ldr	w8, [x8, x9, lsl #2]
  41cb28:	tbnz	w8, #2, 41cf68 <ferror@plt+0x1b378>
  41cb2c:	b	420a44 <ferror@plt+0x1ee54>
  41cb30:	ldrsw	x8, [x30, #56]
  41cb34:	cmp	w8, #0x1
  41cb38:	b.lt	41cb60 <ferror@plt+0x1af70>  // b.tstop
  41cb3c:	ldr	x9, [x5, #48]
  41cb40:	ldr	x10, [x4, #64]
  41cb44:	ldr	x11, [x3, #72]
  41cb48:	add	x8, x8, x9
  41cb4c:	ldurb	w8, [x8, #-1]
  41cb50:	ldr	x9, [x10, x11, lsl #3]
  41cb54:	cmp	w8, #0xa
  41cb58:	cset	w8, eq  // eq = none
  41cb5c:	str	w8, [x9, #40]
  41cb60:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  41cb64:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  41cb68:	ldr	x9, [x9, #1680]
  41cb6c:	ldr	x8, [x8, #1672]
  41cb70:	lsl	x9, x9, #2
  41cb74:	ldr	w10, [x8, x9]
  41cb78:	and	w10, w10, #0xfffffffd
  41cb7c:	str	w10, [x8, x9]
  41cb80:	b	41ad40 <ferror@plt+0x19150>
  41cb84:	ldrsw	x8, [x30, #56]
  41cb88:	ldr	x0, [x5, #48]
  41cb8c:	cmp	w8, #0x1
  41cb90:	b.lt	41cbb4 <ferror@plt+0x1afc4>  // b.tstop
  41cb94:	ldr	x9, [x4, #64]
  41cb98:	ldr	x10, [x3, #72]
  41cb9c:	add	x8, x8, x0
  41cba0:	ldurb	w8, [x8, #-1]
  41cba4:	ldr	x9, [x9, x10, lsl #3]
  41cba8:	cmp	w8, #0xa
  41cbac:	cset	w8, eq  // eq = none
  41cbb0:	str	w8, [x9, #40]
  41cbb4:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41cbb8:	ldr	w9, [x8, #1324]
  41cbbc:	add	w9, w9, #0x1
  41cbc0:	str	w9, [x8, #1324]
  41cbc4:	bl	41100c <ferror@plt+0xf41c>
  41cbc8:	adrp	x26, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cbcc:	ldrb	w8, [x26, #88]
  41cbd0:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41cbd4:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cbd8:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cbdc:	cmp	w8, #0x1
  41cbe0:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cbe4:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41cbe8:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cbec:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cbf0:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41cbf4:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cbf8:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cbfc:	add	x14, x14, #0x480
  41cc00:	b.ne	41ad40 <ferror@plt+0x19150>  // b.any
  41cc04:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cc08:	ldr	w10, [x9, #152]
  41cc0c:	sub	w8, w10, #0x1
  41cc10:	cmp	w10, #0x0
  41cc14:	str	w8, [x9, #152]
  41cc18:	b.le	420c14 <ferror@plt+0x1f024>
  41cc1c:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cc20:	ldr	x9, [x9, #136]
  41cc24:	adrp	x0, 442000 <ferror@plt+0x40410>
  41cc28:	add	x0, x0, #0xc0e
  41cc2c:	ldr	w8, [x9, w8, sxtw #2]
  41cc30:	mov	w9, #0x1                   	// #1
  41cc34:	bfi	w9, w8, #1, #31
  41cc38:	str	w9, [x13, #56]
  41cc3c:	bl	41100c <ferror@plt+0xf41c>
  41cc40:	ldrb	w8, [x26, #88]
  41cc44:	b	41db64 <ferror@plt+0x1bf74>
  41cc48:	ldrsw	x8, [x30, #56]
  41cc4c:	cmp	w8, #0x1
  41cc50:	b.lt	41cc78 <ferror@plt+0x1b088>  // b.tstop
  41cc54:	ldr	x9, [x5, #48]
  41cc58:	ldr	x10, [x4, #64]
  41cc5c:	ldr	x11, [x3, #72]
  41cc60:	add	x8, x8, x9
  41cc64:	ldurb	w8, [x8, #-1]
  41cc68:	ldr	x9, [x10, x11, lsl #3]
  41cc6c:	cmp	w8, #0xa
  41cc70:	cset	w8, eq  // eq = none
  41cc74:	str	w8, [x9, #40]
  41cc78:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cc7c:	ldr	w8, [x8, #96]
  41cc80:	cbz	w8, 41eea4 <ferror@plt+0x1d2b4>
  41cc84:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cc88:	adrp	x1, 424000 <ferror@plt+0x22410>
  41cc8c:	add	x0, x0, #0xa0
  41cc90:	add	x1, x1, #0xf87
  41cc94:	b	41ee9c <ferror@plt+0x1d2ac>
  41cc98:	ldrsw	x8, [x30, #56]
  41cc9c:	ldr	x0, [x5, #48]
  41cca0:	cmp	w8, #0x1
  41cca4:	b.lt	41ccc8 <ferror@plt+0x1b0d8>  // b.tstop
  41cca8:	ldr	x9, [x4, #64]
  41ccac:	ldr	x10, [x3, #72]
  41ccb0:	add	x8, x8, x0
  41ccb4:	ldurb	w8, [x8, #-1]
  41ccb8:	ldr	x9, [x9, x10, lsl #3]
  41ccbc:	cmp	w8, #0xa
  41ccc0:	cset	w8, eq  // eq = none
  41ccc4:	str	w8, [x9, #40]
  41ccc8:	bl	411b04 <ferror@plt+0xff14>
  41cccc:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41ccd0:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ccd4:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ccd8:	str	w0, [x8, #1324]
  41ccdc:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cce0:	b	41f0f4 <ferror@plt+0x1d504>
  41cce4:	ldrsw	x8, [x30, #56]
  41cce8:	cmp	w8, #0x1
  41ccec:	b.lt	41cd14 <ferror@plt+0x1b124>  // b.tstop
  41ccf0:	ldr	x9, [x5, #48]
  41ccf4:	ldr	x10, [x4, #64]
  41ccf8:	ldr	x11, [x3, #72]
  41ccfc:	add	x8, x8, x9
  41cd00:	ldurb	w8, [x8, #-1]
  41cd04:	ldr	x9, [x10, x11, lsl #3]
  41cd08:	cmp	w8, #0xa
  41cd0c:	cset	w8, eq  // eq = none
  41cd10:	str	w8, [x9, #40]
  41cd14:	adrp	x9, 45c000 <ferror@plt+0x5a410>
  41cd18:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41cd1c:	ldr	x9, [x9, #3608]
  41cd20:	ldr	w11, [x8, #1324]
  41cd24:	adrp	x10, 426000 <ferror@plt+0x24410>
  41cd28:	add	x10, x10, #0x337
  41cd2c:	cmp	x9, #0x0
  41cd30:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cd34:	add	w2, w11, #0x1
  41cd38:	csel	x1, x10, x9, eq  // eq = none
  41cd3c:	add	x0, x0, #0x120
  41cd40:	str	w11, [sp, #76]
  41cd44:	str	w2, [x8, #1324]
  41cd48:	bl	401e7c <ferror@plt+0x28c>
  41cd4c:	adrp	x26, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cd50:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cd54:	ldr	w8, [x26, #152]
  41cd58:	ldr	w10, [x9, #156]
  41cd5c:	cmp	w8, w10
  41cd60:	b.ge	41ec30 <ferror@plt+0x1d040>  // b.tcont
  41cd64:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cd68:	ldr	x0, [x9, #136]
  41cd6c:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41cd70:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cd74:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cd78:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cd7c:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41cd80:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cd84:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cd88:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41cd8c:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cd90:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cd94:	add	x14, x14, #0x480
  41cd98:	b	41f200 <ferror@plt+0x1d610>
  41cd9c:	ldrsw	x8, [x30, #56]
  41cda0:	cmp	w8, #0x1
  41cda4:	b.lt	41cdcc <ferror@plt+0x1b1dc>  // b.tstop
  41cda8:	ldr	x9, [x5, #48]
  41cdac:	ldr	x10, [x4, #64]
  41cdb0:	ldr	x11, [x3, #72]
  41cdb4:	add	x8, x8, x9
  41cdb8:	ldurb	w8, [x8, #-1]
  41cdbc:	ldr	x9, [x10, x11, lsl #3]
  41cdc0:	cmp	w8, #0xa
  41cdc4:	cset	w8, eq  // eq = none
  41cdc8:	str	w8, [x9, #40]
  41cdcc:	adrp	x26, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cdd0:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cdd4:	ldr	w8, [x26, #152]
  41cdd8:	ldr	w10, [x9, #156]
  41cddc:	cmp	w8, w10
  41cde0:	b.ge	41ec50 <ferror@plt+0x1d060>  // b.tcont
  41cde4:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cde8:	ldr	x0, [x9, #136]
  41cdec:	b	41f274 <ferror@plt+0x1d684>
  41cdf0:	ldrsw	x8, [x30, #56]
  41cdf4:	cmp	w8, #0x1
  41cdf8:	b.lt	41ce20 <ferror@plt+0x1b230>  // b.tstop
  41cdfc:	ldr	x9, [x5, #48]
  41ce00:	ldr	x10, [x4, #64]
  41ce04:	ldr	x11, [x3, #72]
  41ce08:	add	x8, x8, x9
  41ce0c:	ldurb	w8, [x8, #-1]
  41ce10:	ldr	x9, [x10, x11, lsl #3]
  41ce14:	cmp	w8, #0xa
  41ce18:	cset	w8, eq  // eq = none
  41ce1c:	str	w8, [x9, #40]
  41ce20:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ce24:	ldr	w8, [x8, #96]
  41ce28:	cbz	w8, 41eeb8 <ferror@plt+0x1d2c8>
  41ce2c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ce30:	adrp	x1, 424000 <ferror@plt+0x22410>
  41ce34:	add	x0, x0, #0xa0
  41ce38:	add	x1, x1, #0xffd
  41ce3c:	b	41ee9c <ferror@plt+0x1d2ac>
  41ce40:	ldrsw	x8, [x30, #56]
  41ce44:	cmp	w8, #0x1
  41ce48:	b.lt	41ce70 <ferror@plt+0x1b280>  // b.tstop
  41ce4c:	ldr	x9, [x5, #48]
  41ce50:	ldr	x10, [x4, #64]
  41ce54:	ldr	x11, [x3, #72]
  41ce58:	add	x8, x8, x9
  41ce5c:	ldurb	w8, [x8, #-1]
  41ce60:	ldr	x9, [x10, x11, lsl #3]
  41ce64:	cmp	w8, #0xa
  41ce68:	cset	w8, eq  // eq = none
  41ce6c:	str	w8, [x9, #40]
  41ce70:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ce74:	ldr	w8, [x8, #96]
  41ce78:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  41ce7c:	cmp	w8, #0x0
  41ce80:	cset	w8, eq  // eq = none
  41ce84:	str	w8, [x9, #2372]
  41ce88:	b	41ad40 <ferror@plt+0x19150>
  41ce8c:	ldrsw	x8, [x30, #56]
  41ce90:	cmp	w8, #0x1
  41ce94:	b.lt	41cebc <ferror@plt+0x1b2cc>  // b.tstop
  41ce98:	ldr	x9, [x5, #48]
  41ce9c:	ldr	x10, [x4, #64]
  41cea0:	ldr	x11, [x3, #72]
  41cea4:	add	x8, x8, x9
  41cea8:	ldurb	w8, [x8, #-1]
  41ceac:	ldr	x9, [x10, x11, lsl #3]
  41ceb0:	cmp	w8, #0xa
  41ceb4:	cset	w8, eq  // eq = none
  41ceb8:	str	w8, [x9, #40]
  41cebc:	adrp	x1, 442000 <ferror@plt+0x40410>
  41cec0:	add	x1, x1, #0xba7
  41cec4:	mov	w2, #0x5                   	// #5
  41cec8:	mov	x0, xzr
  41cecc:	bl	401ae0 <dcgettext@plt>
  41ced0:	bl	415c94 <ferror@plt+0x140a4>
  41ced4:	b	41e878 <ferror@plt+0x1cc88>
  41ced8:	ldrsw	x8, [x30, #56]
  41cedc:	cmp	w8, #0x1
  41cee0:	b.lt	41cf08 <ferror@plt+0x1b318>  // b.tstop
  41cee4:	ldr	x9, [x5, #48]
  41cee8:	ldr	x10, [x4, #64]
  41ceec:	ldr	x11, [x3, #72]
  41cef0:	add	x9, x8, x9
  41cef4:	ldurb	w9, [x9, #-1]
  41cef8:	ldr	x10, [x10, x11, lsl #3]
  41cefc:	cmp	w9, #0xa
  41cf00:	cset	w9, eq  // eq = none
  41cf04:	str	w9, [x10, #40]
  41cf08:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  41cf0c:	adrp	x10, 45d000 <stdin@@GLIBC_2.17+0x330>
  41cf10:	ldr	x9, [x9, #1672]
  41cf14:	ldr	x10, [x10, #1680]
  41cf18:	ldr	w9, [x9, x10, lsl #2]
  41cf1c:	tbnz	w9, #2, 41cf68 <ferror@plt+0x1b378>
  41cf20:	ldrb	w9, [x7, #112]
  41cf24:	sub	x8, x8, #0x2
  41cf28:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cf2c:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cf30:	strb	w9, [x28]
  41cf34:	add	x9, x26, x8
  41cf38:	str	x9, [x6, #104]
  41cf3c:	str	x26, [x5, #48]
  41cf40:	str	w8, [x30, #56]
  41cf44:	ldrb	w8, [x9]
  41cf48:	strb	w8, [x7, #112]
  41cf4c:	mov	w8, #0x19                  	// #25
  41cf50:	strb	wzr, [x9]
  41cf54:	str	x9, [x6, #104]
  41cf58:	str	wzr, [x10, #80]
  41cf5c:	str	wzr, [x11, #2520]
  41cf60:	str	w8, [x13, #56]
  41cf64:	b	41ad40 <ferror@plt+0x19150>
  41cf68:	adrp	x26, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cf6c:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cf70:	ldr	w8, [x26, #152]
  41cf74:	ldr	w10, [x9, #156]
  41cf78:	cmp	w8, w10
  41cf7c:	b.ge	41ebe8 <ferror@plt+0x1cff8>  // b.tcont
  41cf80:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cf84:	ldr	x0, [x9, #136]
  41cf88:	b	41f178 <ferror@plt+0x1d588>
  41cf8c:	ldrsw	x8, [x30, #56]
  41cf90:	ldr	x0, [x5, #48]
  41cf94:	cmp	w8, #0x1
  41cf98:	b.lt	41cfbc <ferror@plt+0x1b3cc>  // b.tstop
  41cf9c:	ldr	x9, [x4, #64]
  41cfa0:	ldr	x10, [x3, #72]
  41cfa4:	add	x8, x8, x0
  41cfa8:	ldurb	w8, [x8, #-1]
  41cfac:	ldr	x9, [x9, x10, lsl #3]
  41cfb0:	cmp	w8, #0xa
  41cfb4:	cset	w8, eq  // eq = none
  41cfb8:	str	w8, [x9, #40]
  41cfbc:	bl	41100c <ferror@plt+0xf41c>
  41cfc0:	adrp	x26, 464000 <stdin@@GLIBC_2.17+0x7330>
  41cfc4:	ldr	x0, [x26, #48]
  41cfc8:	bl	4111d4 <ferror@plt+0xf5e4>
  41cfcc:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41cfd0:	mov	x5, x26
  41cfd4:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cfd8:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cfdc:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cfe0:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cfe4:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cfe8:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41cfec:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cff0:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41cff4:	add	x14, x14, #0x480
  41cff8:	cbz	w0, 41ad40 <ferror@plt+0x19150>
  41cffc:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  41d000:	mov	w9, #0x1                   	// #1
  41d004:	str	w9, [x8, #3916]
  41d008:	b	41ad40 <ferror@plt+0x19150>
  41d00c:	ldrsw	x8, [x30, #56]
  41d010:	ldr	x0, [x5, #48]
  41d014:	cmp	w8, #0x1
  41d018:	b.lt	41d03c <ferror@plt+0x1b44c>  // b.tstop
  41d01c:	ldr	x9, [x4, #64]
  41d020:	ldr	x10, [x3, #72]
  41d024:	add	x8, x8, x0
  41d028:	ldurb	w8, [x8, #-1]
  41d02c:	ldr	x9, [x9, x10, lsl #3]
  41d030:	cmp	w8, #0xa
  41d034:	cset	w8, eq  // eq = none
  41d038:	str	w8, [x9, #40]
  41d03c:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41d040:	ldr	w9, [x8, #1324]
  41d044:	add	w9, w9, #0x1
  41d048:	str	w9, [x8, #1324]
  41d04c:	bl	41100c <ferror@plt+0xf41c>
  41d050:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d054:	ldr	w8, [x8, #80]
  41d058:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41d05c:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d060:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d064:	cmp	w8, #0x1
  41d068:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d06c:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41d070:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d074:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d078:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41d07c:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d080:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d084:	add	x14, x14, #0x480
  41d088:	b.lt	41d0a0 <ferror@plt+0x1b4b0>  // b.tstop
  41d08c:	ldr	w8, [sp, #80]
  41d090:	cbz	w8, 41ad40 <ferror@plt+0x19150>
  41d094:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d098:	ldrb	w8, [x8, #88]
  41d09c:	cbz	w8, 41ad40 <ferror@plt+0x19150>
  41d0a0:	adrp	x26, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d0a4:	ldrb	w8, [x26, #92]
  41d0a8:	cmp	w8, #0x1
  41d0ac:	b.ne	41d0e8 <ferror@plt+0x1b4f8>  // b.any
  41d0b0:	adrp	x0, 427000 <ferror@plt+0x25410>
  41d0b4:	add	x0, x0, #0x36d
  41d0b8:	bl	41100c <ferror@plt+0xf41c>
  41d0bc:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41d0c0:	add	x14, x14, #0x480
  41d0c4:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d0c8:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d0cc:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41d0d0:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d0d4:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d0d8:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41d0dc:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d0e0:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d0e4:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d0e8:	str	wzr, [sp, #80]
  41d0ec:	strb	wzr, [x26, #92]
  41d0f0:	mov	w8, #0x3                   	// #3
  41d0f4:	str	w8, [x13, #56]
  41d0f8:	b	41ad40 <ferror@plt+0x19150>
  41d0fc:	ldrsw	x8, [x30, #56]
  41d100:	cmp	w8, #0x1
  41d104:	b.lt	41d12c <ferror@plt+0x1b53c>  // b.tstop
  41d108:	ldr	x9, [x5, #48]
  41d10c:	ldr	x10, [x4, #64]
  41d110:	ldr	x11, [x3, #72]
  41d114:	add	x8, x8, x9
  41d118:	ldurb	w8, [x8, #-1]
  41d11c:	ldr	x9, [x10, x11, lsl #3]
  41d120:	cmp	w8, #0xa
  41d124:	cset	w8, eq  // eq = none
  41d128:	str	w8, [x9, #40]
  41d12c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d130:	ldr	w8, [x8, #96]
  41d134:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  41d138:	str	w8, [x9, #3036]
  41d13c:	b	41ad40 <ferror@plt+0x19150>
  41d140:	ldrsw	x8, [x30, #56]
  41d144:	cmp	w8, #0x1
  41d148:	b.lt	41d170 <ferror@plt+0x1b580>  // b.tstop
  41d14c:	ldr	x9, [x5, #48]
  41d150:	ldr	x10, [x4, #64]
  41d154:	ldr	x11, [x3, #72]
  41d158:	add	x8, x8, x9
  41d15c:	ldurb	w8, [x8, #-1]
  41d160:	ldr	x9, [x10, x11, lsl #3]
  41d164:	cmp	w8, #0xa
  41d168:	cset	w8, eq  // eq = none
  41d16c:	str	w8, [x9, #40]
  41d170:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41d174:	ldr	w9, [x8, #1324]
  41d178:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x3330>
  41d17c:	str	wzr, [x10, #2592]
  41d180:	b	41b820 <ferror@plt+0x19c30>
  41d184:	ldrsw	x8, [x30, #56]
  41d188:	cmp	w8, #0x1
  41d18c:	b.lt	41d1b4 <ferror@plt+0x1b5c4>  // b.tstop
  41d190:	ldr	x9, [x5, #48]
  41d194:	ldr	x10, [x4, #64]
  41d198:	ldr	x11, [x3, #72]
  41d19c:	add	x8, x8, x9
  41d1a0:	ldurb	w8, [x8, #-1]
  41d1a4:	ldr	x9, [x10, x11, lsl #3]
  41d1a8:	cmp	w8, #0xa
  41d1ac:	cset	w8, eq  // eq = none
  41d1b0:	str	w8, [x9, #40]
  41d1b4:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  41d1b8:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  41d1bc:	ldr	x9, [x9, #1680]
  41d1c0:	ldr	x8, [x8, #1672]
  41d1c4:	lsl	x9, x9, #2
  41d1c8:	ldr	w10, [x8, x9]
  41d1cc:	and	w10, w10, #0xfffffffe
  41d1d0:	str	w10, [x8, x9]
  41d1d4:	b	41ad40 <ferror@plt+0x19150>
  41d1d8:	ldrsw	x8, [x30, #56]
  41d1dc:	cmp	w8, #0x1
  41d1e0:	b.lt	41d208 <ferror@plt+0x1b618>  // b.tstop
  41d1e4:	ldr	x9, [x5, #48]
  41d1e8:	ldr	x10, [x4, #64]
  41d1ec:	ldr	x11, [x3, #72]
  41d1f0:	add	x8, x8, x9
  41d1f4:	ldurb	w8, [x8, #-1]
  41d1f8:	ldr	x9, [x10, x11, lsl #3]
  41d1fc:	cmp	w8, #0xa
  41d200:	cset	w8, eq  // eq = none
  41d204:	str	w8, [x9, #40]
  41d208:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41d20c:	ldr	w11, [x8, #1328]
  41d210:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d214:	mov	w9, #0x1                   	// #1
  41d218:	str	w9, [x10, #80]
  41d21c:	mov	w10, #0x21                  	// #33
  41d220:	str	w10, [x13, #56]
  41d224:	cbz	w11, 41ad40 <ferror@plt+0x19150>
  41d228:	b	420aa8 <ferror@plt+0x1eeb8>
  41d22c:	ldrsw	x8, [x30, #56]
  41d230:	cmp	w8, #0x1
  41d234:	b.lt	41d25c <ferror@plt+0x1b66c>  // b.tstop
  41d238:	ldr	x9, [x5, #48]
  41d23c:	ldr	x10, [x4, #64]
  41d240:	ldr	x11, [x3, #72]
  41d244:	add	x8, x8, x9
  41d248:	ldurb	w8, [x8, #-1]
  41d24c:	ldr	x9, [x10, x11, lsl #3]
  41d250:	cmp	w8, #0xa
  41d254:	cset	w8, eq  // eq = none
  41d258:	str	w8, [x9, #40]
  41d25c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d260:	ldr	w8, [x8, #96]
  41d264:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  41d268:	str	w8, [x9, #3924]
  41d26c:	b	41ad40 <ferror@plt+0x19150>
  41d270:	ldrsw	x8, [x30, #56]
  41d274:	cmp	w8, #0x1
  41d278:	b.lt	41d2a0 <ferror@plt+0x1b6b0>  // b.tstop
  41d27c:	ldr	x9, [x5, #48]
  41d280:	ldr	x10, [x4, #64]
  41d284:	ldr	x11, [x3, #72]
  41d288:	add	x8, x8, x9
  41d28c:	ldurb	w8, [x8, #-1]
  41d290:	ldr	x9, [x10, x11, lsl #3]
  41d294:	cmp	w8, #0xa
  41d298:	cset	w8, eq  // eq = none
  41d29c:	str	w8, [x9, #40]
  41d2a0:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d2a4:	adrp	x9, 454000 <ferror@plt+0x52410>
  41d2a8:	ldr	x0, [x8, #40]
  41d2ac:	ldr	x2, [x9, #616]
  41d2b0:	b	41d2f4 <ferror@plt+0x1b704>
  41d2b4:	ldrsw	x8, [x30, #56]
  41d2b8:	cmp	w8, #0x1
  41d2bc:	b.lt	41d2e4 <ferror@plt+0x1b6f4>  // b.tstop
  41d2c0:	ldr	x9, [x5, #48]
  41d2c4:	ldr	x10, [x4, #64]
  41d2c8:	ldr	x11, [x3, #72]
  41d2cc:	add	x8, x8, x9
  41d2d0:	ldurb	w8, [x8, #-1]
  41d2d4:	ldr	x9, [x10, x11, lsl #3]
  41d2d8:	cmp	w8, #0xa
  41d2dc:	cset	w8, eq  // eq = none
  41d2e0:	str	w8, [x9, #40]
  41d2e4:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d2e8:	adrp	x9, 454000 <ferror@plt+0x52410>
  41d2ec:	ldr	x0, [x8, #40]
  41d2f0:	ldr	x2, [x9, #624]
  41d2f4:	adrp	x1, 442000 <ferror@plt+0x40410>
  41d2f8:	add	x1, x1, #0xe1d
  41d2fc:	bl	401bc0 <fprintf@plt>
  41d300:	b	41e878 <ferror@plt+0x1cc88>
  41d304:	ldrsw	x8, [x30, #56]
  41d308:	cmp	w8, #0x1
  41d30c:	b.lt	41d334 <ferror@plt+0x1b744>  // b.tstop
  41d310:	ldr	x9, [x5, #48]
  41d314:	ldr	x10, [x4, #64]
  41d318:	ldr	x11, [x3, #72]
  41d31c:	add	x8, x8, x9
  41d320:	ldurb	w8, [x8, #-1]
  41d324:	ldr	x9, [x10, x11, lsl #3]
  41d328:	cmp	w8, #0xa
  41d32c:	cset	w8, eq  // eq = none
  41d330:	str	w8, [x9, #40]
  41d334:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d338:	str	wzr, [x8, #80]
  41d33c:	b	41ad40 <ferror@plt+0x19150>
  41d340:	ldrsw	x8, [x30, #56]
  41d344:	cmp	w8, #0x1
  41d348:	b.lt	41d370 <ferror@plt+0x1b780>  // b.tstop
  41d34c:	ldr	x9, [x5, #48]
  41d350:	ldr	x10, [x4, #64]
  41d354:	ldr	x11, [x3, #72]
  41d358:	add	x8, x8, x9
  41d35c:	ldurb	w8, [x8, #-1]
  41d360:	ldr	x9, [x10, x11, lsl #3]
  41d364:	cmp	w8, #0xa
  41d368:	cset	w8, eq  // eq = none
  41d36c:	str	w8, [x9, #40]
  41d370:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d374:	ldr	w8, [x8, #96]
  41d378:	cbz	w8, 41eecc <ferror@plt+0x1d2dc>
  41d37c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d380:	adrp	x1, 425000 <ferror@plt+0x23410>
  41d384:	add	x0, x0, #0xa0
  41d388:	add	x1, x1, #0x9d
  41d38c:	b	41ee9c <ferror@plt+0x1d2ac>
  41d390:	ldrsw	x2, [x30, #56]
  41d394:	ldr	x1, [x5, #48]
  41d398:	cmp	w2, #0x1
  41d39c:	b.lt	41d3c0 <ferror@plt+0x1b7d0>  // b.tstop
  41d3a0:	ldr	x8, [x4, #64]
  41d3a4:	ldr	x9, [x3, #72]
  41d3a8:	add	x10, x2, x1
  41d3ac:	ldurb	w10, [x10, #-1]
  41d3b0:	ldr	x8, [x8, x9, lsl #3]
  41d3b4:	cmp	w10, #0xa
  41d3b8:	cset	w9, eq  // eq = none
  41d3bc:	str	w9, [x8, #40]
  41d3c0:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41d3c4:	ldr	w9, [x8, #1324]
  41d3c8:	add	w9, w9, #0x1
  41d3cc:	str	w9, [x8, #1324]
  41d3d0:	b	41e71c <ferror@plt+0x1cb2c>
  41d3d4:	ldrsw	x8, [x30, #56]
  41d3d8:	cmp	w8, #0x1
  41d3dc:	b.lt	41d404 <ferror@plt+0x1b814>  // b.tstop
  41d3e0:	ldr	x9, [x5, #48]
  41d3e4:	ldr	x10, [x4, #64]
  41d3e8:	ldr	x11, [x3, #72]
  41d3ec:	add	x8, x8, x9
  41d3f0:	ldurb	w8, [x8, #-1]
  41d3f4:	ldr	x9, [x10, x11, lsl #3]
  41d3f8:	cmp	w8, #0xa
  41d3fc:	cset	w8, eq  // eq = none
  41d400:	str	w8, [x9, #40]
  41d404:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d408:	ldr	w8, [x8, #96]
  41d40c:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  41d410:	cmp	w8, #0x0
  41d414:	cset	w9, ne  // ne = any
  41d418:	strb	w9, [x10, #2648]
  41d41c:	cbz	w8, 41ad40 <ferror@plt+0x19150>
  41d420:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  41d424:	ldrb	w9, [x8, #3044]
  41d428:	cbnz	w9, 41ad40 <ferror@plt+0x19150>
  41d42c:	mov	w9, #0x1                   	// #1
  41d430:	strb	w9, [x8, #3044]
  41d434:	b	41ad40 <ferror@plt+0x19150>
  41d438:	ldrsw	x8, [x30, #56]
  41d43c:	cmp	w8, #0x1
  41d440:	b.lt	41d468 <ferror@plt+0x1b878>  // b.tstop
  41d444:	ldr	x9, [x5, #48]
  41d448:	ldr	x10, [x4, #64]
  41d44c:	ldr	x11, [x3, #72]
  41d450:	add	x8, x8, x9
  41d454:	ldurb	w8, [x8, #-1]
  41d458:	ldr	x9, [x10, x11, lsl #3]
  41d45c:	cmp	w8, #0xa
  41d460:	cset	w8, eq  // eq = none
  41d464:	str	w8, [x9, #40]
  41d468:	adrp	x0, 442000 <ferror@plt+0x40410>
  41d46c:	add	x0, x0, #0xba2
  41d470:	bl	41100c <ferror@plt+0xf41c>
  41d474:	adrp	x26, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d478:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d47c:	ldr	w8, [x26, #152]
  41d480:	ldr	w10, [x9, #156]
  41d484:	cmp	w8, w10
  41d488:	b.ge	41ec70 <ferror@plt+0x1d080>  // b.tcont
  41d48c:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d490:	ldr	x0, [x9, #136]
  41d494:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41d498:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d49c:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d4a0:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d4a4:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41d4a8:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d4ac:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d4b0:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41d4b4:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d4b8:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d4bc:	add	x14, x14, #0x480
  41d4c0:	b	41f2c4 <ferror@plt+0x1d6d4>
  41d4c4:	ldrsw	x8, [x30, #56]
  41d4c8:	cmp	w8, #0x1
  41d4cc:	b.lt	41d4f4 <ferror@plt+0x1b904>  // b.tstop
  41d4d0:	ldr	x9, [x5, #48]
  41d4d4:	ldr	x10, [x4, #64]
  41d4d8:	ldr	x11, [x3, #72]
  41d4dc:	add	x8, x8, x9
  41d4e0:	ldurb	w8, [x8, #-1]
  41d4e4:	ldr	x9, [x10, x11, lsl #3]
  41d4e8:	cmp	w8, #0xa
  41d4ec:	cset	w8, eq  // eq = none
  41d4f0:	str	w8, [x9, #40]
  41d4f4:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d4f8:	ldrb	w8, [x8, #84]
  41d4fc:	tbnz	w8, #0, 41d544 <ferror@plt+0x1b954>
  41d500:	adrp	x1, 442000 <ferror@plt+0x40410>
  41d504:	add	x1, x1, #0xc59
  41d508:	mov	w2, #0x5                   	// #5
  41d50c:	mov	x0, xzr
  41d510:	bl	401ae0 <dcgettext@plt>
  41d514:	bl	415c94 <ferror@plt+0x140a4>
  41d518:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41d51c:	add	x14, x14, #0x480
  41d520:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d524:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d528:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41d52c:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d530:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d534:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41d538:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d53c:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d540:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d544:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41d548:	ldr	w9, [x8, #1324]
  41d54c:	mov	w10, #0x1                   	// #1
  41d550:	str	w10, [x13, #56]
  41d554:	b	41b820 <ferror@plt+0x19c30>
  41d558:	ldrsw	x8, [x30, #56]
  41d55c:	cmp	w8, #0x1
  41d560:	b.lt	41d588 <ferror@plt+0x1b998>  // b.tstop
  41d564:	ldr	x9, [x5, #48]
  41d568:	ldr	x10, [x4, #64]
  41d56c:	ldr	x11, [x3, #72]
  41d570:	add	x8, x8, x9
  41d574:	ldurb	w8, [x8, #-1]
  41d578:	ldr	x9, [x10, x11, lsl #3]
  41d57c:	cmp	w8, #0xa
  41d580:	cset	w8, eq  // eq = none
  41d584:	str	w8, [x9, #40]
  41d588:	adrp	x26, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d58c:	ldrb	w8, [x26, #88]
  41d590:	tbnz	w8, #0, 41d5b0 <ferror@plt+0x1b9c0>
  41d594:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41d598:	ldr	w9, [x8, #1324]
  41d59c:	mov	w1, #0x1                   	// #1
  41d5a0:	mov	x0, xzr
  41d5a4:	add	w9, w9, #0x1
  41d5a8:	str	w9, [x8, #1324]
  41d5ac:	bl	4117a8 <ferror@plt+0xfbb8>
  41d5b0:	adrp	x0, 422000 <ferror@plt+0x20410>
  41d5b4:	add	x0, x0, #0x323
  41d5b8:	bl	41100c <ferror@plt+0xf41c>
  41d5bc:	adrp	x28, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d5c0:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d5c4:	ldr	w8, [x28, #152]
  41d5c8:	ldr	w10, [x9, #156]
  41d5cc:	cmp	w8, w10
  41d5d0:	b.ge	41ec90 <ferror@plt+0x1d0a0>  // b.tcont
  41d5d4:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d5d8:	ldr	x0, [x9, #136]
  41d5dc:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41d5e0:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d5e4:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d5e8:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d5ec:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41d5f0:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d5f4:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d5f8:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41d5fc:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d600:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d604:	add	x14, x14, #0x480
  41d608:	b	41f318 <ferror@plt+0x1d728>
  41d60c:	ldrsw	x8, [x30, #56]
  41d610:	cmp	w8, #0x1
  41d614:	b.lt	41d63c <ferror@plt+0x1ba4c>  // b.tstop
  41d618:	ldr	x9, [x5, #48]
  41d61c:	ldr	x10, [x4, #64]
  41d620:	ldr	x11, [x3, #72]
  41d624:	add	x8, x8, x9
  41d628:	ldurb	w8, [x8, #-1]
  41d62c:	ldr	x9, [x10, x11, lsl #3]
  41d630:	cmp	w8, #0xa
  41d634:	cset	w8, eq  // eq = none
  41d638:	str	w8, [x9, #40]
  41d63c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d640:	ldr	w8, [x8, #96]
  41d644:	cbz	w8, 41eee0 <ferror@plt+0x1d2f0>
  41d648:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d64c:	adrp	x1, 424000 <ferror@plt+0x22410>
  41d650:	add	x0, x0, #0xa0
  41d654:	add	x1, x1, #0xf78
  41d658:	b	41ee9c <ferror@plt+0x1d2ac>
  41d65c:	ldrsw	x8, [x30, #56]
  41d660:	cmp	w8, #0x1
  41d664:	b.lt	41d68c <ferror@plt+0x1ba9c>  // b.tstop
  41d668:	ldr	x9, [x5, #48]
  41d66c:	ldr	x10, [x4, #64]
  41d670:	ldr	x11, [x3, #72]
  41d674:	add	x8, x8, x9
  41d678:	ldurb	w8, [x8, #-1]
  41d67c:	ldr	x9, [x10, x11, lsl #3]
  41d680:	cmp	w8, #0xa
  41d684:	cset	w8, eq  // eq = none
  41d688:	str	w8, [x9, #40]
  41d68c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d690:	ldr	w8, [x8, #96]
  41d694:	cmp	w8, #0x0
  41d698:	cset	w8, eq  // eq = none
  41d69c:	b	41dc34 <ferror@plt+0x1c044>
  41d6a0:	ldrsw	x8, [x30, #56]
  41d6a4:	cmp	w8, #0x1
  41d6a8:	b.lt	41d6d0 <ferror@plt+0x1bae0>  // b.tstop
  41d6ac:	ldr	x9, [x5, #48]
  41d6b0:	ldr	x10, [x4, #64]
  41d6b4:	ldr	x11, [x3, #72]
  41d6b8:	add	x8, x8, x9
  41d6bc:	ldurb	w8, [x8, #-1]
  41d6c0:	ldr	x9, [x10, x11, lsl #3]
  41d6c4:	cmp	w8, #0xa
  41d6c8:	cset	w8, eq  // eq = none
  41d6cc:	str	w8, [x9, #40]
  41d6d0:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d6d4:	ldr	w8, [x8, #96]
  41d6d8:	cbz	w8, 41eef4 <ferror@plt+0x1d304>
  41d6dc:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d6e0:	adrp	x1, 424000 <ferror@plt+0x22410>
  41d6e4:	add	x0, x0, #0xa0
  41d6e8:	add	x1, x1, #0xfeb
  41d6ec:	b	41ee9c <ferror@plt+0x1d2ac>
  41d6f0:	ldrsw	x8, [x30, #56]
  41d6f4:	ldr	x0, [x5, #48]
  41d6f8:	cmp	w8, #0x1
  41d6fc:	b.lt	41d720 <ferror@plt+0x1bb30>  // b.tstop
  41d700:	ldr	x9, [x4, #64]
  41d704:	ldr	x10, [x3, #72]
  41d708:	add	x8, x8, x0
  41d70c:	ldurb	w8, [x8, #-1]
  41d710:	ldr	x9, [x9, x10, lsl #3]
  41d714:	cmp	w8, #0xa
  41d718:	cset	w8, eq  // eq = none
  41d71c:	str	w8, [x9, #40]
  41d720:	bl	41100c <ferror@plt+0xf41c>
  41d724:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d728:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d72c:	mov	w8, #0x35                  	// #53
  41d730:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d734:	str	w8, [x13, #56]
  41d738:	b	41f0f4 <ferror@plt+0x1d504>
  41d73c:	ldrsw	x8, [x30, #56]
  41d740:	cmp	w8, #0x1
  41d744:	b.lt	41d76c <ferror@plt+0x1bb7c>  // b.tstop
  41d748:	ldr	x9, [x5, #48]
  41d74c:	ldr	x10, [x4, #64]
  41d750:	ldr	x11, [x3, #72]
  41d754:	add	x8, x8, x9
  41d758:	ldurb	w8, [x8, #-1]
  41d75c:	ldr	x9, [x10, x11, lsl #3]
  41d760:	cmp	w8, #0xa
  41d764:	cset	w8, eq  // eq = none
  41d768:	str	w8, [x9, #40]
  41d76c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d770:	ldr	w8, [x8, #96]
  41d774:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d778:	str	w8, [x9, #2524]
  41d77c:	b	41ad40 <ferror@plt+0x19150>
  41d780:	ldrsw	x8, [x30, #56]
  41d784:	cmp	w8, #0x1
  41d788:	b.lt	41d7b0 <ferror@plt+0x1bbc0>  // b.tstop
  41d78c:	ldr	x9, [x5, #48]
  41d790:	ldr	x10, [x4, #64]
  41d794:	ldr	x11, [x3, #72]
  41d798:	add	x8, x8, x9
  41d79c:	ldurb	w8, [x8, #-1]
  41d7a0:	ldr	x9, [x10, x11, lsl #3]
  41d7a4:	cmp	w8, #0xa
  41d7a8:	cset	w8, eq  // eq = none
  41d7ac:	str	w8, [x9, #40]
  41d7b0:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  41d7b4:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  41d7b8:	ldr	x9, [x9, #1680]
  41d7bc:	ldr	x8, [x8, #1672]
  41d7c0:	lsl	x9, x9, #2
  41d7c4:	ldr	w10, [x8, x9]
  41d7c8:	orr	w10, w10, #0x4
  41d7cc:	str	w10, [x8, x9]
  41d7d0:	b	41ad40 <ferror@plt+0x19150>
  41d7d4:	ldrsw	x8, [x30, #56]
  41d7d8:	ldr	x0, [x5, #48]
  41d7dc:	cmp	w8, #0x1
  41d7e0:	b.lt	41d804 <ferror@plt+0x1bc14>  // b.tstop
  41d7e4:	ldr	x9, [x4, #64]
  41d7e8:	ldr	x10, [x3, #72]
  41d7ec:	add	x8, x8, x0
  41d7f0:	ldurb	w8, [x8, #-1]
  41d7f4:	ldr	x9, [x9, x10, lsl #3]
  41d7f8:	cmp	w8, #0xa
  41d7fc:	cset	w8, eq  // eq = none
  41d800:	str	w8, [x9, #40]
  41d804:	bl	41100c <ferror@plt+0xf41c>
  41d808:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41d80c:	ldr	w9, [x8, #1324]
  41d810:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d814:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d818:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d81c:	add	w9, w9, #0x1
  41d820:	str	w9, [x8, #1324]
  41d824:	b	41f0f4 <ferror@plt+0x1d504>
  41d828:	ldrsw	x8, [x30, #56]
  41d82c:	cmp	w8, #0x1
  41d830:	b.lt	41d858 <ferror@plt+0x1bc68>  // b.tstop
  41d834:	ldr	x9, [x5, #48]
  41d838:	ldr	x10, [x4, #64]
  41d83c:	ldr	x11, [x3, #72]
  41d840:	add	x8, x8, x9
  41d844:	ldurb	w8, [x8, #-1]
  41d848:	ldr	x9, [x10, x11, lsl #3]
  41d84c:	cmp	w8, #0xa
  41d850:	cset	w8, eq  // eq = none
  41d854:	str	w8, [x9, #40]
  41d858:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d85c:	ldr	w8, [x8, #96]
  41d860:	cbz	w8, 41ef08 <ferror@plt+0x1d318>
  41d864:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d868:	adrp	x1, 425000 <ferror@plt+0x23410>
  41d86c:	add	x0, x0, #0xa0
  41d870:	add	x1, x1, #0xf
  41d874:	b	41ee9c <ferror@plt+0x1d2ac>
  41d878:	ldrsw	x8, [x30, #56]
  41d87c:	cmp	w8, #0x1
  41d880:	b.lt	41d8a8 <ferror@plt+0x1bcb8>  // b.tstop
  41d884:	ldr	x9, [x5, #48]
  41d888:	ldr	x10, [x4, #64]
  41d88c:	ldr	x11, [x3, #72]
  41d890:	add	x8, x8, x9
  41d894:	ldurb	w8, [x8, #-1]
  41d898:	ldr	x9, [x10, x11, lsl #3]
  41d89c:	cmp	w8, #0xa
  41d8a0:	cset	w8, eq  // eq = none
  41d8a4:	str	w8, [x9, #40]
  41d8a8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d8ac:	ldr	w8, [x8, #96]
  41d8b0:	cbz	w8, 41ef1c <ferror@plt+0x1d32c>
  41d8b4:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d8b8:	adrp	x1, 425000 <ferror@plt+0x23410>
  41d8bc:	add	x0, x0, #0xa0
  41d8c0:	add	x1, x1, #0x57
  41d8c4:	b	41ee9c <ferror@plt+0x1d2ac>
  41d8c8:	ldrsw	x8, [x30, #56]
  41d8cc:	cmp	w8, #0x1
  41d8d0:	b.lt	41d8f8 <ferror@plt+0x1bd08>  // b.tstop
  41d8d4:	ldr	x9, [x5, #48]
  41d8d8:	ldr	x10, [x4, #64]
  41d8dc:	ldr	x11, [x3, #72]
  41d8e0:	add	x8, x8, x9
  41d8e4:	ldurb	w8, [x8, #-1]
  41d8e8:	ldr	x9, [x10, x11, lsl #3]
  41d8ec:	cmp	w8, #0xa
  41d8f0:	cset	w8, eq  // eq = none
  41d8f4:	str	w8, [x9, #40]
  41d8f8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d8fc:	ldr	w8, [x8, #96]
  41d900:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  41d904:	str	w8, [x9, #2640]
  41d908:	b	41ad40 <ferror@plt+0x19150>
  41d90c:	ldrsw	x8, [x30, #56]
  41d910:	cmp	w8, #0x1
  41d914:	b.lt	41d93c <ferror@plt+0x1bd4c>  // b.tstop
  41d918:	ldr	x9, [x5, #48]
  41d91c:	ldr	x10, [x4, #64]
  41d920:	ldr	x11, [x3, #72]
  41d924:	add	x8, x8, x9
  41d928:	ldurb	w8, [x8, #-1]
  41d92c:	ldr	x9, [x10, x11, lsl #3]
  41d930:	cmp	w8, #0xa
  41d934:	cset	w8, eq  // eq = none
  41d938:	str	w8, [x9, #40]
  41d93c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d940:	ldr	w8, [x8, #96]
  41d944:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  41d948:	str	w8, [x9, #1316]
  41d94c:	b	41ad40 <ferror@plt+0x19150>
  41d950:	ldrsw	x8, [x30, #56]
  41d954:	cmp	w8, #0x1
  41d958:	b.lt	41d980 <ferror@plt+0x1bd90>  // b.tstop
  41d95c:	ldr	x9, [x5, #48]
  41d960:	ldr	x10, [x4, #64]
  41d964:	ldr	x11, [x3, #72]
  41d968:	add	x8, x8, x9
  41d96c:	ldurb	w8, [x8, #-1]
  41d970:	ldr	x9, [x10, x11, lsl #3]
  41d974:	cmp	w8, #0xa
  41d978:	cset	w8, eq  // eq = none
  41d97c:	str	w8, [x9, #40]
  41d980:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41d984:	ldr	w9, [x8, #96]
  41d988:	cmp	w9, #0x0
  41d98c:	cset	w9, eq  // eq = none
  41d990:	str	w9, [x8, #96]
  41d994:	b	41ad40 <ferror@plt+0x19150>
  41d998:	ldrsw	x8, [x30, #56]
  41d99c:	cmp	w8, #0x1
  41d9a0:	b.lt	41d9c8 <ferror@plt+0x1bdd8>  // b.tstop
  41d9a4:	ldr	x9, [x5, #48]
  41d9a8:	ldr	x10, [x4, #64]
  41d9ac:	ldr	x11, [x3, #72]
  41d9b0:	add	x8, x8, x9
  41d9b4:	ldurb	w8, [x8, #-1]
  41d9b8:	ldr	x9, [x10, x11, lsl #3]
  41d9bc:	cmp	w8, #0xa
  41d9c0:	cset	w8, eq  // eq = none
  41d9c4:	str	w8, [x9, #40]
  41d9c8:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41d9cc:	ldr	w9, [x8, #1324]
  41d9d0:	mov	w10, #0x1                   	// #1
  41d9d4:	str	w10, [x13, #56]
  41d9d8:	add	w9, w9, #0x1
  41d9dc:	str	w9, [x8, #1324]
  41d9e0:	b	41ad40 <ferror@plt+0x19150>
  41d9e4:	ldrsw	x8, [x30, #56]
  41d9e8:	cmp	w8, #0x1
  41d9ec:	b.lt	41da14 <ferror@plt+0x1be24>  // b.tstop
  41d9f0:	ldr	x9, [x5, #48]
  41d9f4:	ldr	x10, [x4, #64]
  41d9f8:	ldr	x11, [x3, #72]
  41d9fc:	add	x8, x8, x9
  41da00:	ldurb	w8, [x8, #-1]
  41da04:	ldr	x9, [x10, x11, lsl #3]
  41da08:	cmp	w8, #0xa
  41da0c:	cset	w8, eq  // eq = none
  41da10:	str	w8, [x9, #40]
  41da14:	adrp	x26, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41da18:	ldr	w8, [x26, #96]
  41da1c:	cbz	w8, 41ef30 <ferror@plt+0x1d340>
  41da20:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41da24:	adrp	x1, 442000 <ferror@plt+0x40410>
  41da28:	add	x0, x0, #0xa0
  41da2c:	add	x1, x1, #0xc74
  41da30:	mov	x2, xzr
  41da34:	bl	40237c <ferror@plt+0x78c>
  41da38:	b	41ef44 <ferror@plt+0x1d354>
  41da3c:	ldrsw	x8, [x30, #56]
  41da40:	cmp	w8, #0x1
  41da44:	b.lt	41da6c <ferror@plt+0x1be7c>  // b.tstop
  41da48:	ldr	x9, [x5, #48]
  41da4c:	ldr	x10, [x4, #64]
  41da50:	ldr	x11, [x3, #72]
  41da54:	add	x8, x8, x9
  41da58:	ldurb	w8, [x8, #-1]
  41da5c:	ldr	x9, [x10, x11, lsl #3]
  41da60:	cmp	w8, #0xa
  41da64:	cset	w8, eq  // eq = none
  41da68:	str	w8, [x9, #40]
  41da6c:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  41da70:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  41da74:	ldr	x9, [x9, #1680]
  41da78:	ldr	x8, [x8, #1672]
  41da7c:	lsl	x9, x9, #2
  41da80:	ldr	w10, [x8, x9]
  41da84:	orr	w10, w10, #0x2
  41da88:	str	w10, [x8, x9]
  41da8c:	b	41ad40 <ferror@plt+0x19150>
  41da90:	ldrsw	x8, [x30, #56]
  41da94:	cmp	w8, #0x1
  41da98:	b.lt	41dac0 <ferror@plt+0x1bed0>  // b.tstop
  41da9c:	ldr	x9, [x5, #48]
  41daa0:	ldr	x10, [x4, #64]
  41daa4:	ldr	x11, [x3, #72]
  41daa8:	add	x8, x8, x9
  41daac:	ldurb	w8, [x8, #-1]
  41dab0:	ldr	x9, [x10, x11, lsl #3]
  41dab4:	cmp	w8, #0xa
  41dab8:	cset	w8, eq  // eq = none
  41dabc:	str	w8, [x9, #40]
  41dac0:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41dac4:	ldr	w8, [x8, #96]
  41dac8:	cbz	w8, 41ef88 <ferror@plt+0x1d398>
  41dacc:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41dad0:	adrp	x1, 424000 <ferror@plt+0x22410>
  41dad4:	add	x0, x0, #0xa0
  41dad8:	add	x1, x1, #0xf65
  41dadc:	b	41ee9c <ferror@plt+0x1d2ac>
  41dae0:	ldrsw	x8, [x30, #56]
  41dae4:	cmp	w8, #0x1
  41dae8:	b.lt	41db10 <ferror@plt+0x1bf20>  // b.tstop
  41daec:	ldr	x9, [x5, #48]
  41daf0:	ldr	x10, [x4, #64]
  41daf4:	ldr	x11, [x3, #72]
  41daf8:	add	x8, x8, x9
  41dafc:	ldurb	w8, [x8, #-1]
  41db00:	ldr	x9, [x10, x11, lsl #3]
  41db04:	cmp	w8, #0xa
  41db08:	cset	w8, eq  // eq = none
  41db0c:	str	w8, [x9, #40]
  41db10:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  41db14:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41db18:	ldr	w8, [x9, #1324]
  41db1c:	ldr	w11, [x10, #152]
  41db20:	add	w12, w8, #0x1
  41db24:	sub	w8, w11, #0x1
  41db28:	cmp	w11, #0x0
  41db2c:	str	w12, [x9, #1324]
  41db30:	str	w8, [x10, #152]
  41db34:	b.le	420c14 <ferror@plt+0x1f024>
  41db38:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41db3c:	ldr	x9, [x9, #136]
  41db40:	adrp	x0, 442000 <ferror@plt+0x40410>
  41db44:	add	x0, x0, #0xc0e
  41db48:	ldr	w8, [x9, w8, sxtw #2]
  41db4c:	mov	w9, #0x1                   	// #1
  41db50:	bfi	w9, w8, #1, #31
  41db54:	str	w9, [x13, #56]
  41db58:	bl	41100c <ferror@plt+0xf41c>
  41db5c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41db60:	ldrb	w8, [x8, #88]
  41db64:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41db68:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41db6c:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41db70:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41db74:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41db78:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41db7c:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41db80:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41db84:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41db88:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41db8c:	add	x14, x14, #0x480
  41db90:	tbnz	w8, #0, 41ad40 <ferror@plt+0x19150>
  41db94:	mov	x0, xzr
  41db98:	mov	w1, wzr
  41db9c:	bl	4117a8 <ferror@plt+0xfbb8>
  41dba0:	b	41e37c <ferror@plt+0x1c78c>
  41dba4:	ldrsw	x8, [x30, #56]
  41dba8:	cmp	w8, #0x1
  41dbac:	b.lt	41dbd4 <ferror@plt+0x1bfe4>  // b.tstop
  41dbb0:	ldr	x9, [x5, #48]
  41dbb4:	ldr	x10, [x4, #64]
  41dbb8:	ldr	x11, [x3, #72]
  41dbbc:	add	x8, x8, x9
  41dbc0:	ldurb	w8, [x8, #-1]
  41dbc4:	ldr	x9, [x10, x11, lsl #3]
  41dbc8:	cmp	w8, #0xa
  41dbcc:	cset	w8, eq  // eq = none
  41dbd0:	str	w8, [x9, #40]
  41dbd4:	adrp	x8, 454000 <ferror@plt+0x52410>
  41dbd8:	ldr	x26, [x8, #616]
  41dbdc:	mov	x0, x26
  41dbe0:	bl	401790 <strlen@plt>
  41dbe4:	mov	x2, x0
  41dbe8:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41dbec:	add	x0, x0, #0x120
  41dbf0:	mov	x1, x26
  41dbf4:	bl	402078 <ferror@plt+0x488>
  41dbf8:	b	41e878 <ferror@plt+0x1cc88>
  41dbfc:	ldrsw	x8, [x30, #56]
  41dc00:	cmp	w8, #0x1
  41dc04:	b.lt	41dc2c <ferror@plt+0x1c03c>  // b.tstop
  41dc08:	ldr	x9, [x5, #48]
  41dc0c:	ldr	x10, [x4, #64]
  41dc10:	ldr	x11, [x3, #72]
  41dc14:	add	x8, x8, x9
  41dc18:	ldurb	w8, [x8, #-1]
  41dc1c:	ldr	x9, [x10, x11, lsl #3]
  41dc20:	cmp	w8, #0xa
  41dc24:	cset	w8, eq  // eq = none
  41dc28:	str	w8, [x9, #40]
  41dc2c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41dc30:	ldr	w8, [x8, #96]
  41dc34:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  41dc38:	str	w8, [x9, #2592]
  41dc3c:	b	41ad40 <ferror@plt+0x19150>
  41dc40:	ldrsw	x8, [x30, #56]
  41dc44:	ldr	x0, [x5, #48]
  41dc48:	cmp	w8, #0x1
  41dc4c:	b.lt	41dc70 <ferror@plt+0x1c080>  // b.tstop
  41dc50:	ldr	x9, [x4, #64]
  41dc54:	ldr	x10, [x3, #72]
  41dc58:	add	x8, x8, x0
  41dc5c:	ldurb	w8, [x8, #-1]
  41dc60:	ldr	x9, [x9, x10, lsl #3]
  41dc64:	cmp	w8, #0xa
  41dc68:	cset	w8, eq  // eq = none
  41dc6c:	str	w8, [x9, #40]
  41dc70:	bl	41100c <ferror@plt+0xf41c>
  41dc74:	adrp	x26, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41dc78:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41dc7c:	ldr	w8, [x26, #152]
  41dc80:	ldr	w10, [x9, #156]
  41dc84:	adrp	x28, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41dc88:	cmp	w8, w10
  41dc8c:	b.ge	41ecb0 <ferror@plt+0x1d0c0>  // b.tcont
  41dc90:	ldr	x0, [x28, #136]
  41dc94:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41dc98:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41dc9c:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41dca0:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41dca4:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41dca8:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41dcac:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41dcb0:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41dcb4:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41dcb8:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41dcbc:	add	x14, x14, #0x480
  41dcc0:	b	41f388 <ferror@plt+0x1d798>
  41dcc4:	ldrsw	x2, [x30, #56]
  41dcc8:	ldr	x1, [x5, #48]
  41dccc:	cmp	w2, #0x1
  41dcd0:	b.lt	41e71c <ferror@plt+0x1cb2c>  // b.tstop
  41dcd4:	ldr	x8, [x4, #64]
  41dcd8:	ldr	x9, [x3, #72]
  41dcdc:	add	x10, x2, x1
  41dce0:	ldurb	w10, [x10, #-1]
  41dce4:	ldr	x8, [x8, x9, lsl #3]
  41dce8:	cmp	w10, #0xa
  41dcec:	cset	w9, eq  // eq = none
  41dcf0:	str	w9, [x8, #40]
  41dcf4:	b	41e71c <ferror@plt+0x1cb2c>
  41dcf8:	ldrsw	x8, [x30, #56]
  41dcfc:	cmp	w8, #0x1
  41dd00:	b.lt	41dd28 <ferror@plt+0x1c138>  // b.tstop
  41dd04:	ldr	x9, [x5, #48]
  41dd08:	ldr	x10, [x4, #64]
  41dd0c:	ldr	x11, [x3, #72]
  41dd10:	add	x8, x8, x9
  41dd14:	ldurb	w8, [x8, #-1]
  41dd18:	ldr	x9, [x10, x11, lsl #3]
  41dd1c:	cmp	w8, #0xa
  41dd20:	cset	w8, eq  // eq = none
  41dd24:	str	w8, [x9, #40]
  41dd28:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41dd2c:	ldr	w8, [x8, #96]
  41dd30:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  41dd34:	str	w8, [x9, #580]
  41dd38:	b	41ad40 <ferror@plt+0x19150>
  41dd3c:	ldrsw	x8, [x30, #56]
  41dd40:	cmp	w8, #0x1
  41dd44:	b.lt	41dd6c <ferror@plt+0x1c17c>  // b.tstop
  41dd48:	ldr	x9, [x5, #48]
  41dd4c:	ldr	x10, [x4, #64]
  41dd50:	ldr	x11, [x3, #72]
  41dd54:	add	x8, x8, x9
  41dd58:	ldurb	w8, [x8, #-1]
  41dd5c:	ldr	x9, [x10, x11, lsl #3]
  41dd60:	cmp	w8, #0xa
  41dd64:	cset	w8, eq  // eq = none
  41dd68:	str	w8, [x9, #40]
  41dd6c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41dd70:	ldr	w8, [x8, #96]
  41dd74:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  41dd78:	str	w8, [x9, #576]
  41dd7c:	b	41ad40 <ferror@plt+0x19150>
  41dd80:	ldrsw	x8, [x30, #56]
  41dd84:	cmp	w8, #0x1
  41dd88:	b.lt	41ddb0 <ferror@plt+0x1c1c0>  // b.tstop
  41dd8c:	ldr	x9, [x5, #48]
  41dd90:	ldr	x10, [x4, #64]
  41dd94:	ldr	x11, [x3, #72]
  41dd98:	add	x8, x8, x9
  41dd9c:	ldurb	w8, [x8, #-1]
  41dda0:	ldr	x9, [x10, x11, lsl #3]
  41dda4:	cmp	w8, #0xa
  41dda8:	cset	w8, eq  // eq = none
  41ddac:	str	w8, [x9, #40]
  41ddb0:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ddb4:	ldr	w8, [x8, #96]
  41ddb8:	mov	w9, #0x80                  	// #128
  41ddbc:	mov	w10, #0x100                 	// #256
  41ddc0:	cmp	w8, #0x0
  41ddc4:	csel	w8, w10, w9, eq  // eq = none
  41ddc8:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  41ddcc:	str	w8, [x9, #3000]
  41ddd0:	b	41ad40 <ferror@plt+0x19150>
  41ddd4:	ldrsw	x8, [x30, #56]
  41ddd8:	cmp	w8, #0x1
  41dddc:	b.lt	41de04 <ferror@plt+0x1c214>  // b.tstop
  41dde0:	ldr	x9, [x5, #48]
  41dde4:	ldr	x10, [x4, #64]
  41dde8:	ldr	x11, [x3, #72]
  41ddec:	add	x8, x8, x9
  41ddf0:	ldurb	w8, [x8, #-1]
  41ddf4:	ldr	x9, [x10, x11, lsl #3]
  41ddf8:	cmp	w8, #0xa
  41ddfc:	cset	w8, eq  // eq = none
  41de00:	str	w8, [x9, #40]
  41de04:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41de08:	ldr	w8, [x8, #96]
  41de0c:	cbnz	w8, 41ad40 <ferror@plt+0x19150>
  41de10:	adrp	x0, 42c000 <ferror@plt+0x2a410>
  41de14:	add	x0, x0, #0x9cc
  41de18:	b	41e374 <ferror@plt+0x1c784>
  41de1c:	ldrsw	x8, [x30, #56]
  41de20:	cmp	w8, #0x1
  41de24:	b.lt	41de4c <ferror@plt+0x1c25c>  // b.tstop
  41de28:	ldr	x9, [x5, #48]
  41de2c:	ldr	x10, [x4, #64]
  41de30:	ldr	x11, [x3, #72]
  41de34:	add	x8, x8, x9
  41de38:	ldurb	w8, [x8, #-1]
  41de3c:	ldr	x9, [x10, x11, lsl #3]
  41de40:	cmp	w8, #0xa
  41de44:	cset	w8, eq  // eq = none
  41de48:	str	w8, [x9, #40]
  41de4c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41de50:	ldr	w8, [x8, #96]
  41de54:	cmp	w8, #0x0
  41de58:	cset	w8, eq  // eq = none
  41de5c:	b	41e124 <ferror@plt+0x1c534>
  41de60:	ldrsw	x8, [x30, #56]
  41de64:	ldr	x0, [x5, #48]
  41de68:	cmp	w8, #0x1
  41de6c:	b.lt	41de90 <ferror@plt+0x1c2a0>  // b.tstop
  41de70:	ldr	x9, [x4, #64]
  41de74:	ldr	x10, [x3, #72]
  41de78:	add	x8, x8, x0
  41de7c:	ldurb	w8, [x8, #-1]
  41de80:	ldr	x9, [x9, x10, lsl #3]
  41de84:	cmp	w8, #0xa
  41de88:	cset	w8, eq  // eq = none
  41de8c:	str	w8, [x9, #40]
  41de90:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41de94:	ldr	w9, [x8, #1324]
  41de98:	add	w9, w9, #0x1
  41de9c:	str	w9, [x8, #1324]
  41dea0:	bl	41100c <ferror@plt+0xf41c>
  41dea4:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41dea8:	ldr	w8, [x8, #80]
  41deac:	cmp	w8, #0x0
  41deb0:	b.le	41ef9c <ferror@plt+0x1d3ac>
  41deb4:	mov	w8, #0x19                  	// #25
  41deb8:	b	41efa0 <ferror@plt+0x1d3b0>
  41debc:	ldrsw	x8, [x30, #56]
  41dec0:	cmp	w8, #0x1
  41dec4:	b.lt	41deec <ferror@plt+0x1c2fc>  // b.tstop
  41dec8:	ldr	x9, [x5, #48]
  41decc:	ldr	x10, [x4, #64]
  41ded0:	ldr	x11, [x3, #72]
  41ded4:	add	x8, x8, x9
  41ded8:	ldurb	w8, [x8, #-1]
  41dedc:	ldr	x9, [x10, x11, lsl #3]
  41dee0:	cmp	w8, #0xa
  41dee4:	cset	w8, eq  // eq = none
  41dee8:	str	w8, [x9, #40]
  41deec:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41def0:	ldr	w9, [x8, #1324]
  41def4:	mov	w10, #0x1                   	// #1
  41def8:	str	w10, [x13, #56]
  41defc:	add	w9, w9, #0x1
  41df00:	str	w9, [x8, #1324]
  41df04:	b	41ad40 <ferror@plt+0x19150>
  41df08:	ldrsw	x8, [x30, #56]
  41df0c:	cmp	w8, #0x1
  41df10:	b.lt	41df38 <ferror@plt+0x1c348>  // b.tstop
  41df14:	ldr	x9, [x5, #48]
  41df18:	ldr	x10, [x4, #64]
  41df1c:	ldr	x11, [x3, #72]
  41df20:	add	x8, x8, x9
  41df24:	ldurb	w8, [x8, #-1]
  41df28:	ldr	x9, [x10, x11, lsl #3]
  41df2c:	cmp	w8, #0xa
  41df30:	cset	w8, eq  // eq = none
  41df34:	str	w8, [x9, #40]
  41df38:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41df3c:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  41df40:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41df44:	mov	w11, #0x1                   	// #1
  41df48:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x3330>
  41df4c:	str	wzr, [x8, #1312]
  41df50:	str	wzr, [x9, #580]
  41df54:	str	w11, [x10, #2420]
  41df58:	str	w11, [x12, #3036]
  41df5c:	b	41ad40 <ferror@plt+0x19150>
  41df60:	ldrsw	x8, [x30, #56]
  41df64:	cmp	w8, #0x1
  41df68:	b.lt	41df90 <ferror@plt+0x1c3a0>  // b.tstop
  41df6c:	ldr	x9, [x5, #48]
  41df70:	ldr	x10, [x4, #64]
  41df74:	ldr	x11, [x3, #72]
  41df78:	add	x8, x8, x9
  41df7c:	ldurb	w8, [x8, #-1]
  41df80:	ldr	x9, [x10, x11, lsl #3]
  41df84:	cmp	w8, #0xa
  41df88:	cset	w8, eq  // eq = none
  41df8c:	str	w8, [x9, #40]
  41df90:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  41df94:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  41df98:	ldr	x9, [x9, #1680]
  41df9c:	ldr	x8, [x8, #1672]
  41dfa0:	lsl	x9, x9, #2
  41dfa4:	ldr	w10, [x8, x9]
  41dfa8:	and	w10, w10, #0xfffffffb
  41dfac:	str	w10, [x8, x9]
  41dfb0:	b	41ad40 <ferror@plt+0x19150>
  41dfb4:	ldrsw	x8, [x30, #56]
  41dfb8:	cmp	w8, #0x1
  41dfbc:	b.lt	41dfe4 <ferror@plt+0x1c3f4>  // b.tstop
  41dfc0:	ldr	x9, [x5, #48]
  41dfc4:	ldr	x10, [x4, #64]
  41dfc8:	ldr	x11, [x3, #72]
  41dfcc:	add	x8, x8, x9
  41dfd0:	ldurb	w8, [x8, #-1]
  41dfd4:	ldr	x9, [x10, x11, lsl #3]
  41dfd8:	cmp	w8, #0xa
  41dfdc:	cset	w8, eq  // eq = none
  41dfe0:	str	w8, [x9, #40]
  41dfe4:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41dfe8:	ldr	w8, [x8, #96]
  41dfec:	cbz	w8, 41efac <ferror@plt+0x1d3bc>
  41dff0:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41dff4:	adrp	x1, 425000 <ferror@plt+0x23410>
  41dff8:	add	x0, x0, #0xa0
  41dffc:	add	x1, x1, #0x68
  41e000:	b	41ee9c <ferror@plt+0x1d2ac>
  41e004:	ldrsw	x8, [x30, #56]
  41e008:	cmp	w8, #0x1
  41e00c:	b.lt	41e034 <ferror@plt+0x1c444>  // b.tstop
  41e010:	ldr	x9, [x5, #48]
  41e014:	ldr	x10, [x4, #64]
  41e018:	ldr	x11, [x3, #72]
  41e01c:	add	x8, x8, x9
  41e020:	ldurb	w8, [x8, #-1]
  41e024:	ldr	x9, [x10, x11, lsl #3]
  41e028:	cmp	w8, #0xa
  41e02c:	cset	w8, eq  // eq = none
  41e030:	str	w8, [x9, #40]
  41e034:	adrp	x0, 442000 <ferror@plt+0x40410>
  41e038:	add	x0, x0, #0xc0c
  41e03c:	b	41e29c <ferror@plt+0x1c6ac>
  41e040:	ldrsw	x8, [x30, #56]
  41e044:	cmp	w8, #0x1
  41e048:	b.lt	41e070 <ferror@plt+0x1c480>  // b.tstop
  41e04c:	ldr	x9, [x5, #48]
  41e050:	ldr	x10, [x4, #64]
  41e054:	ldr	x11, [x3, #72]
  41e058:	add	x8, x8, x9
  41e05c:	ldurb	w8, [x8, #-1]
  41e060:	ldr	x9, [x10, x11, lsl #3]
  41e064:	cmp	w8, #0xa
  41e068:	cset	w8, eq  // eq = none
  41e06c:	str	w8, [x9, #40]
  41e070:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e074:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e078:	mov	w11, #0x1                   	// #1
  41e07c:	mov	w10, #0x21                  	// #33
  41e080:	strb	wzr, [x8, #88]
  41e084:	mov	w8, #0x1                   	// #1
  41e088:	str	w8, [sp, #80]
  41e08c:	str	w11, [x9, #80]
  41e090:	str	w10, [x13, #56]
  41e094:	b	41ad40 <ferror@plt+0x19150>
  41e098:	ldrsw	x8, [x30, #56]
  41e09c:	ldr	x0, [x5, #48]
  41e0a0:	cmp	w8, #0x1
  41e0a4:	b.lt	41e0c8 <ferror@plt+0x1c4d8>  // b.tstop
  41e0a8:	ldr	x9, [x4, #64]
  41e0ac:	ldr	x10, [x3, #72]
  41e0b0:	add	x8, x8, x0
  41e0b4:	ldurb	w8, [x8, #-1]
  41e0b8:	ldr	x9, [x9, x10, lsl #3]
  41e0bc:	cmp	w8, #0xa
  41e0c0:	cset	w8, eq  // eq = none
  41e0c4:	str	w8, [x9, #40]
  41e0c8:	bl	41100c <ferror@plt+0xf41c>
  41e0cc:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e0d0:	ldr	w9, [x8, #80]
  41e0d4:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e0d8:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e0dc:	add	w9, w9, #0x1
  41e0e0:	str	w9, [x8, #80]
  41e0e4:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e0e8:	b	41f0f4 <ferror@plt+0x1d504>
  41e0ec:	ldrsw	x8, [x30, #56]
  41e0f0:	cmp	w8, #0x1
  41e0f4:	b.lt	41e11c <ferror@plt+0x1c52c>  // b.tstop
  41e0f8:	ldr	x9, [x5, #48]
  41e0fc:	ldr	x10, [x4, #64]
  41e100:	ldr	x11, [x3, #72]
  41e104:	add	x8, x8, x9
  41e108:	ldurb	w8, [x8, #-1]
  41e10c:	ldr	x9, [x10, x11, lsl #3]
  41e110:	cmp	w8, #0xa
  41e114:	cset	w8, eq  // eq = none
  41e118:	str	w8, [x9, #40]
  41e11c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e120:	ldr	w8, [x8, #96]
  41e124:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  41e128:	str	w8, [x9, #1320]
  41e12c:	b	41ad40 <ferror@plt+0x19150>
  41e130:	ldrsw	x8, [x30, #56]
  41e134:	cmp	w8, #0x1
  41e138:	b.lt	41e160 <ferror@plt+0x1c570>  // b.tstop
  41e13c:	ldr	x9, [x5, #48]
  41e140:	ldr	x10, [x4, #64]
  41e144:	ldr	x11, [x3, #72]
  41e148:	add	x8, x8, x9
  41e14c:	ldurb	w8, [x8, #-1]
  41e150:	ldr	x9, [x10, x11, lsl #3]
  41e154:	cmp	w8, #0xa
  41e158:	cset	w8, eq  // eq = none
  41e15c:	str	w8, [x9, #40]
  41e160:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e164:	ldr	w8, [x8, #96]
  41e168:	cbz	w8, 41efc0 <ferror@plt+0x1d3d0>
  41e16c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e170:	adrp	x1, 425000 <ferror@plt+0x23410>
  41e174:	add	x0, x0, #0xa0
  41e178:	add	x1, x1, #0x37
  41e17c:	b	41ee9c <ferror@plt+0x1d2ac>
  41e180:	ldrsw	x8, [x30, #56]
  41e184:	cmp	w8, #0x1
  41e188:	b.lt	41e1b0 <ferror@plt+0x1c5c0>  // b.tstop
  41e18c:	ldr	x9, [x5, #48]
  41e190:	ldr	x10, [x4, #64]
  41e194:	ldr	x11, [x3, #72]
  41e198:	add	x8, x8, x9
  41e19c:	ldurb	w8, [x8, #-1]
  41e1a0:	ldr	x9, [x10, x11, lsl #3]
  41e1a4:	cmp	w8, #0xa
  41e1a8:	cset	w8, eq  // eq = none
  41e1ac:	str	w8, [x9, #40]
  41e1b0:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e1b4:	ldr	w8, [x8, #96]
  41e1b8:	cbz	w8, 41efd4 <ferror@plt+0x1d3e4>
  41e1bc:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e1c0:	adrp	x1, 424000 <ferror@plt+0x22410>
  41e1c4:	add	x0, x0, #0xa0
  41e1c8:	add	x1, x1, #0xfc5
  41e1cc:	b	41ee9c <ferror@plt+0x1d2ac>
  41e1d0:	ldrsw	x8, [x30, #56]
  41e1d4:	cmp	w8, #0x1
  41e1d8:	b.lt	41e200 <ferror@plt+0x1c610>  // b.tstop
  41e1dc:	ldr	x9, [x5, #48]
  41e1e0:	ldr	x10, [x4, #64]
  41e1e4:	ldr	x11, [x3, #72]
  41e1e8:	add	x8, x8, x9
  41e1ec:	ldurb	w8, [x8, #-1]
  41e1f0:	ldr	x9, [x10, x11, lsl #3]
  41e1f4:	cmp	w8, #0xa
  41e1f8:	cset	w8, eq  // eq = none
  41e1fc:	str	w8, [x9, #40]
  41e200:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e204:	ldr	w8, [x8, #96]
  41e208:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  41e20c:	str	w8, [x9, #2664]
  41e210:	b	41ad40 <ferror@plt+0x19150>
  41e214:	ldrsw	x8, [x30, #56]
  41e218:	cmp	w8, #0x1
  41e21c:	b.lt	41e244 <ferror@plt+0x1c654>  // b.tstop
  41e220:	ldr	x9, [x5, #48]
  41e224:	ldr	x10, [x4, #64]
  41e228:	ldr	x11, [x3, #72]
  41e22c:	add	x8, x8, x9
  41e230:	ldurb	w8, [x8, #-1]
  41e234:	ldr	x9, [x10, x11, lsl #3]
  41e238:	cmp	w8, #0xa
  41e23c:	cset	w8, eq  // eq = none
  41e240:	str	w8, [x9, #40]
  41e244:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e248:	ldr	w8, [x8, #96]
  41e24c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  41e250:	ldr	w10, [x9, #3032]
  41e254:	cmp	w8, #0x0
  41e258:	mov	w8, #0xffffffff            	// #-1
  41e25c:	cneg	w8, w8, ne  // ne = any
  41e260:	add	w8, w8, w10
  41e264:	str	w8, [x9, #3032]
  41e268:	b	41ad40 <ferror@plt+0x19150>
  41e26c:	ldrsw	x8, [x30, #56]
  41e270:	ldr	x0, [x5, #48]
  41e274:	cmp	w8, #0x1
  41e278:	b.lt	41e29c <ferror@plt+0x1c6ac>  // b.tstop
  41e27c:	ldr	x9, [x4, #64]
  41e280:	ldr	x10, [x3, #72]
  41e284:	add	x8, x8, x0
  41e288:	ldurb	w8, [x8, #-1]
  41e28c:	ldr	x9, [x9, x10, lsl #3]
  41e290:	cmp	w8, #0xa
  41e294:	cset	w8, eq  // eq = none
  41e298:	str	w8, [x9, #40]
  41e29c:	bl	41100c <ferror@plt+0xf41c>
  41e2a0:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e2a4:	ldr	w10, [x9, #152]
  41e2a8:	sub	w8, w10, #0x1
  41e2ac:	cmp	w10, #0x0
  41e2b0:	str	w8, [x9, #152]
  41e2b4:	b.le	420c14 <ferror@plt+0x1f024>
  41e2b8:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e2bc:	ldr	x9, [x9, #136]
  41e2c0:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e2c4:	ldr	w8, [x9, w8, sxtw #2]
  41e2c8:	mov	w9, #0x1                   	// #1
  41e2cc:	bfi	w9, w8, #1, #31
  41e2d0:	str	w9, [x13, #56]
  41e2d4:	b	41f0ec <ferror@plt+0x1d4fc>
  41e2d8:	ldrsw	x8, [x30, #56]
  41e2dc:	cmp	w8, #0x1
  41e2e0:	b.lt	41e308 <ferror@plt+0x1c718>  // b.tstop
  41e2e4:	ldr	x9, [x5, #48]
  41e2e8:	ldr	x10, [x4, #64]
  41e2ec:	ldr	x11, [x3, #72]
  41e2f0:	add	x8, x8, x9
  41e2f4:	ldurb	w8, [x8, #-1]
  41e2f8:	ldr	x9, [x10, x11, lsl #3]
  41e2fc:	cmp	w8, #0xa
  41e300:	cset	w8, eq  // eq = none
  41e304:	str	w8, [x9, #40]
  41e308:	adrp	x26, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e30c:	ldr	w8, [x26, #96]
  41e310:	cbz	w8, 41efe8 <ferror@plt+0x1d3f8>
  41e314:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e318:	adrp	x1, 424000 <ferror@plt+0x22410>
  41e31c:	add	x0, x0, #0xa0
  41e320:	add	x1, x1, #0xf15
  41e324:	mov	x2, xzr
  41e328:	bl	40237c <ferror@plt+0x78c>
  41e32c:	b	41effc <ferror@plt+0x1d40c>
  41e330:	ldrsw	x8, [x30, #56]
  41e334:	cmp	w8, #0x1
  41e338:	b.lt	41e360 <ferror@plt+0x1c770>  // b.tstop
  41e33c:	ldr	x9, [x5, #48]
  41e340:	ldr	x10, [x4, #64]
  41e344:	ldr	x11, [x3, #72]
  41e348:	add	x8, x8, x9
  41e34c:	ldurb	w8, [x8, #-1]
  41e350:	ldr	x9, [x10, x11, lsl #3]
  41e354:	cmp	w8, #0xa
  41e358:	cset	w8, eq  // eq = none
  41e35c:	str	w8, [x9, #40]
  41e360:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e364:	ldr	w8, [x8, #96]
  41e368:	cbnz	w8, 41ad40 <ferror@plt+0x19150>
  41e36c:	adrp	x0, 42d000 <ferror@plt+0x2b410>
  41e370:	add	x0, x0, #0xba3
  41e374:	mov	w1, #0x1                   	// #1
  41e378:	bl	410f54 <ferror@plt+0xf364>
  41e37c:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41e380:	add	x14, x14, #0x480
  41e384:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e388:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e38c:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41e390:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e394:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e398:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41e39c:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e3a0:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e3a4:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e3a8:	b	41ad40 <ferror@plt+0x19150>
  41e3ac:	ldrsw	x8, [x30, #56]
  41e3b0:	cmp	w8, #0x1
  41e3b4:	b.lt	41e3dc <ferror@plt+0x1c7ec>  // b.tstop
  41e3b8:	ldr	x9, [x5, #48]
  41e3bc:	ldr	x10, [x4, #64]
  41e3c0:	ldr	x11, [x3, #72]
  41e3c4:	add	x8, x8, x9
  41e3c8:	ldurb	w8, [x8, #-1]
  41e3cc:	ldr	x9, [x10, x11, lsl #3]
  41e3d0:	cmp	w8, #0xa
  41e3d4:	cset	w8, eq  // eq = none
  41e3d8:	str	w8, [x9, #40]
  41e3dc:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e3e0:	ldr	w8, [x8, #96]
  41e3e4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  41e3e8:	cmp	w8, #0x0
  41e3ec:	cset	w8, eq  // eq = none
  41e3f0:	str	w8, [x9, #2628]
  41e3f4:	b	41ad40 <ferror@plt+0x19150>
  41e3f8:	ldrsw	x8, [x30, #56]
  41e3fc:	cmp	w8, #0x1
  41e400:	b.lt	41e428 <ferror@plt+0x1c838>  // b.tstop
  41e404:	ldr	x9, [x5, #48]
  41e408:	ldr	x10, [x4, #64]
  41e40c:	ldr	x11, [x3, #72]
  41e410:	add	x8, x8, x9
  41e414:	ldurb	w8, [x8, #-1]
  41e418:	ldr	x9, [x10, x11, lsl #3]
  41e41c:	cmp	w8, #0xa
  41e420:	cset	w8, eq  // eq = none
  41e424:	str	w8, [x9, #40]
  41e428:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e42c:	ldr	w8, [x8, #96]
  41e430:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  41e434:	str	w8, [x9, #1312]
  41e438:	b	41ad40 <ferror@plt+0x19150>
  41e43c:	ldrsw	x8, [x30, #56]
  41e440:	cmp	w8, #0x1
  41e444:	b.lt	41e46c <ferror@plt+0x1c87c>  // b.tstop
  41e448:	ldr	x9, [x5, #48]
  41e44c:	ldr	x10, [x4, #64]
  41e450:	ldr	x11, [x3, #72]
  41e454:	add	x8, x8, x9
  41e458:	ldurb	w8, [x8, #-1]
  41e45c:	ldr	x9, [x10, x11, lsl #3]
  41e460:	cmp	w8, #0xa
  41e464:	cset	w8, eq  // eq = none
  41e468:	str	w8, [x9, #40]
  41e46c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e470:	ldr	w8, [x8, #96]
  41e474:	cbz	w8, 41f014 <ferror@plt+0x1d424>
  41e478:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e47c:	adrp	x1, 442000 <ferror@plt+0x40410>
  41e480:	add	x0, x0, #0xa0
  41e484:	add	x1, x1, #0xcbc
  41e488:	b	41ee9c <ferror@plt+0x1d2ac>
  41e48c:	ldrsw	x8, [x30, #56]
  41e490:	cmp	w8, #0x1
  41e494:	b.lt	41e4bc <ferror@plt+0x1c8cc>  // b.tstop
  41e498:	ldr	x9, [x5, #48]
  41e49c:	ldr	x10, [x4, #64]
  41e4a0:	ldr	x11, [x3, #72]
  41e4a4:	add	x8, x8, x9
  41e4a8:	ldurb	w8, [x8, #-1]
  41e4ac:	ldr	x9, [x10, x11, lsl #3]
  41e4b0:	cmp	w8, #0xa
  41e4b4:	cset	w8, eq  // eq = none
  41e4b8:	str	w8, [x9, #40]
  41e4bc:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e4c0:	ldr	w8, [x8, #96]
  41e4c4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  41e4c8:	str	w8, [x9, #3092]
  41e4cc:	b	41ad40 <ferror@plt+0x19150>
  41e4d0:	ldrsw	x8, [x30, #56]
  41e4d4:	cmp	w8, #0x1
  41e4d8:	b.lt	41e500 <ferror@plt+0x1c910>  // b.tstop
  41e4dc:	ldr	x9, [x5, #48]
  41e4e0:	ldr	x10, [x4, #64]
  41e4e4:	ldr	x11, [x3, #72]
  41e4e8:	add	x8, x8, x9
  41e4ec:	ldurb	w8, [x8, #-1]
  41e4f0:	ldr	x9, [x10, x11, lsl #3]
  41e4f4:	cmp	w8, #0xa
  41e4f8:	cset	w8, eq  // eq = none
  41e4fc:	str	w8, [x9, #40]
  41e500:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e504:	ldr	w8, [x8, #96]
  41e508:	cbz	w8, 41f028 <ferror@plt+0x1d438>
  41e50c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e510:	adrp	x1, 425000 <ferror@plt+0x23410>
  41e514:	add	x0, x0, #0xa0
  41e518:	add	x1, x1, #0x79
  41e51c:	b	41ee9c <ferror@plt+0x1d2ac>
  41e520:	ldrsw	x8, [x30, #56]
  41e524:	cmp	w8, #0x1
  41e528:	b.lt	41e550 <ferror@plt+0x1c960>  // b.tstop
  41e52c:	ldr	x9, [x5, #48]
  41e530:	ldr	x10, [x4, #64]
  41e534:	ldr	x11, [x3, #72]
  41e538:	add	x8, x8, x9
  41e53c:	ldurb	w8, [x8, #-1]
  41e540:	ldr	x9, [x10, x11, lsl #3]
  41e544:	cmp	w8, #0xa
  41e548:	cset	w8, eq  // eq = none
  41e54c:	str	w8, [x9, #40]
  41e550:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e554:	ldr	w8, [x8, #96]
  41e558:	cbz	w8, 41f03c <ferror@plt+0x1d44c>
  41e55c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e560:	adrp	x1, 424000 <ferror@plt+0x22410>
  41e564:	add	x0, x0, #0xa0
  41e568:	add	x1, x1, #0xf52
  41e56c:	b	41ee9c <ferror@plt+0x1d2ac>
  41e570:	ldrsw	x8, [x30, #56]
  41e574:	cmp	w8, #0x1
  41e578:	b.lt	41e5a0 <ferror@plt+0x1c9b0>  // b.tstop
  41e57c:	ldr	x9, [x5, #48]
  41e580:	ldr	x10, [x4, #64]
  41e584:	ldr	x11, [x3, #72]
  41e588:	add	x8, x8, x9
  41e58c:	ldurb	w8, [x8, #-1]
  41e590:	ldr	x9, [x10, x11, lsl #3]
  41e594:	cmp	w8, #0xa
  41e598:	cset	w8, eq  // eq = none
  41e59c:	str	w8, [x9, #40]
  41e5a0:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  41e5a4:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  41e5a8:	ldr	x9, [x9, #1680]
  41e5ac:	ldr	x8, [x8, #1672]
  41e5b0:	lsl	x9, x9, #2
  41e5b4:	ldr	w10, [x8, x9]
  41e5b8:	orr	w10, w10, #0x1
  41e5bc:	str	w10, [x8, x9]
  41e5c0:	b	41ad40 <ferror@plt+0x19150>
  41e5c4:	ldrsw	x8, [x30, #56]
  41e5c8:	cmp	w8, #0x1
  41e5cc:	b.lt	41e5f4 <ferror@plt+0x1ca04>  // b.tstop
  41e5d0:	ldr	x9, [x5, #48]
  41e5d4:	ldr	x10, [x4, #64]
  41e5d8:	ldr	x11, [x3, #72]
  41e5dc:	add	x8, x8, x9
  41e5e0:	ldurb	w8, [x8, #-1]
  41e5e4:	ldr	x9, [x10, x11, lsl #3]
  41e5e8:	cmp	w8, #0xa
  41e5ec:	cset	w8, eq  // eq = none
  41e5f0:	str	w8, [x9, #40]
  41e5f4:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e5f8:	ldr	w8, [x8, #80]
  41e5fc:	cmp	w8, #0x0
  41e600:	b.le	41f050 <ferror@plt+0x1d460>
  41e604:	adrp	x26, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e608:	ldrb	w8, [x26, #88]
  41e60c:	tbnz	w8, #0, 41e62c <ferror@plt+0x1ca3c>
  41e610:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41e614:	ldr	w9, [x8, #1324]
  41e618:	mov	w1, #0x1                   	// #1
  41e61c:	mov	x0, xzr
  41e620:	add	w9, w9, #0x1
  41e624:	str	w9, [x8, #1324]
  41e628:	bl	4117a8 <ferror@plt+0xfbb8>
  41e62c:	adrp	x0, 422000 <ferror@plt+0x20410>
  41e630:	add	x0, x0, #0x323
  41e634:	bl	41100c <ferror@plt+0xf41c>
  41e638:	adrp	x28, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e63c:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e640:	ldr	w8, [x28, #152]
  41e644:	ldr	w10, [x9, #156]
  41e648:	cmp	w8, w10
  41e64c:	b.ge	41e664 <ferror@plt+0x1ca74>  // b.tcont
  41e650:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e654:	ldr	x0, [x9, #136]
  41e658:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e65c:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x7330>
  41e660:	b	41ecec <ferror@plt+0x1d0fc>
  41e664:	adrp	x26, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e668:	ldr	x0, [x26, #136]
  41e66c:	add	w8, w10, #0x19
  41e670:	sbfiz	x1, x8, #2, #32
  41e674:	str	w8, [x9, #156]
  41e678:	cbz	x0, 41eccc <ferror@plt+0x1d0dc>
  41e67c:	bl	401950 <realloc@plt>
  41e680:	b	41ecd4 <ferror@plt+0x1d0e4>
  41e684:	ldrsw	x8, [x30, #56]
  41e688:	cmp	w8, #0x1
  41e68c:	b.lt	41e6b4 <ferror@plt+0x1cac4>  // b.tstop
  41e690:	ldr	x9, [x5, #48]
  41e694:	ldr	x10, [x4, #64]
  41e698:	ldr	x11, [x3, #72]
  41e69c:	add	x8, x8, x9
  41e6a0:	ldurb	w8, [x8, #-1]
  41e6a4:	ldr	x9, [x10, x11, lsl #3]
  41e6a8:	cmp	w8, #0xa
  41e6ac:	cset	w8, eq  // eq = none
  41e6b0:	str	w8, [x9, #40]
  41e6b4:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  41e6b8:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  41e6bc:	ldr	x8, [x8, #1672]
  41e6c0:	ldr	x9, [x9, #1680]
  41e6c4:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e6c8:	ldr	w11, [x10, #96]
  41e6cc:	ldr	w10, [x8, x9, lsl #2]
  41e6d0:	cbz	w11, 41c288 <ferror@plt+0x1a698>
  41e6d4:	and	w10, w10, #0xfffffffe
  41e6d8:	str	w10, [x8, x9, lsl #2]
  41e6dc:	b	41ad40 <ferror@plt+0x19150>
  41e6e0:	ldrsw	x2, [x30, #56]
  41e6e4:	ldr	x1, [x5, #48]
  41e6e8:	cmp	w2, #0x1
  41e6ec:	b.lt	41e710 <ferror@plt+0x1cb20>  // b.tstop
  41e6f0:	ldr	x8, [x4, #64]
  41e6f4:	ldr	x9, [x3, #72]
  41e6f8:	add	x10, x2, x1
  41e6fc:	ldurb	w10, [x10, #-1]
  41e700:	ldr	x8, [x8, x9, lsl #3]
  41e704:	cmp	w10, #0xa
  41e708:	cset	w9, eq  // eq = none
  41e70c:	str	w9, [x8, #40]
  41e710:	ldr	w8, [sp, #84]
  41e714:	add	w8, w8, #0x1
  41e718:	str	w8, [sp, #84]
  41e71c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e720:	add	x0, x0, #0x120
  41e724:	bl	402078 <ferror@plt+0x488>
  41e728:	b	41b7a4 <ferror@plt+0x19bb4>
  41e72c:	ldrsw	x9, [x30, #56]
  41e730:	cmp	w9, #0x1
  41e734:	b.lt	41e75c <ferror@plt+0x1cb6c>  // b.tstop
  41e738:	ldr	x10, [x5, #48]
  41e73c:	ldr	x11, [x4, #64]
  41e740:	ldr	x12, [x3, #72]
  41e744:	add	x9, x9, x10
  41e748:	ldurb	w9, [x9, #-1]
  41e74c:	ldr	x10, [x11, x12, lsl #3]
  41e750:	cmp	w9, #0xa
  41e754:	cset	w9, eq  // eq = none
  41e758:	str	w9, [x10, #40]
  41e75c:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  41e760:	adrp	x10, 45d000 <stdin@@GLIBC_2.17+0x330>
  41e764:	ldr	x9, [x9, #1672]
  41e768:	ldr	x10, [x10, #1680]
  41e76c:	ldr	w9, [x9, x10, lsl #2]
  41e770:	tbnz	w9, #2, 41e828 <ferror@plt+0x1cc38>
  41e774:	mov	x14, x13
  41e778:	ldrb	w13, [x7, #112]
  41e77c:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e780:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e784:	mov	w12, #0x19                  	// #25
  41e788:	ldr	x9, [x5, #48]
  41e78c:	str	wzr, [x10, #80]
  41e790:	str	wzr, [x11, #2520]
  41e794:	str	w12, [x14, #56]
  41e798:	strb	w13, [x8]
  41e79c:	ldr	x15, [x4, #64]
  41e7a0:	ldr	x16, [x3, #72]
  41e7a4:	ldr	x11, [x15, x16, lsl #3]
  41e7a8:	ldr	x12, [x11, #8]
  41e7ac:	add	x10, x12, #0x2
  41e7b0:	cmp	x8, x10
  41e7b4:	b.cs	41f188 <ferror@plt+0x1d598>  // b.hs, b.nlast
  41e7b8:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e7bc:	ldrsw	x17, [x11, #24]
  41e7c0:	ldrsw	x14, [x10, #128]
  41e7c4:	add	x13, x17, x12
  41e7c8:	add	x18, x14, x12
  41e7cc:	add	x13, x13, #0x2
  41e7d0:	cmn	w14, #0x1
  41e7d4:	add	x14, x18, #0x2
  41e7d8:	b.lt	41e7f8 <ferror@plt+0x1cc08>  // b.tstop
  41e7dc:	ldrb	w11, [x14, #-1]!
  41e7e0:	strb	w11, [x13, #-1]!
  41e7e4:	ldr	x11, [x15, x16, lsl #3]
  41e7e8:	ldr	x12, [x11, #8]
  41e7ec:	cmp	x14, x12
  41e7f0:	b.hi	41e7dc <ferror@plt+0x1cbec>  // b.pmore
  41e7f4:	ldr	w17, [x11, #24]
  41e7f8:	sub	w13, w13, w14
  41e7fc:	str	w17, [x10, #128]
  41e800:	sxtw	x10, w13
  41e804:	add	x8, x8, x10
  41e808:	add	x12, x12, #0x2
  41e80c:	cmp	x8, x12
  41e810:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e814:	str	w17, [x11, #28]
  41e818:	b.cc	420c20 <ferror@plt+0x1f030>  // b.lo, b.ul, b.last
  41e81c:	add	x9, x9, x10
  41e820:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e824:	b	41f190 <ferror@plt+0x1d5a0>
  41e828:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41e82c:	ldr	w9, [x8, #1324]
  41e830:	add	w9, w9, #0x1
  41e834:	str	w9, [x8, #1324]
  41e838:	b	41ad40 <ferror@plt+0x19150>
  41e83c:	ldrsw	x8, [x30, #56]
  41e840:	cmp	w8, #0x1
  41e844:	b.lt	41e86c <ferror@plt+0x1cc7c>  // b.tstop
  41e848:	ldr	x9, [x5, #48]
  41e84c:	ldr	x10, [x4, #64]
  41e850:	ldr	x11, [x3, #72]
  41e854:	add	x8, x8, x9
  41e858:	ldurb	w8, [x8, #-1]
  41e85c:	ldr	x9, [x10, x11, lsl #3]
  41e860:	cmp	w8, #0xa
  41e864:	cset	w8, eq  // eq = none
  41e868:	str	w8, [x9, #40]
  41e86c:	adrp	x0, 442000 <ferror@plt+0x40410>
  41e870:	add	x0, x0, #0xc1c
  41e874:	bl	41100c <ferror@plt+0xf41c>
  41e878:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41e87c:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e880:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e884:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e888:	b	41f0f8 <ferror@plt+0x1d508>
  41e88c:	ldrsw	x8, [x30, #56]
  41e890:	cmp	w8, #0x1
  41e894:	b.lt	41e8bc <ferror@plt+0x1cccc>  // b.tstop
  41e898:	ldr	x9, [x5, #48]
  41e89c:	ldr	x10, [x4, #64]
  41e8a0:	ldr	x11, [x3, #72]
  41e8a4:	add	x8, x8, x9
  41e8a8:	ldurb	w8, [x8, #-1]
  41e8ac:	ldr	x9, [x10, x11, lsl #3]
  41e8b0:	cmp	w8, #0xa
  41e8b4:	cset	w8, eq  // eq = none
  41e8b8:	str	w8, [x9, #40]
  41e8bc:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e8c0:	mov	w9, #0x1                   	// #1
  41e8c4:	str	w9, [x8, #96]
  41e8c8:	b	41ad40 <ferror@plt+0x19150>
  41e8cc:	ldrsw	x8, [x30, #56]
  41e8d0:	cmp	w8, #0x1
  41e8d4:	b.lt	41e8fc <ferror@plt+0x1cd0c>  // b.tstop
  41e8d8:	ldr	x9, [x5, #48]
  41e8dc:	ldr	x10, [x4, #64]
  41e8e0:	ldr	x11, [x3, #72]
  41e8e4:	add	x8, x8, x9
  41e8e8:	ldurb	w8, [x8, #-1]
  41e8ec:	ldr	x9, [x10, x11, lsl #3]
  41e8f0:	cmp	w8, #0xa
  41e8f4:	cset	w8, eq  // eq = none
  41e8f8:	str	w8, [x9, #40]
  41e8fc:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41e900:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x5330>
  41e904:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  41e908:	mov	w11, #0x1                   	// #1
  41e90c:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x3330>
  41e910:	str	wzr, [x8, #1312]
  41e914:	str	wzr, [x9, #580]
  41e918:	str	w11, [x10, #2620]
  41e91c:	str	w11, [x12, #3036]
  41e920:	b	41ad40 <ferror@plt+0x19150>
  41e924:	ldrsw	x8, [x30, #56]
  41e928:	cmp	w8, #0x1
  41e92c:	b.lt	41e954 <ferror@plt+0x1cd64>  // b.tstop
  41e930:	ldr	x9, [x5, #48]
  41e934:	ldr	x10, [x4, #64]
  41e938:	ldr	x11, [x3, #72]
  41e93c:	add	x8, x8, x9
  41e940:	ldurb	w8, [x8, #-1]
  41e944:	ldr	x9, [x10, x11, lsl #3]
  41e948:	cmp	w8, #0xa
  41e94c:	cset	w8, eq  // eq = none
  41e950:	str	w8, [x9, #40]
  41e954:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e958:	ldr	w8, [x8, #96]
  41e95c:	cbz	w8, 41f0d0 <ferror@plt+0x1d4e0>
  41e960:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e964:	adrp	x1, 424000 <ferror@plt+0x22410>
  41e968:	add	x0, x0, #0xa0
  41e96c:	add	x1, x1, #0xfb0
  41e970:	b	41ee9c <ferror@plt+0x1d2ac>
  41e974:	ldrsw	x10, [x30, #56]
  41e978:	ldr	x8, [x5, #48]
  41e97c:	sub	x9, x10, #0x1
  41e980:	ldrb	w26, [x8, x9]
  41e984:	cmp	w10, #0x1
  41e988:	b.lt	41e9b0 <ferror@plt+0x1cdc0>  // b.tstop
  41e98c:	ldr	x11, [x4, #64]
  41e990:	ldr	x12, [x3, #72]
  41e994:	cmp	w26, #0xa
  41e998:	ldr	x11, [x11, x12, lsl #3]
  41e99c:	cset	w12, eq  // eq = none
  41e9a0:	cmp	w10, #0x800
  41e9a4:	str	w12, [x11, #40]
  41e9a8:	b.gt	420bb0 <ferror@plt+0x1efc0>
  41e9ac:	ldrb	w26, [x8, x9]
  41e9b0:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x4330>
  41e9b4:	add	x1, x8, #0x1
  41e9b8:	add	x0, x0, #0xa10
  41e9bc:	mov	w2, #0x800                 	// #2048
  41e9c0:	bl	401b50 <strncpy@plt>
  41e9c4:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x7330>
  41e9c8:	ldr	w8, [x8, #56]
  41e9cc:	cmp	w26, #0x7d
  41e9d0:	mov	w9, #0xfffffffd            	// #-3
  41e9d4:	cinc	w9, w9, eq  // eq = none
  41e9d8:	add	w8, w9, w8
  41e9dc:	strb	wzr, [x0, w8, sxtw]
  41e9e0:	bl	4176fc <ferror@plt+0x15b0c>
  41e9e4:	cbz	x0, 41f118 <ferror@plt+0x1d528>
  41e9e8:	mov	x28, x0
  41e9ec:	bl	401790 <strlen@plt>
  41e9f0:	cmp	w26, #0x7d
  41e9f4:	adrp	x1, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e9f8:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41e9fc:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x7330>
  41ea00:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ea04:	adrp	x5, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ea08:	b.eq	41eab0 <ferror@plt+0x1cec0>  // b.none
  41ea0c:	ldr	x8, [x4, #104]
  41ea10:	ldrb	w10, [x5, #112]
  41ea14:	ldr	x9, [x3, #48]
  41ea18:	strb	w10, [x8]
  41ea1c:	ldr	x15, [x2, #64]
  41ea20:	ldr	x16, [x1, #72]
  41ea24:	ldr	x11, [x15, x16, lsl #3]
  41ea28:	ldr	x12, [x11, #8]
  41ea2c:	add	x10, x12, #0x2
  41ea30:	cmp	x8, x10
  41ea34:	b.cs	41ea9c <ferror@plt+0x1ceac>  // b.hs, b.nlast
  41ea38:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ea3c:	ldrsw	x17, [x11, #24]
  41ea40:	ldrsw	x14, [x10, #128]
  41ea44:	add	x13, x17, x12
  41ea48:	add	x18, x14, x12
  41ea4c:	add	x13, x13, #0x2
  41ea50:	cmn	w14, #0x1
  41ea54:	add	x14, x18, #0x2
  41ea58:	b.lt	41ea78 <ferror@plt+0x1ce88>  // b.tstop
  41ea5c:	ldrb	w11, [x14, #-1]!
  41ea60:	strb	w11, [x13, #-1]!
  41ea64:	ldr	x11, [x15, x16, lsl #3]
  41ea68:	ldr	x12, [x11, #8]
  41ea6c:	cmp	x14, x12
  41ea70:	b.hi	41ea5c <ferror@plt+0x1ce6c>  // b.pmore
  41ea74:	ldr	w17, [x11, #24]
  41ea78:	sub	w13, w13, w14
  41ea7c:	str	w17, [x10, #128]
  41ea80:	sxtw	x10, w13
  41ea84:	add	x8, x8, x10
  41ea88:	add	x12, x12, #0x2
  41ea8c:	cmp	x8, x12
  41ea90:	str	w17, [x11, #28]
  41ea94:	b.cc	420c20 <ferror@plt+0x1f030>  // b.lo, b.ul, b.last
  41ea98:	add	x9, x9, x10
  41ea9c:	strb	w26, [x8, #-1]!
  41eaa0:	str	x9, [x3, #48]
  41eaa4:	ldrb	w9, [x8]
  41eaa8:	str	x8, [x4, #104]
  41eaac:	strb	w9, [x5, #112]
  41eab0:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41eab4:	ldr	w8, [x8, #2524]
  41eab8:	cbnz	w8, 41eb08 <ferror@plt+0x1cf18>
  41eabc:	ldrb	w8, [x28]
  41eac0:	cmp	w8, #0x5e
  41eac4:	b.eq	41eb08 <ferror@plt+0x1cf18>  // b.none
  41eac8:	cbz	x0, 41eadc <ferror@plt+0x1ceec>
  41eacc:	add	x8, x0, x28
  41ead0:	ldurb	w8, [x8, #-1]
  41ead4:	cmp	w8, #0x24
  41ead8:	b.eq	41eb08 <ferror@plt+0x1cf18>  // b.none
  41eadc:	cmp	w26, #0x7d
  41eae0:	b.eq	41f404 <ferror@plt+0x1d814>  // b.none
  41eae4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  41eae8:	ldr	w8, [x8, #3972]
  41eaec:	cbz	w8, 41f404 <ferror@plt+0x1d814>
  41eaf0:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  41eaf4:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  41eaf8:	ldr	x8, [x8, #1672]
  41eafc:	ldr	x9, [x9, #1680]
  41eb00:	ldr	w8, [x8, x9, lsl #2]
  41eb04:	tbnz	w8, #2, 41f404 <ferror@plt+0x1d814>
  41eb08:	mov	x0, x28
  41eb0c:	bl	401790 <strlen@plt>
  41eb10:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41eb14:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41eb18:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41eb1c:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41eb20:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41eb24:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41eb28:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41eb2c:	cbz	x0, 41ec08 <ferror@plt+0x1d018>
  41eb30:	ldr	x8, [x4, #64]
  41eb34:	ldr	x9, [x3, #72]
  41eb38:	ldr	x10, [x5, #48]
  41eb3c:	ldr	x11, [x6, #104]
  41eb40:	ldrb	w13, [x7, #112]
  41eb44:	b	41eb84 <ferror@plt+0x1cf94>
  41eb48:	sub	w16, w16, w17
  41eb4c:	str	w18, [x13, #128]
  41eb50:	sxtw	x13, w16
  41eb54:	add	x11, x11, x13
  41eb58:	add	x15, x15, #0x2
  41eb5c:	cmp	x11, x15
  41eb60:	str	w18, [x14, #28]
  41eb64:	b.cc	420c20 <ferror@plt+0x1f030>  // b.lo, b.ul, b.last
  41eb68:	add	x10, x10, x13
  41eb6c:	strb	w12, [x11, #-1]!
  41eb70:	str	x10, [x5, #48]
  41eb74:	ldrb	w13, [x11]
  41eb78:	str	x11, [x6, #104]
  41eb7c:	strb	w13, [x7, #112]
  41eb80:	cbz	x0, 41ec08 <ferror@plt+0x1d018>
  41eb84:	sub	x0, x0, #0x1
  41eb88:	ldrb	w12, [x28, x0]
  41eb8c:	strb	w13, [x11]
  41eb90:	ldr	x14, [x8, x9, lsl #3]
  41eb94:	ldr	x15, [x14, #8]
  41eb98:	add	x13, x15, #0x2
  41eb9c:	cmp	x11, x13
  41eba0:	b.cs	41eb6c <ferror@plt+0x1cf7c>  // b.hs, b.nlast
  41eba4:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41eba8:	ldrsw	x18, [x14, #24]
  41ebac:	ldrsw	x17, [x13, #128]
  41ebb0:	add	x16, x18, x15
  41ebb4:	add	x1, x17, x15
  41ebb8:	add	x16, x16, #0x2
  41ebbc:	cmn	w17, #0x1
  41ebc0:	add	x17, x1, #0x2
  41ebc4:	b.lt	41eb48 <ferror@plt+0x1cf58>  // b.tstop
  41ebc8:	ldrb	w14, [x17, #-1]!
  41ebcc:	strb	w14, [x16, #-1]!
  41ebd0:	ldr	x14, [x8, x9, lsl #3]
  41ebd4:	ldr	x15, [x14, #8]
  41ebd8:	cmp	x17, x15
  41ebdc:	b.hi	41ebc8 <ferror@plt+0x1cfd8>  // b.pmore
  41ebe0:	ldr	w18, [x14, #24]
  41ebe4:	b	41eb48 <ferror@plt+0x1cf58>
  41ebe8:	adrp	x28, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ebec:	ldr	x0, [x28, #136]
  41ebf0:	add	w8, w10, #0x19
  41ebf4:	sbfiz	x1, x8, #2, #32
  41ebf8:	str	w8, [x9, #156]
  41ebfc:	cbz	x0, 41f138 <ferror@plt+0x1d548>
  41ec00:	bl	401950 <realloc@plt>
  41ec04:	b	41f140 <ferror@plt+0x1d550>
  41ec08:	ldrb	w8, [x28]
  41ec0c:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41ec10:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ec14:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ec18:	cmp	w8, #0x5e
  41ec1c:	add	x14, x14, #0x480
  41ec20:	b.ne	41ad40 <ferror@plt+0x19150>  // b.any
  41ec24:	mov	w8, #0xf                   	// #15
  41ec28:	str	w8, [x13, #56]
  41ec2c:	b	41ad40 <ferror@plt+0x19150>
  41ec30:	adrp	x28, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ec34:	ldr	x0, [x28, #136]
  41ec38:	add	w8, w10, #0x19
  41ec3c:	sbfiz	x1, x8, #2, #32
  41ec40:	str	w8, [x9, #156]
  41ec44:	cbz	x0, 41f1c0 <ferror@plt+0x1d5d0>
  41ec48:	bl	401950 <realloc@plt>
  41ec4c:	b	41f1c8 <ferror@plt+0x1d5d8>
  41ec50:	adrp	x28, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ec54:	ldr	x0, [x28, #136]
  41ec58:	add	w8, w10, #0x19
  41ec5c:	sbfiz	x1, x8, #2, #32
  41ec60:	str	w8, [x9, #156]
  41ec64:	cbz	x0, 41f234 <ferror@plt+0x1d644>
  41ec68:	bl	401950 <realloc@plt>
  41ec6c:	b	41f23c <ferror@plt+0x1d64c>
  41ec70:	adrp	x28, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ec74:	ldr	x0, [x28, #136]
  41ec78:	add	w8, w10, #0x19
  41ec7c:	sbfiz	x1, x8, #2, #32
  41ec80:	str	w8, [x9, #156]
  41ec84:	cbz	x0, 41f284 <ferror@plt+0x1d694>
  41ec88:	bl	401950 <realloc@plt>
  41ec8c:	b	41f28c <ferror@plt+0x1d69c>
  41ec90:	adrp	x26, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ec94:	ldr	x0, [x26, #136]
  41ec98:	add	w8, w10, #0x19
  41ec9c:	sbfiz	x1, x8, #2, #32
  41eca0:	str	w8, [x9, #156]
  41eca4:	cbz	x0, 41f2d4 <ferror@plt+0x1d6e4>
  41eca8:	bl	401950 <realloc@plt>
  41ecac:	b	41f2dc <ferror@plt+0x1d6ec>
  41ecb0:	ldr	x0, [x28, #136]
  41ecb4:	add	w8, w10, #0x19
  41ecb8:	sbfiz	x1, x8, #2, #32
  41ecbc:	str	w8, [x9, #156]
  41ecc0:	cbz	x0, 41f348 <ferror@plt+0x1d758>
  41ecc4:	bl	401950 <realloc@plt>
  41ecc8:	b	41f350 <ferror@plt+0x1d760>
  41eccc:	mov	x0, x1
  41ecd0:	bl	4018b0 <malloc@plt>
  41ecd4:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ecd8:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x7330>
  41ecdc:	str	x0, [x26, #136]
  41ece0:	cbz	x0, 420bd8 <ferror@plt+0x1efe8>
  41ece4:	ldr	w8, [x28, #152]
  41ece8:	adrp	x26, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ecec:	ldr	w9, [x11, #56]
  41ecf0:	add	w10, w8, #0x1
  41ecf4:	str	w10, [x28, #152]
  41ecf8:	sub	w10, w9, #0x1
  41ecfc:	cmp	w10, #0x0
  41ed00:	csel	w9, w9, w10, lt  // lt = tstop
  41ed04:	asr	w9, w9, #1
  41ed08:	str	w9, [x0, w8, sxtw #2]
  41ed0c:	ldr	x0, [x12, #48]
  41ed10:	mov	w8, #0x9                   	// #9
  41ed14:	str	w8, [x11, #56]
  41ed18:	mov	w8, #0x1                   	// #1
  41ed1c:	strb	w8, [x26, #88]
  41ed20:	bl	41100c <ferror@plt+0xf41c>
  41ed24:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41ed28:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ed2c:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ed30:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ed34:	b	41f0f8 <ferror@plt+0x1d508>
  41ed38:	adrp	x28, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ed3c:	ldr	x0, [x28, #136]
  41ed40:	add	w8, w10, #0x19
  41ed44:	sbfiz	x1, x8, #2, #32
  41ed48:	str	w8, [x9, #156]
  41ed4c:	cbz	x0, 41f398 <ferror@plt+0x1d7a8>
  41ed50:	bl	401950 <realloc@plt>
  41ed54:	b	41f3a0 <ferror@plt+0x1d7b0>
  41ed58:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ed5c:	adrp	x1, 425000 <ferror@plt+0x23410>
  41ed60:	add	x0, x0, #0xa0
  41ed64:	add	x1, x1, #0x23
  41ed68:	b	41f0e0 <ferror@plt+0x1d4f0>
  41ed6c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ed70:	adrp	x1, 442000 <ferror@plt+0x40410>
  41ed74:	add	x0, x0, #0xa0
  41ed78:	add	x1, x1, #0xccf
  41ed7c:	b	41f0e0 <ferror@plt+0x1d4f0>
  41ed80:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ed84:	adrp	x1, 424000 <ferror@plt+0x22410>
  41ed88:	add	x0, x0, #0xa0
  41ed8c:	add	x1, x1, #0xf9c
  41ed90:	b	41f0e0 <ferror@plt+0x1d4f0>
  41ed94:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ed98:	adrp	x1, 425000 <ferror@plt+0x23410>
  41ed9c:	add	x0, x0, #0xa0
  41eda0:	add	x1, x1, #0x47
  41eda4:	b	41f0e0 <ferror@plt+0x1d4f0>
  41eda8:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41edac:	adrp	x1, 442000 <ferror@plt+0x40410>
  41edb0:	add	x0, x0, #0xa0
  41edb4:	add	x1, x1, #0xc93
  41edb8:	b	41f0e0 <ferror@plt+0x1d4f0>
  41edbc:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41edc0:	adrp	x1, 425000 <ferror@plt+0x23410>
  41edc4:	add	x0, x0, #0xa0
  41edc8:	add	x1, x1, #0xaf
  41edcc:	b	41f0e0 <ferror@plt+0x1d4f0>
  41edd0:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41edd4:	adrp	x1, 424000 <ferror@plt+0x22410>
  41edd8:	add	x0, x0, #0xa0
  41eddc:	add	x1, x1, #0xfd8
  41ede0:	b	41f0e0 <ferror@plt+0x1d4f0>
  41ede4:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ede8:	adrp	x1, 424000 <ferror@plt+0x22410>
  41edec:	add	x0, x0, #0xa0
  41edf0:	add	x1, x1, #0xefc
  41edf4:	bl	4024b4 <ferror@plt+0x8c4>
  41edf8:	ldr	w8, [x26, #96]
  41edfc:	b	41f008 <ferror@plt+0x1d418>
  41ee00:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ee04:	adrp	x1, 442000 <ferror@plt+0x40410>
  41ee08:	add	x0, x0, #0xa0
  41ee0c:	add	x1, x1, #0xca9
  41ee10:	b	41f0e0 <ferror@plt+0x1d4f0>
  41ee14:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ee18:	adrp	x1, 424000 <ferror@plt+0x22410>
  41ee1c:	add	x0, x0, #0xa0
  41ee20:	add	x1, x1, #0xf3e
  41ee24:	b	41f0e0 <ferror@plt+0x1d4f0>
  41ee28:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ee2c:	ldr	w10, [x9, #152]
  41ee30:	sub	w8, w10, #0x1
  41ee34:	cmp	w10, #0x0
  41ee38:	str	w8, [x9, #152]
  41ee3c:	b.le	420c14 <ferror@plt+0x1f024>
  41ee40:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ee44:	ldr	x9, [x9, #136]
  41ee48:	str	wzr, [sp, #84]
  41ee4c:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ee50:	ldr	w8, [x9, w8, sxtw #2]
  41ee54:	mov	w9, #0x1                   	// #1
  41ee58:	bfi	w9, w8, #1, #31
  41ee5c:	str	w9, [x13, #56]
  41ee60:	b	41ad40 <ferror@plt+0x19150>
  41ee64:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ee68:	adrp	x1, 425000 <ferror@plt+0x23410>
  41ee6c:	add	x0, x0, #0xa0
  41ee70:	add	x1, x1, #0x8b
  41ee74:	b	41f0e0 <ferror@plt+0x1d4f0>
  41ee78:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ee7c:	adrp	x1, 442000 <ferror@plt+0x40410>
  41ee80:	add	x0, x0, #0xa0
  41ee84:	add	x1, x1, #0xc7f
  41ee88:	b	41f0e0 <ferror@plt+0x1d4f0>
  41ee8c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ee90:	adrp	x1, 424000 <ferror@plt+0x22410>
  41ee94:	add	x0, x0, #0xa0
  41ee98:	add	x1, x1, #0xf2d
  41ee9c:	bl	4024b4 <ferror@plt+0x8c4>
  41eea0:	b	41f0e8 <ferror@plt+0x1d4f8>
  41eea4:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41eea8:	adrp	x1, 424000 <ferror@plt+0x22410>
  41eeac:	add	x0, x0, #0xa0
  41eeb0:	add	x1, x1, #0xf87
  41eeb4:	b	41f0e0 <ferror@plt+0x1d4f0>
  41eeb8:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41eebc:	adrp	x1, 424000 <ferror@plt+0x22410>
  41eec0:	add	x0, x0, #0xa0
  41eec4:	add	x1, x1, #0xffd
  41eec8:	b	41f0e0 <ferror@plt+0x1d4f0>
  41eecc:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41eed0:	adrp	x1, 425000 <ferror@plt+0x23410>
  41eed4:	add	x0, x0, #0xa0
  41eed8:	add	x1, x1, #0x9d
  41eedc:	b	41f0e0 <ferror@plt+0x1d4f0>
  41eee0:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41eee4:	adrp	x1, 424000 <ferror@plt+0x22410>
  41eee8:	add	x0, x0, #0xa0
  41eeec:	add	x1, x1, #0xf78
  41eef0:	b	41f0e0 <ferror@plt+0x1d4f0>
  41eef4:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41eef8:	adrp	x1, 424000 <ferror@plt+0x22410>
  41eefc:	add	x0, x0, #0xa0
  41ef00:	add	x1, x1, #0xfeb
  41ef04:	b	41f0e0 <ferror@plt+0x1d4f0>
  41ef08:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ef0c:	adrp	x1, 425000 <ferror@plt+0x23410>
  41ef10:	add	x0, x0, #0xa0
  41ef14:	add	x1, x1, #0xf
  41ef18:	b	41f0e0 <ferror@plt+0x1d4f0>
  41ef1c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ef20:	adrp	x1, 425000 <ferror@plt+0x23410>
  41ef24:	add	x0, x0, #0xa0
  41ef28:	add	x1, x1, #0x57
  41ef2c:	b	41f0e0 <ferror@plt+0x1d4f0>
  41ef30:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ef34:	adrp	x1, 442000 <ferror@plt+0x40410>
  41ef38:	add	x0, x0, #0xa0
  41ef3c:	add	x1, x1, #0xc74
  41ef40:	bl	4024b4 <ferror@plt+0x8c4>
  41ef44:	ldr	w8, [x26, #96]
  41ef48:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41ef4c:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ef50:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ef54:	cmp	w8, #0x1
  41ef58:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ef5c:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41ef60:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ef64:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ef68:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41ef6c:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ef70:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ef74:	add	x14, x14, #0x480
  41ef78:	b.ne	41ad40 <ferror@plt+0x19150>  // b.any
  41ef7c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  41ef80:	str	wzr, [x8, #2616]
  41ef84:	b	41ad40 <ferror@plt+0x19150>
  41ef88:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ef8c:	adrp	x1, 424000 <ferror@plt+0x22410>
  41ef90:	add	x0, x0, #0xa0
  41ef94:	add	x1, x1, #0xf65
  41ef98:	b	41f0e0 <ferror@plt+0x1d4f0>
  41ef9c:	mov	w8, #0x3                   	// #3
  41efa0:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41efa4:	str	w8, [x13, #56]
  41efa8:	b	41f0ec <ferror@plt+0x1d4fc>
  41efac:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41efb0:	adrp	x1, 425000 <ferror@plt+0x23410>
  41efb4:	add	x0, x0, #0xa0
  41efb8:	add	x1, x1, #0x68
  41efbc:	b	41f0e0 <ferror@plt+0x1d4f0>
  41efc0:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41efc4:	adrp	x1, 425000 <ferror@plt+0x23410>
  41efc8:	add	x0, x0, #0xa0
  41efcc:	add	x1, x1, #0x37
  41efd0:	b	41f0e0 <ferror@plt+0x1d4f0>
  41efd4:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41efd8:	adrp	x1, 424000 <ferror@plt+0x22410>
  41efdc:	add	x0, x0, #0xa0
  41efe0:	add	x1, x1, #0xfc5
  41efe4:	b	41f0e0 <ferror@plt+0x1d4f0>
  41efe8:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41efec:	adrp	x1, 424000 <ferror@plt+0x22410>
  41eff0:	add	x0, x0, #0xa0
  41eff4:	add	x1, x1, #0xf15
  41eff8:	bl	4024b4 <ferror@plt+0x8c4>
  41effc:	ldr	w8, [x26, #96]
  41f000:	cmp	w8, #0x0
  41f004:	cset	w8, eq  // eq = none
  41f008:	adrp	x9, 461000 <stdin@@GLIBC_2.17+0x4330>
  41f00c:	str	w8, [x9, #1320]
  41f010:	b	41f0e8 <ferror@plt+0x1d4f8>
  41f014:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f018:	adrp	x1, 442000 <ferror@plt+0x40410>
  41f01c:	add	x0, x0, #0xa0
  41f020:	add	x1, x1, #0xcbc
  41f024:	b	41f0e0 <ferror@plt+0x1d4f0>
  41f028:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f02c:	adrp	x1, 425000 <ferror@plt+0x23410>
  41f030:	add	x0, x0, #0xa0
  41f034:	add	x1, x1, #0x79
  41f038:	b	41f0e0 <ferror@plt+0x1d4f0>
  41f03c:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f040:	adrp	x1, 424000 <ferror@plt+0x22410>
  41f044:	add	x0, x0, #0xa0
  41f048:	add	x1, x1, #0xf52
  41f04c:	b	41f0e0 <ferror@plt+0x1d4f0>
  41f050:	ldrb	w8, [x7, #112]
  41f054:	strb	w8, [x28]
  41f058:	str	x26, [x6, #104]
  41f05c:	str	x26, [x5, #48]
  41f060:	str	wzr, [x30, #56]
  41f064:	ldrb	w8, [x26]
  41f068:	strb	w8, [x7, #112]
  41f06c:	strb	wzr, [x26]
  41f070:	ldr	x8, [x4, #64]
  41f074:	str	x26, [x6, #104]
  41f078:	cbz	x8, 41f088 <ferror@plt+0x1d498>
  41f07c:	ldr	x9, [x3, #72]
  41f080:	ldr	x0, [x8, x9, lsl #3]
  41f084:	cbnz	x0, 41f0b0 <ferror@plt+0x1d4c0>
  41f088:	bl	420c38 <ferror@plt+0x1f048>
  41f08c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f090:	ldr	x0, [x8, #32]
  41f094:	mov	w1, #0x4000                	// #16384
  41f098:	bl	420ce4 <ferror@plt+0x1f0f4>
  41f09c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f0a0:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f0a4:	ldr	x8, [x8, #64]
  41f0a8:	ldr	x9, [x9, #72]
  41f0ac:	str	x0, [x8, x9, lsl #3]
  41f0b0:	mov	w8, #0x1                   	// #1
  41f0b4:	str	w8, [x0, #40]
  41f0b8:	bl	4118cc <ferror@plt+0xfcdc>
  41f0bc:	mov	w8, #0x3                   	// #3
  41f0c0:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f0c4:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f0c8:	str	w8, [x13, #56]
  41f0cc:	b	41f0f0 <ferror@plt+0x1d500>
  41f0d0:	adrp	x0, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f0d4:	adrp	x1, 424000 <ferror@plt+0x22410>
  41f0d8:	add	x0, x0, #0xa0
  41f0dc:	add	x1, x1, #0xfb0
  41f0e0:	mov	x2, xzr
  41f0e4:	bl	40237c <ferror@plt+0x78c>
  41f0e8:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f0ec:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f0f0:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f0f4:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41f0f8:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41f0fc:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f100:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f104:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41f108:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f10c:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f110:	add	x14, x14, #0x480
  41f114:	b	41ad40 <ferror@plt+0x19150>
  41f118:	adrp	x1, 442000 <ferror@plt+0x40410>
  41f11c:	add	x1, x1, #0xd29
  41f120:	mov	w2, #0x5                   	// #5
  41f124:	bl	401ae0 <dcgettext@plt>
  41f128:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x4330>
  41f12c:	add	x1, x1, #0xa10
  41f130:	bl	415fb8 <ferror@plt+0x143c8>
  41f134:	b	41f0e8 <ferror@plt+0x1d4f8>
  41f138:	mov	x0, x1
  41f13c:	bl	4018b0 <malloc@plt>
  41f140:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41f144:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f148:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f14c:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f150:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f154:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f158:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41f15c:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f160:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f164:	add	x14, x14, #0x480
  41f168:	str	x0, [x28, #136]
  41f16c:	cbz	x0, 420bd8 <ferror@plt+0x1efe8>
  41f170:	ldr	w8, [x26, #152]
  41f174:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41f178:	ldr	w9, [x13, #56]
  41f17c:	add	w10, w8, #0x1
  41f180:	mov	w11, #0x2f                  	// #47
  41f184:	b	41f3e4 <ferror@plt+0x1d7f4>
  41f188:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f18c:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f190:	mov	w11, #0xa                   	// #10
  41f194:	adrp	x10, 461000 <stdin@@GLIBC_2.17+0x4330>
  41f198:	strb	w11, [x8, #-1]!
  41f19c:	str	x9, [x5, #48]
  41f1a0:	ldrb	w9, [x8]
  41f1a4:	ldr	w11, [x10, #1328]
  41f1a8:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41f1ac:	add	x14, x14, #0x480
  41f1b0:	strb	w9, [x7, #112]
  41f1b4:	str	x8, [x6, #104]
  41f1b8:	cbz	w11, 41ad40 <ferror@plt+0x19150>
  41f1bc:	b	420af8 <ferror@plt+0x1ef08>
  41f1c0:	mov	x0, x1
  41f1c4:	bl	4018b0 <malloc@plt>
  41f1c8:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41f1cc:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f1d0:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f1d4:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f1d8:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41f1dc:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f1e0:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f1e4:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41f1e8:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f1ec:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f1f0:	add	x14, x14, #0x480
  41f1f4:	str	x0, [x28, #136]
  41f1f8:	cbz	x0, 420bd8 <ferror@plt+0x1efe8>
  41f1fc:	ldr	w8, [x26, #152]
  41f200:	ldr	w9, [x13, #56]
  41f204:	add	w10, w8, #0x1
  41f208:	str	w10, [x26, #152]
  41f20c:	mov	w11, #0x27                  	// #39
  41f210:	sub	w10, w9, #0x1
  41f214:	cmp	w10, #0x0
  41f218:	csel	w9, w9, w10, lt  // lt = tstop
  41f21c:	asr	w9, w9, #1
  41f220:	str	w9, [x0, w8, sxtw #2]
  41f224:	mov	w8, #0x1                   	// #1
  41f228:	str	w11, [x13, #56]
  41f22c:	str	w8, [sp, #84]
  41f230:	b	41ad40 <ferror@plt+0x19150>
  41f234:	mov	x0, x1
  41f238:	bl	4018b0 <malloc@plt>
  41f23c:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41f240:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f244:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f248:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f24c:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f250:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f254:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41f258:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f25c:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f260:	add	x14, x14, #0x480
  41f264:	str	x0, [x28, #136]
  41f268:	cbz	x0, 420bd8 <ferror@plt+0x1efe8>
  41f26c:	ldr	w8, [x26, #152]
  41f270:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41f274:	ldr	w9, [x13, #56]
  41f278:	add	w10, w8, #0x1
  41f27c:	mov	w11, #0x25                  	// #37
  41f280:	b	41f3e4 <ferror@plt+0x1d7f4>
  41f284:	mov	x0, x1
  41f288:	bl	4018b0 <malloc@plt>
  41f28c:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41f290:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f294:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f298:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f29c:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41f2a0:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f2a4:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f2a8:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41f2ac:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f2b0:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f2b4:	add	x14, x14, #0x480
  41f2b8:	str	x0, [x28, #136]
  41f2bc:	cbz	x0, 420bd8 <ferror@plt+0x1efe8>
  41f2c0:	ldr	w8, [x26, #152]
  41f2c4:	ldr	w9, [x13, #56]
  41f2c8:	add	w10, w8, #0x1
  41f2cc:	mov	w11, #0x1d                  	// #29
  41f2d0:	b	41f3e4 <ferror@plt+0x1d7f4>
  41f2d4:	mov	x0, x1
  41f2d8:	bl	4018b0 <malloc@plt>
  41f2dc:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41f2e0:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f2e4:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f2e8:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f2ec:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41f2f0:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f2f4:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f2f8:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41f2fc:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f300:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f304:	add	x14, x14, #0x480
  41f308:	str	x0, [x26, #136]
  41f30c:	cbz	x0, 420bd8 <ferror@plt+0x1efe8>
  41f310:	ldr	w8, [x28, #152]
  41f314:	adrp	x26, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f318:	ldr	w9, [x13, #56]
  41f31c:	add	w10, w8, #0x1
  41f320:	str	w10, [x28, #152]
  41f324:	mov	w11, #0x9                   	// #9
  41f328:	sub	w10, w9, #0x1
  41f32c:	cmp	w10, #0x0
  41f330:	csel	w9, w9, w10, lt  // lt = tstop
  41f334:	asr	w9, w9, #1
  41f338:	str	w9, [x0, w8, sxtw #2]
  41f33c:	str	w11, [x13, #56]
  41f340:	strb	wzr, [x26, #88]
  41f344:	b	41ad40 <ferror@plt+0x19150>
  41f348:	mov	x0, x1
  41f34c:	bl	4018b0 <malloc@plt>
  41f350:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41f354:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f358:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f35c:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f360:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41f364:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f368:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f36c:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41f370:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f374:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f378:	add	x14, x14, #0x480
  41f37c:	str	x0, [x28, #136]
  41f380:	cbz	x0, 420bd8 <ferror@plt+0x1efe8>
  41f384:	ldr	w8, [x26, #152]
  41f388:	ldr	w9, [x13, #56]
  41f38c:	add	w10, w8, #0x1
  41f390:	mov	w11, #0x31                  	// #49
  41f394:	b	41f3e4 <ferror@plt+0x1d7f4>
  41f398:	mov	x0, x1
  41f39c:	bl	4018b0 <malloc@plt>
  41f3a0:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41f3a4:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f3a8:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f3ac:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f3b0:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f3b4:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f3b8:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41f3bc:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f3c0:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f3c4:	add	x14, x14, #0x480
  41f3c8:	str	x0, [x28, #136]
  41f3cc:	cbz	x0, 420bd8 <ferror@plt+0x1efe8>
  41f3d0:	ldr	w8, [x26, #152]
  41f3d4:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41f3d8:	ldr	w9, [x13, #56]
  41f3dc:	add	w10, w8, #0x1
  41f3e0:	mov	w11, #0x2d                  	// #45
  41f3e4:	str	w10, [x26, #152]
  41f3e8:	sub	w10, w9, #0x1
  41f3ec:	cmp	w10, #0x0
  41f3f0:	csel	w9, w9, w10, lt  // lt = tstop
  41f3f4:	asr	w9, w9, #1
  41f3f8:	str	w9, [x0, w8, sxtw #2]
  41f3fc:	str	w11, [x13, #56]
  41f400:	b	41ad40 <ferror@plt+0x19150>
  41f404:	ldr	x26, [x4, #104]
  41f408:	ldrb	w8, [x5, #112]
  41f40c:	ldr	x15, [x3, #48]
  41f410:	str	x28, [sp, #56]
  41f414:	strb	w8, [x26]
  41f418:	ldr	x16, [x2, #64]
  41f41c:	ldr	x17, [x1, #72]
  41f420:	ldr	x9, [x16, x17, lsl #3]
  41f424:	ldr	x10, [x9, #8]
  41f428:	stp	x17, x16, [sp, #32]
  41f42c:	add	x8, x10, #0x2
  41f430:	cmp	x26, x8
  41f434:	b.cs	41f49c <ferror@plt+0x1d8ac>  // b.hs, b.nlast
  41f438:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f43c:	ldrsw	x13, [x9, #24]
  41f440:	ldrsw	x12, [x8, #128]
  41f444:	add	x11, x13, x10
  41f448:	add	x14, x12, x10
  41f44c:	add	x11, x11, #0x2
  41f450:	cmn	w12, #0x1
  41f454:	add	x12, x14, #0x2
  41f458:	b.lt	41f478 <ferror@plt+0x1d888>  // b.tstop
  41f45c:	ldrb	w9, [x12, #-1]!
  41f460:	strb	w9, [x11, #-1]!
  41f464:	ldr	x9, [x16, x17, lsl #3]
  41f468:	ldr	x10, [x9, #8]
  41f46c:	cmp	x12, x10
  41f470:	b.hi	41f45c <ferror@plt+0x1d86c>  // b.pmore
  41f474:	ldr	w13, [x9, #24]
  41f478:	sub	w11, w11, w12
  41f47c:	str	w13, [x8, #128]
  41f480:	sxtw	x8, w11
  41f484:	add	x26, x26, x8
  41f488:	add	x10, x10, #0x2
  41f48c:	cmp	x26, x10
  41f490:	str	w13, [x9, #28]
  41f494:	b.cc	420c20 <ferror@plt+0x1f030>  // b.lo, b.ul, b.last
  41f498:	add	x15, x15, x8
  41f49c:	mov	w8, #0x29                  	// #41
  41f4a0:	strb	w8, [x26, #-1]!
  41f4a4:	str	x15, [x3, #48]
  41f4a8:	ldrb	w28, [x26]
  41f4ac:	ldr	x0, [sp, #56]
  41f4b0:	str	x15, [sp, #48]
  41f4b4:	str	x26, [x4, #104]
  41f4b8:	strb	w28, [x5, #112]
  41f4bc:	bl	401790 <strlen@plt>
  41f4c0:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f4c4:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f4c8:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41f4cc:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f4d0:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f4d4:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41f4d8:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f4dc:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f4e0:	cbz	x0, 41f5f8 <ferror@plt+0x1da08>
  41f4e4:	ldp	x17, x16, [sp, #40]
  41f4e8:	ldr	x18, [sp, #32]
  41f4ec:	b	41f530 <ferror@plt+0x1d940>
  41f4f0:	sub	w12, w12, w13
  41f4f4:	str	w14, [x9, #128]
  41f4f8:	sxtw	x9, w12
  41f4fc:	add	x26, x26, x9
  41f500:	add	x11, x11, #0x2
  41f504:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f508:	cmp	x26, x11
  41f50c:	str	w14, [x10, #28]
  41f510:	b.cc	420c20 <ferror@plt+0x1f030>  // b.lo, b.ul, b.last
  41f514:	add	x16, x16, x9
  41f518:	strb	w8, [x26, #-1]!
  41f51c:	str	x16, [x5, #48]
  41f520:	ldrb	w28, [x26]
  41f524:	str	x26, [x6, #104]
  41f528:	strb	w28, [x7, #112]
  41f52c:	cbz	x0, 41f600 <ferror@plt+0x1da10>
  41f530:	ldr	x8, [sp, #56]
  41f534:	sub	x0, x0, #0x1
  41f538:	ldrb	w8, [x8, x0]
  41f53c:	strb	w28, [x26]
  41f540:	ldr	x10, [x17, x18, lsl #3]
  41f544:	ldr	x11, [x10, #8]
  41f548:	add	x9, x11, #0x2
  41f54c:	cmp	x26, x9
  41f550:	b.cs	41f518 <ferror@plt+0x1d928>  // b.hs, b.nlast
  41f554:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f558:	ldrsw	x14, [x10, #24]
  41f55c:	ldrsw	x13, [x9, #128]
  41f560:	add	x12, x14, x11
  41f564:	add	x15, x13, x11
  41f568:	add	x12, x12, #0x2
  41f56c:	cmn	w13, #0x1
  41f570:	add	x13, x15, #0x2
  41f574:	b.lt	41f4f0 <ferror@plt+0x1d900>  // b.tstop
  41f578:	ldrb	w10, [x13, #-1]!
  41f57c:	strb	w10, [x12, #-1]!
  41f580:	ldr	x10, [x17, x18, lsl #3]
  41f584:	ldr	x11, [x10, #8]
  41f588:	cmp	x13, x11
  41f58c:	b.hi	41f578 <ferror@plt+0x1d988>  // b.pmore
  41f590:	ldr	w14, [x10, #24]
  41f594:	b	41f4f0 <ferror@plt+0x1d900>
  41f598:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  41f59c:	ldr	x9, [x8, #2600]
  41f5a0:	mov	x26, x12
  41f5a4:	add	x10, x9, #0x8
  41f5a8:	str	x10, [x8, #2600]
  41f5ac:	ldr	x0, [x9, #8]
  41f5b0:	bl	4217a4 <ferror@plt+0x1fbb4>
  41f5b4:	ldrb	w8, [x26, #132]
  41f5b8:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41f5bc:	add	x14, x14, #0x480
  41f5c0:	adrp	x15, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f5c4:	adrp	x2, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f5c8:	adrp	x30, 464000 <stdin@@GLIBC_2.17+0x7330>
  41f5cc:	adrp	x7, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f5d0:	adrp	x6, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f5d4:	adrp	x5, 464000 <stdin@@GLIBC_2.17+0x7330>
  41f5d8:	adrp	x4, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f5dc:	adrp	x3, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f5e0:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f5e4:	tbnz	w8, #0, 41ad40 <ferror@plt+0x19150>
  41f5e8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f5ec:	ldr	x0, [x8, #32]
  41f5f0:	bl	420ec0 <ferror@plt+0x1f2d0>
  41f5f4:	b	41e37c <ferror@plt+0x1c78c>
  41f5f8:	ldp	x17, x16, [sp, #40]
  41f5fc:	ldr	x18, [sp, #32]
  41f600:	strb	w28, [x26]
  41f604:	ldr	x9, [x17, x18, lsl #3]
  41f608:	ldr	x10, [x9, #8]
  41f60c:	add	x8, x10, #0x2
  41f610:	cmp	x26, x8
  41f614:	b.cs	41f68c <ferror@plt+0x1da9c>  // b.hs, b.nlast
  41f618:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f61c:	ldrsw	x13, [x9, #24]
  41f620:	ldrsw	x12, [x8, #128]
  41f624:	add	x11, x13, x10
  41f628:	add	x14, x12, x10
  41f62c:	add	x11, x11, #0x2
  41f630:	cmn	w12, #0x1
  41f634:	add	x12, x14, #0x2
  41f638:	b.lt	41f658 <ferror@plt+0x1da68>  // b.tstop
  41f63c:	ldrb	w9, [x12, #-1]!
  41f640:	strb	w9, [x11, #-1]!
  41f644:	ldr	x9, [x17, x18, lsl #3]
  41f648:	ldr	x10, [x9, #8]
  41f64c:	cmp	x12, x10
  41f650:	b.hi	41f63c <ferror@plt+0x1da4c>  // b.pmore
  41f654:	ldr	w13, [x9, #24]
  41f658:	sub	w11, w11, w12
  41f65c:	str	w13, [x8, #128]
  41f660:	sxtw	x8, w11
  41f664:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41f668:	add	x26, x26, x8
  41f66c:	add	x10, x10, #0x2
  41f670:	add	x14, x14, #0x480
  41f674:	cmp	x26, x10
  41f678:	str	w13, [x9, #28]
  41f67c:	b.cc	420c20 <ferror@plt+0x1f030>  // b.lo, b.ul, b.last
  41f680:	add	x16, x16, x8
  41f684:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f688:	b	41f698 <ferror@plt+0x1daa8>
  41f68c:	adrp	x14, 43c000 <ferror@plt+0x3a410>
  41f690:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f694:	add	x14, x14, #0x480
  41f698:	mov	w8, #0x28                  	// #40
  41f69c:	strb	w8, [x26, #-1]!
  41f6a0:	str	x16, [x5, #48]
  41f6a4:	ldrb	w8, [x26]
  41f6a8:	str	x26, [x6, #104]
  41f6ac:	strb	w8, [x7, #112]
  41f6b0:	b	41ad40 <ferror@plt+0x19150>
  41f6b4:	adrp	x1, 442000 <ferror@plt+0x40410>
  41f6b8:	add	x1, x1, #0xddd
  41f6bc:	b	420624 <ferror@plt+0x1ea34>
  41f6c0:	ldrsw	x9, [x30, #56]
  41f6c4:	ldr	x8, [x5, #48]
  41f6c8:	cmp	w9, #0x1
  41f6cc:	b.lt	41fe58 <ferror@plt+0x1e268>  // b.tstop
  41f6d0:	ldr	x10, [x4, #64]
  41f6d4:	ldr	x11, [x3, #72]
  41f6d8:	add	x9, x9, x8
  41f6dc:	ldurb	w9, [x9, #-1]
  41f6e0:	ldr	x10, [x10, x11, lsl #3]
  41f6e4:	cmp	w9, #0xa
  41f6e8:	cset	w9, eq  // eq = none
  41f6ec:	str	w9, [x10, #40]
  41f6f0:	b	41fe58 <ferror@plt+0x1e268>
  41f6f4:	adrp	x1, 442000 <ferror@plt+0x40410>
  41f6f8:	add	x1, x1, #0xdfe
  41f6fc:	b	420624 <ferror@plt+0x1ea34>
  41f700:	ldrsw	x9, [x30, #56]
  41f704:	ldr	x8, [x5, #48]
  41f708:	cmp	w9, #0x1
  41f70c:	b.lt	41f730 <ferror@plt+0x1db40>  // b.tstop
  41f710:	ldr	x10, [x4, #64]
  41f714:	ldr	x11, [x3, #72]
  41f718:	add	x9, x9, x8
  41f71c:	ldurb	w9, [x9, #-1]
  41f720:	ldr	x10, [x10, x11, lsl #3]
  41f724:	cmp	w9, #0xa
  41f728:	cset	w9, eq  // eq = none
  41f72c:	str	w9, [x10, #40]
  41f730:	ldrb	w0, [x8]
  41f734:	b	420638 <ferror@plt+0x1ea48>
  41f738:	ldrsw	x8, [x30, #56]
  41f73c:	ldr	x1, [x5, #48]
  41f740:	cmp	w8, #0x1
  41f744:	b.lt	41f770 <ferror@plt+0x1db80>  // b.tstop
  41f748:	ldr	x10, [x4, #64]
  41f74c:	ldr	x11, [x3, #72]
  41f750:	add	x9, x8, x1
  41f754:	ldurb	w9, [x9, #-1]
  41f758:	ldr	x10, [x10, x11, lsl #3]
  41f75c:	cmp	w9, #0xa
  41f760:	cset	w9, eq  // eq = none
  41f764:	cmp	w8, #0x7ff
  41f768:	str	w9, [x10, #40]
  41f76c:	b.gt	420bb0 <ferror@plt+0x1efc0>
  41f770:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x4330>
  41f774:	add	x0, x0, #0xa10
  41f778:	mov	w2, #0x800                 	// #2048
  41f77c:	bl	401b50 <strncpy@plt>
  41f780:	mov	w0, #0x107                 	// #263
  41f784:	b	420638 <ferror@plt+0x1ea48>
  41f788:	ldrsw	x8, [x30, #56]
  41f78c:	cmp	w8, #0x1
  41f790:	b.lt	4209a8 <ferror@plt+0x1edb8>  // b.tstop
  41f794:	ldr	x9, [x5, #48]
  41f798:	ldr	x10, [x4, #64]
  41f79c:	ldr	x11, [x3, #72]
  41f7a0:	mov	w0, #0x109                 	// #265
  41f7a4:	b	420548 <ferror@plt+0x1e958>
  41f7a8:	ldrsw	x8, [x30, #56]
  41f7ac:	cmp	w8, #0x1
  41f7b0:	b.lt	41f7d8 <ferror@plt+0x1dbe8>  // b.tstop
  41f7b4:	ldr	x9, [x5, #48]
  41f7b8:	ldr	x10, [x4, #64]
  41f7bc:	ldr	x11, [x3, #72]
  41f7c0:	add	x8, x8, x9
  41f7c4:	ldurb	w8, [x8, #-1]
  41f7c8:	ldr	x9, [x10, x11, lsl #3]
  41f7cc:	cmp	w8, #0xa
  41f7d0:	cset	w8, eq  // eq = none
  41f7d4:	str	w8, [x9, #40]
  41f7d8:	mov	w8, #0x17                  	// #23
  41f7dc:	str	w8, [x13, #56]
  41f7e0:	mov	w0, #0x11e                 	// #286
  41f7e4:	b	420638 <ferror@plt+0x1ea48>
  41f7e8:	ldrsw	x8, [x30, #56]
  41f7ec:	cmp	w8, #0x1
  41f7f0:	b.lt	41f818 <ferror@plt+0x1dc28>  // b.tstop
  41f7f4:	ldr	x9, [x5, #48]
  41f7f8:	ldr	x10, [x4, #64]
  41f7fc:	ldr	x11, [x3, #72]
  41f800:	add	x8, x8, x9
  41f804:	ldurb	w8, [x8, #-1]
  41f808:	ldr	x9, [x10, x11, lsl #3]
  41f80c:	cmp	w8, #0xa
  41f810:	cset	w8, eq  // eq = none
  41f814:	str	w8, [x9, #40]
  41f818:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41f81c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  41f820:	ldr	w8, [x8, #2524]
  41f824:	ldr	w9, [x9, #3104]
  41f828:	mov	w10, #0x3                   	// #3
  41f82c:	mov	w11, #0x12c                 	// #300
  41f830:	str	w10, [x13, #56]
  41f834:	orr	w8, w9, w8
  41f838:	cmp	w8, #0x0
  41f83c:	mov	w8, #0x12e                 	// #302
  41f840:	csel	w0, w8, w11, eq  // eq = none
  41f844:	b	420638 <ferror@plt+0x1ea48>
  41f848:	ldrsw	x8, [x30, #56]
  41f84c:	cmp	w8, #0x1
  41f850:	b.lt	41f878 <ferror@plt+0x1dc88>  // b.tstop
  41f854:	ldr	x9, [x5, #48]
  41f858:	ldr	x10, [x4, #64]
  41f85c:	ldr	x11, [x3, #72]
  41f860:	add	x8, x8, x9
  41f864:	ldurb	w8, [x8, #-1]
  41f868:	ldr	x9, [x10, x11, lsl #3]
  41f86c:	cmp	w8, #0xa
  41f870:	cset	w8, eq  // eq = none
  41f874:	str	w8, [x9, #40]
  41f878:	mov	w8, #0x3                   	// #3
  41f87c:	b	42084c <ferror@plt+0x1ec5c>
  41f880:	ldrsw	x8, [x30, #56]
  41f884:	cmp	w8, #0x1
  41f888:	b.lt	41f8b0 <ferror@plt+0x1dcc0>  // b.tstop
  41f88c:	ldr	x9, [x5, #48]
  41f890:	ldr	x10, [x4, #64]
  41f894:	ldr	x11, [x3, #72]
  41f898:	add	x8, x8, x9
  41f89c:	ldurb	w8, [x8, #-1]
  41f8a0:	ldr	x9, [x10, x11, lsl #3]
  41f8a4:	cmp	w8, #0xa
  41f8a8:	cset	w8, eq  // eq = none
  41f8ac:	str	w8, [x9, #40]
  41f8b0:	mov	w8, #0x17                  	// #23
  41f8b4:	str	w8, [x13, #56]
  41f8b8:	mov	w0, #0x111                 	// #273
  41f8bc:	b	420638 <ferror@plt+0x1ea48>
  41f8c0:	ldrsw	x8, [x30, #56]
  41f8c4:	cmp	w8, #0x1
  41f8c8:	b.lt	4209c0 <ferror@plt+0x1edd0>  // b.tstop
  41f8cc:	ldr	x9, [x5, #48]
  41f8d0:	ldr	x10, [x4, #64]
  41f8d4:	ldr	x11, [x3, #72]
  41f8d8:	mov	w0, #0x3d                  	// #61
  41f8dc:	b	420548 <ferror@plt+0x1e958>
  41f8e0:	ldrsw	x8, [x30, #56]
  41f8e4:	cmp	w8, #0x1
  41f8e8:	b.lt	41f910 <ferror@plt+0x1dd20>  // b.tstop
  41f8ec:	ldr	x9, [x5, #48]
  41f8f0:	ldr	x10, [x4, #64]
  41f8f4:	ldr	x11, [x3, #72]
  41f8f8:	add	x8, x8, x9
  41f8fc:	ldurb	w8, [x8, #-1]
  41f900:	ldr	x9, [x10, x11, lsl #3]
  41f904:	cmp	w8, #0xa
  41f908:	cset	w8, eq  // eq = none
  41f90c:	str	w8, [x9, #40]
  41f910:	mov	w8, #0x17                  	// #23
  41f914:	str	w8, [x13, #56]
  41f918:	mov	w0, #0x11d                 	// #285
  41f91c:	b	420638 <ferror@plt+0x1ea48>
  41f920:	ldrsw	x8, [x30, #56]
  41f924:	cmp	w8, #0x1
  41f928:	b.lt	4209c8 <ferror@plt+0x1edd8>  // b.tstop
  41f92c:	ldr	x9, [x5, #48]
  41f930:	ldr	x10, [x4, #64]
  41f934:	ldr	x11, [x3, #72]
  41f938:	mov	w0, #0x10d                 	// #269
  41f93c:	b	420548 <ferror@plt+0x1e958>
  41f940:	ldrsw	x8, [x30, #56]
  41f944:	cmp	w8, #0x1
  41f948:	b.lt	41f970 <ferror@plt+0x1dd80>  // b.tstop
  41f94c:	ldr	x9, [x5, #48]
  41f950:	ldr	x10, [x4, #64]
  41f954:	ldr	x11, [x3, #72]
  41f958:	add	x8, x8, x9
  41f95c:	ldurb	w8, [x8, #-1]
  41f960:	ldr	x9, [x10, x11, lsl #3]
  41f964:	cmp	w8, #0xa
  41f968:	cset	w8, eq  // eq = none
  41f96c:	str	w8, [x9, #40]
  41f970:	mov	w8, #0x17                  	// #23
  41f974:	str	w8, [x13, #56]
  41f978:	mov	w0, #0x114                 	// #276
  41f97c:	b	420638 <ferror@plt+0x1ea48>
  41f980:	ldrb	w8, [x7, #112]
  41f984:	add	x9, x26, #0x1
  41f988:	mov	w10, #0x1                   	// #1
  41f98c:	strb	w8, [x28]
  41f990:	str	x9, [x6, #104]
  41f994:	str	x26, [x5, #48]
  41f998:	str	w10, [x30, #56]
  41f99c:	ldrb	w8, [x26, #1]
  41f9a0:	strb	w8, [x7, #112]
  41f9a4:	strb	wzr, [x26, #1]
  41f9a8:	ldrsw	x8, [x30, #56]
  41f9ac:	str	x9, [x6, #104]
  41f9b0:	cmp	w8, #0x1
  41f9b4:	b.lt	4209d0 <ferror@plt+0x1ede0>  // b.tstop
  41f9b8:	ldr	x9, [x5, #48]
  41f9bc:	ldr	x10, [x4, #64]
  41f9c0:	ldr	x11, [x3, #72]
  41f9c4:	mov	w0, #0x24                  	// #36
  41f9c8:	b	420548 <ferror@plt+0x1e958>
  41f9cc:	ldrsw	x8, [x30, #56]
  41f9d0:	cmp	w8, #0x1
  41f9d4:	b.lt	41f9fc <ferror@plt+0x1de0c>  // b.tstop
  41f9d8:	ldr	x9, [x5, #48]
  41f9dc:	ldr	x10, [x4, #64]
  41f9e0:	ldr	x11, [x3, #72]
  41f9e4:	add	x8, x8, x9
  41f9e8:	ldurb	w8, [x8, #-1]
  41f9ec:	ldr	x9, [x10, x11, lsl #3]
  41f9f0:	cmp	w8, #0xa
  41f9f4:	cset	w8, eq  // eq = none
  41f9f8:	str	w8, [x9, #40]
  41f9fc:	mov	w8, #0x17                  	// #23
  41fa00:	str	w8, [x13, #56]
  41fa04:	mov	w0, #0x113                 	// #275
  41fa08:	b	420638 <ferror@plt+0x1ea48>
  41fa0c:	ldrsw	x8, [x30, #56]
  41fa10:	cmp	w8, #0x1
  41fa14:	b.lt	41fa3c <ferror@plt+0x1de4c>  // b.tstop
  41fa18:	ldr	x9, [x5, #48]
  41fa1c:	ldr	x10, [x4, #64]
  41fa20:	ldr	x11, [x3, #72]
  41fa24:	add	x8, x8, x9
  41fa28:	ldurb	w8, [x8, #-1]
  41fa2c:	ldr	x9, [x10, x11, lsl #3]
  41fa30:	cmp	w8, #0xa
  41fa34:	cset	w8, eq  // eq = none
  41fa38:	str	w8, [x9, #40]
  41fa3c:	bl	4163ec <ferror@plt+0x147fc>
  41fa40:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41fa44:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  41fa48:	ldr	w8, [x8, #2524]
  41fa4c:	ldr	w9, [x9, #3104]
  41fa50:	orr	w8, w9, w8
  41fa54:	cbz	w8, 4209d8 <ferror@plt+0x1ede8>
  41fa58:	adrp	x12, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41fa5c:	ldrb	w8, [x12, #112]
  41fa60:	add	x9, x26, #0x1
  41fa64:	mov	w10, #0x1                   	// #1
  41fa68:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41fa6c:	strb	w8, [x28]
  41fa70:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x7330>
  41fa74:	str	x26, [x8, #48]
  41fa78:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x7330>
  41fa7c:	str	x9, [x11, #104]
  41fa80:	str	w10, [x8, #56]
  41fa84:	ldrb	w8, [x26, #1]
  41fa88:	mov	w0, #0x28                  	// #40
  41fa8c:	strb	w8, [x12, #112]
  41fa90:	strb	wzr, [x26, #1]
  41fa94:	str	x9, [x11, #104]
  41fa98:	b	420638 <ferror@plt+0x1ea48>
  41fa9c:	ldrsw	x8, [x30, #56]
  41faa0:	cmp	w8, #0x1
  41faa4:	b.lt	41facc <ferror@plt+0x1dedc>  // b.tstop
  41faa8:	ldr	x9, [x5, #48]
  41faac:	ldr	x10, [x4, #64]
  41fab0:	ldr	x11, [x3, #72]
  41fab4:	add	x8, x8, x9
  41fab8:	ldurb	w8, [x8, #-1]
  41fabc:	ldr	x9, [x10, x11, lsl #3]
  41fac0:	cmp	w8, #0xa
  41fac4:	cset	w8, eq  // eq = none
  41fac8:	str	w8, [x9, #40]
  41facc:	mov	w8, #0x17                  	// #23
  41fad0:	str	w8, [x13, #56]
  41fad4:	mov	w0, #0x11c                 	// #284
  41fad8:	b	420638 <ferror@plt+0x1ea48>
  41fadc:	ldrsw	x8, [x30, #56]
  41fae0:	cmp	w8, #0x1
  41fae4:	b.lt	41fb0c <ferror@plt+0x1df1c>  // b.tstop
  41fae8:	ldr	x9, [x5, #48]
  41faec:	ldr	x10, [x4, #64]
  41faf0:	ldr	x11, [x3, #72]
  41faf4:	add	x8, x8, x9
  41faf8:	ldurb	w8, [x8, #-1]
  41fafc:	ldr	x9, [x10, x11, lsl #3]
  41fb00:	cmp	w8, #0xa
  41fb04:	cset	w8, eq  // eq = none
  41fb08:	str	w8, [x9, #40]
  41fb0c:	mov	w8, #0x17                  	// #23
  41fb10:	str	w8, [x13, #56]
  41fb14:	mov	w0, #0x11b                 	// #283
  41fb18:	b	420638 <ferror@plt+0x1ea48>
  41fb1c:	ldrsw	x8, [x30, #56]
  41fb20:	cmp	w8, #0x1
  41fb24:	b.lt	41fb4c <ferror@plt+0x1df5c>  // b.tstop
  41fb28:	ldr	x9, [x5, #48]
  41fb2c:	ldr	x10, [x4, #64]
  41fb30:	ldr	x11, [x3, #72]
  41fb34:	add	x8, x8, x9
  41fb38:	ldurb	w8, [x8, #-1]
  41fb3c:	ldr	x9, [x10, x11, lsl #3]
  41fb40:	cmp	w8, #0xa
  41fb44:	cset	w8, eq  // eq = none
  41fb48:	str	w8, [x9, #40]
  41fb4c:	mov	w8, #0x17                  	// #23
  41fb50:	str	w8, [x13, #56]
  41fb54:	mov	w0, #0x127                 	// #295
  41fb58:	b	420638 <ferror@plt+0x1ea48>
  41fb5c:	ldrsw	x8, [x30, #56]
  41fb60:	cmp	w8, #0x1
  41fb64:	b.lt	41fb8c <ferror@plt+0x1df9c>  // b.tstop
  41fb68:	ldr	x9, [x5, #48]
  41fb6c:	ldr	x10, [x4, #64]
  41fb70:	ldr	x11, [x3, #72]
  41fb74:	add	x8, x8, x9
  41fb78:	ldurb	w8, [x8, #-1]
  41fb7c:	ldr	x9, [x10, x11, lsl #3]
  41fb80:	cmp	w8, #0xa
  41fb84:	cset	w8, eq  // eq = none
  41fb88:	str	w8, [x9, #40]
  41fb8c:	mov	w8, #0x17                  	// #23
  41fb90:	str	w8, [x13, #56]
  41fb94:	mov	w0, #0x122                 	// #290
  41fb98:	b	420638 <ferror@plt+0x1ea48>
  41fb9c:	bl	4118cc <ferror@plt+0xfcdc>
  41fba0:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41fba4:	mov	w0, wzr
  41fba8:	str	wzr, [x8, #2528]
  41fbac:	b	420638 <ferror@plt+0x1ea48>
  41fbb0:	ldrsw	x8, [x30, #56]
  41fbb4:	cmp	w8, #0x1
  41fbb8:	b.lt	41fbe0 <ferror@plt+0x1dff0>  // b.tstop
  41fbbc:	ldr	x9, [x5, #48]
  41fbc0:	ldr	x10, [x4, #64]
  41fbc4:	ldr	x11, [x3, #72]
  41fbc8:	add	x8, x8, x9
  41fbcc:	ldurb	w8, [x8, #-1]
  41fbd0:	ldr	x9, [x10, x11, lsl #3]
  41fbd4:	cmp	w8, #0xa
  41fbd8:	cset	w8, eq  // eq = none
  41fbdc:	str	w8, [x9, #40]
  41fbe0:	mov	w8, #0x17                  	// #23
  41fbe4:	str	w8, [x13, #56]
  41fbe8:	mov	w0, #0x11f                 	// #287
  41fbec:	b	420638 <ferror@plt+0x1ea48>
  41fbf0:	ldrsw	x8, [x30, #56]
  41fbf4:	cmp	w8, #0x1
  41fbf8:	b.lt	4209ec <ferror@plt+0x1edfc>  // b.tstop
  41fbfc:	ldr	x9, [x5, #48]
  41fc00:	ldr	x10, [x4, #64]
  41fc04:	ldr	x11, [x3, #72]
  41fc08:	mov	w0, #0x106                 	// #262
  41fc0c:	b	420548 <ferror@plt+0x1e958>
  41fc10:	ldrsw	x8, [x30, #56]
  41fc14:	cmp	w8, #0x1
  41fc18:	b.lt	4209f4 <ferror@plt+0x1ee04>  // b.tstop
  41fc1c:	ldr	x9, [x5, #48]
  41fc20:	ldr	x10, [x4, #64]
  41fc24:	ldr	x11, [x3, #72]
  41fc28:	mov	w0, #0x12a                 	// #298
  41fc2c:	b	420548 <ferror@plt+0x1e958>
  41fc30:	ldrsw	x8, [x30, #56]
  41fc34:	cmp	w8, #0x1
  41fc38:	b.lt	41fc60 <ferror@plt+0x1e070>  // b.tstop
  41fc3c:	ldr	x9, [x5, #48]
  41fc40:	ldr	x10, [x4, #64]
  41fc44:	ldr	x11, [x3, #72]
  41fc48:	add	x8, x8, x9
  41fc4c:	ldurb	w8, [x8, #-1]
  41fc50:	ldr	x9, [x10, x11, lsl #3]
  41fc54:	cmp	w8, #0xa
  41fc58:	cset	w8, eq  // eq = none
  41fc5c:	str	w8, [x9, #40]
  41fc60:	adrp	x1, 442000 <ferror@plt+0x40410>
  41fc64:	add	x1, x1, #0xdd3
  41fc68:	mov	w2, #0x5                   	// #5
  41fc6c:	mov	x0, xzr
  41fc70:	bl	401ae0 <dcgettext@plt>
  41fc74:	bl	415c94 <ferror@plt+0x140a4>
  41fc78:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  41fc7c:	ldr	w9, [x8, #1324]
  41fc80:	mov	w10, #0x3                   	// #3
  41fc84:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41fc88:	str	w10, [x11, #56]
  41fc8c:	add	w9, w9, #0x1
  41fc90:	str	w9, [x8, #1324]
  41fc94:	mov	w0, #0x7d                  	// #125
  41fc98:	b	420638 <ferror@plt+0x1ea48>
  41fc9c:	ldrsw	x8, [x30, #56]
  41fca0:	cmp	w8, #0x1
  41fca4:	b.lt	41fccc <ferror@plt+0x1e0dc>  // b.tstop
  41fca8:	ldr	x9, [x5, #48]
  41fcac:	ldr	x10, [x4, #64]
  41fcb0:	ldr	x11, [x3, #72]
  41fcb4:	add	x8, x8, x9
  41fcb8:	ldurb	w8, [x8, #-1]
  41fcbc:	ldr	x9, [x10, x11, lsl #3]
  41fcc0:	cmp	w8, #0xa
  41fcc4:	cset	w8, eq  // eq = none
  41fcc8:	str	w8, [x9, #40]
  41fccc:	mov	w8, #0x17                  	// #23
  41fcd0:	str	w8, [x13, #56]
  41fcd4:	mov	w0, #0x128                 	// #296
  41fcd8:	b	420638 <ferror@plt+0x1ea48>
  41fcdc:	ldrsw	x8, [x30, #56]
  41fce0:	cmp	w8, #0x1
  41fce4:	b.lt	41fd0c <ferror@plt+0x1e11c>  // b.tstop
  41fce8:	ldr	x9, [x5, #48]
  41fcec:	ldr	x10, [x4, #64]
  41fcf0:	ldr	x11, [x3, #72]
  41fcf4:	add	x8, x8, x9
  41fcf8:	ldurb	w8, [x8, #-1]
  41fcfc:	ldr	x9, [x10, x11, lsl #3]
  41fd00:	cmp	w8, #0xa
  41fd04:	cset	w8, eq  // eq = none
  41fd08:	str	w8, [x9, #40]
  41fd0c:	mov	w8, #0x17                  	// #23
  41fd10:	str	w8, [x13, #56]
  41fd14:	mov	w0, #0x116                 	// #278
  41fd18:	b	420638 <ferror@plt+0x1ea48>
  41fd1c:	ldrsw	x8, [x30, #56]
  41fd20:	cmp	w8, #0x1
  41fd24:	b.lt	41fd4c <ferror@plt+0x1e15c>  // b.tstop
  41fd28:	ldr	x9, [x5, #48]
  41fd2c:	ldr	x10, [x4, #64]
  41fd30:	ldr	x11, [x3, #72]
  41fd34:	add	x8, x8, x9
  41fd38:	ldurb	w8, [x8, #-1]
  41fd3c:	ldr	x9, [x10, x11, lsl #3]
  41fd40:	cmp	w8, #0xa
  41fd44:	cset	w8, eq  // eq = none
  41fd48:	str	w8, [x9, #40]
  41fd4c:	mov	w8, #0x17                  	// #23
  41fd50:	str	w8, [x13, #56]
  41fd54:	mov	w0, #0x118                 	// #280
  41fd58:	b	420638 <ferror@plt+0x1ea48>
  41fd5c:	ldrsw	x8, [x30, #56]
  41fd60:	cmp	w8, #0x1
  41fd64:	b.lt	41fd8c <ferror@plt+0x1e19c>  // b.tstop
  41fd68:	ldr	x9, [x5, #48]
  41fd6c:	ldr	x10, [x4, #64]
  41fd70:	ldr	x11, [x3, #72]
  41fd74:	add	x8, x8, x9
  41fd78:	ldurb	w8, [x8, #-1]
  41fd7c:	ldr	x9, [x10, x11, lsl #3]
  41fd80:	cmp	w8, #0xa
  41fd84:	cset	w8, eq  // eq = none
  41fd88:	str	w8, [x9, #40]
  41fd8c:	mov	w8, #0x17                  	// #23
  41fd90:	str	w8, [x13, #56]
  41fd94:	mov	w0, #0x123                 	// #291
  41fd98:	b	420638 <ferror@plt+0x1ea48>
  41fd9c:	ldrsw	x8, [x30, #56]
  41fda0:	cmp	w8, #0x1
  41fda4:	b.lt	41fdcc <ferror@plt+0x1e1dc>  // b.tstop
  41fda8:	ldr	x9, [x5, #48]
  41fdac:	ldr	x10, [x4, #64]
  41fdb0:	ldr	x11, [x3, #72]
  41fdb4:	add	x8, x8, x9
  41fdb8:	ldurb	w8, [x8, #-1]
  41fdbc:	ldr	x9, [x10, x11, lsl #3]
  41fdc0:	cmp	w8, #0xa
  41fdc4:	cset	w8, eq  // eq = none
  41fdc8:	str	w8, [x9, #40]
  41fdcc:	mov	w8, #0x17                  	// #23
  41fdd0:	str	w8, [x13, #56]
  41fdd4:	mov	w0, #0x120                 	// #288
  41fdd8:	b	420638 <ferror@plt+0x1ea48>
  41fddc:	ldrsw	x8, [x30, #56]
  41fde0:	ldr	x0, [x5, #48]
  41fde4:	cmp	w8, #0x1
  41fde8:	b.lt	41fe0c <ferror@plt+0x1e21c>  // b.tstop
  41fdec:	ldr	x9, [x4, #64]
  41fdf0:	ldr	x10, [x3, #72]
  41fdf4:	add	x8, x8, x0
  41fdf8:	ldurb	w8, [x8, #-1]
  41fdfc:	ldr	x9, [x9, x10, lsl #3]
  41fe00:	cmp	w8, #0xa
  41fe04:	cset	w8, eq  // eq = none
  41fe08:	str	w8, [x9, #40]
  41fe0c:	bl	411b04 <ferror@plt+0xff14>
  41fe10:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x6330>
  41fe14:	str	w0, [x8, #3992]
  41fe18:	mov	w0, #0x103                 	// #259
  41fe1c:	b	420638 <ferror@plt+0x1ea48>
  41fe20:	ldrsw	x9, [x30, #56]
  41fe24:	ldr	x8, [x5, #48]
  41fe28:	cmp	w9, #0x1
  41fe2c:	b.lt	41fe50 <ferror@plt+0x1e260>  // b.tstop
  41fe30:	ldr	x10, [x4, #64]
  41fe34:	ldr	x11, [x3, #72]
  41fe38:	add	x9, x9, x8
  41fe3c:	ldurb	w9, [x9, #-1]
  41fe40:	ldr	x10, [x10, x11, lsl #3]
  41fe44:	cmp	w9, #0xa
  41fe48:	cset	w9, eq  // eq = none
  41fe4c:	str	w9, [x10, #40]
  41fe50:	mov	w9, #0x17                  	// #23
  41fe54:	str	w9, [x13, #56]
  41fe58:	ldrb	w8, [x8]
  41fe5c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x6330>
  41fe60:	mov	w0, #0x102                 	// #258
  41fe64:	str	w8, [x9, #3992]
  41fe68:	b	420638 <ferror@plt+0x1ea48>
  41fe6c:	ldrsw	x8, [x30, #56]
  41fe70:	cmp	w8, #0x1
  41fe74:	b.lt	41fe9c <ferror@plt+0x1e2ac>  // b.tstop
  41fe78:	ldr	x9, [x5, #48]
  41fe7c:	ldr	x10, [x4, #64]
  41fe80:	ldr	x11, [x3, #72]
  41fe84:	add	x8, x8, x9
  41fe88:	ldurb	w8, [x8, #-1]
  41fe8c:	ldr	x9, [x10, x11, lsl #3]
  41fe90:	cmp	w8, #0xa
  41fe94:	cset	w8, eq  // eq = none
  41fe98:	str	w8, [x9, #40]
  41fe9c:	mov	w8, #0x17                  	// #23
  41fea0:	str	w8, [x13, #56]
  41fea4:	mov	w0, #0x125                 	// #293
  41fea8:	b	420638 <ferror@plt+0x1ea48>
  41feac:	ldrsw	x8, [x30, #56]
  41feb0:	cmp	w8, #0x1
  41feb4:	b.lt	4209fc <ferror@plt+0x1ee0c>  // b.tstop
  41feb8:	ldr	x9, [x5, #48]
  41febc:	ldr	x10, [x4, #64]
  41fec0:	ldr	x11, [x3, #72]
  41fec4:	mov	w0, #0x129                 	// #297
  41fec8:	b	420548 <ferror@plt+0x1e958>
  41fecc:	ldrsw	x8, [x30, #56]
  41fed0:	cmp	w8, #0x1
  41fed4:	b.lt	41fefc <ferror@plt+0x1e30c>  // b.tstop
  41fed8:	ldr	x9, [x5, #48]
  41fedc:	ldr	x10, [x4, #64]
  41fee0:	ldr	x11, [x3, #72]
  41fee4:	add	x8, x8, x9
  41fee8:	ldurb	w8, [x8, #-1]
  41feec:	ldr	x9, [x10, x11, lsl #3]
  41fef0:	cmp	w8, #0xa
  41fef4:	cset	w8, eq  // eq = none
  41fef8:	str	w8, [x9, #40]
  41fefc:	mov	w8, #0x17                  	// #23
  41ff00:	str	w8, [x13, #56]
  41ff04:	mov	w0, #0x112                 	// #274
  41ff08:	b	420638 <ferror@plt+0x1ea48>
  41ff0c:	ldrsw	x8, [x30, #56]
  41ff10:	cmp	w8, #0x1
  41ff14:	b.lt	41ff3c <ferror@plt+0x1e34c>  // b.tstop
  41ff18:	ldr	x9, [x5, #48]
  41ff1c:	ldr	x10, [x4, #64]
  41ff20:	ldr	x11, [x3, #72]
  41ff24:	add	x8, x8, x9
  41ff28:	ldurb	w8, [x8, #-1]
  41ff2c:	ldr	x9, [x10, x11, lsl #3]
  41ff30:	cmp	w8, #0xa
  41ff34:	cset	w8, eq  // eq = none
  41ff38:	str	w8, [x9, #40]
  41ff3c:	adrp	x1, 442000 <ferror@plt+0x40410>
  41ff40:	add	x1, x1, #0xd82
  41ff44:	mov	w2, #0x5                   	// #5
  41ff48:	mov	x0, xzr
  41ff4c:	bl	401ae0 <dcgettext@plt>
  41ff50:	bl	415c94 <ferror@plt+0x140a4>
  41ff54:	mov	w8, #0x3                   	// #3
  41ff58:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  41ff5c:	str	w8, [x9, #56]
  41ff60:	mov	w0, #0x5d                  	// #93
  41ff64:	b	420638 <ferror@plt+0x1ea48>
  41ff68:	ldrsw	x8, [x30, #56]
  41ff6c:	cmp	w8, #0x1
  41ff70:	b.lt	41ff98 <ferror@plt+0x1e3a8>  // b.tstop
  41ff74:	ldr	x9, [x5, #48]
  41ff78:	ldr	x10, [x4, #64]
  41ff7c:	ldr	x11, [x3, #72]
  41ff80:	add	x8, x8, x9
  41ff84:	ldurb	w8, [x8, #-1]
  41ff88:	ldr	x9, [x10, x11, lsl #3]
  41ff8c:	cmp	w8, #0xa
  41ff90:	cset	w8, eq  // eq = none
  41ff94:	str	w8, [x9, #40]
  41ff98:	mov	w8, #0x3                   	// #3
  41ff9c:	str	w8, [x13, #56]
  41ffa0:	mov	w0, #0x5d                  	// #93
  41ffa4:	b	420638 <ferror@plt+0x1ea48>
  41ffa8:	ldrsw	x9, [x30, #56]
  41ffac:	ldr	x8, [x5, #48]
  41ffb0:	cmp	w9, #0x1
  41ffb4:	b.lt	41ffe0 <ferror@plt+0x1e3f0>  // b.tstop
  41ffb8:	ldr	x11, [x4, #64]
  41ffbc:	ldr	x12, [x3, #72]
  41ffc0:	add	x10, x9, x8
  41ffc4:	ldurb	w10, [x10, #-1]
  41ffc8:	ldr	x11, [x11, x12, lsl #3]
  41ffcc:	cmp	w10, #0xa
  41ffd0:	cset	w10, eq  // eq = none
  41ffd4:	cmp	w9, #0x800
  41ffd8:	str	w10, [x11, #40]
  41ffdc:	b.gt	420c2c <ferror@plt+0x1f03c>
  41ffe0:	adrp	x19, 461000 <stdin@@GLIBC_2.17+0x4330>
  41ffe4:	add	x19, x19, #0xa10
  41ffe8:	add	x1, x8, #0x1
  41ffec:	mov	w2, #0x800                 	// #2048
  41fff0:	mov	x0, x19
  41fff4:	bl	401b50 <strncpy@plt>
  41fff8:	bl	401790 <strlen@plt>
  41fffc:	add	x8, x0, x19
  420000:	sturb	wzr, [x8, #-1]
  420004:	mov	w0, #0x107                 	// #263
  420008:	b	420638 <ferror@plt+0x1ea48>
  42000c:	ldrsw	x8, [x30, #56]
  420010:	cmp	w8, #0x1
  420014:	b.lt	420a04 <ferror@plt+0x1ee14>  // b.tstop
  420018:	ldr	x9, [x5, #48]
  42001c:	ldr	x10, [x4, #64]
  420020:	ldr	x11, [x3, #72]
  420024:	mov	w0, #0x10f                 	// #271
  420028:	b	420548 <ferror@plt+0x1e958>
  42002c:	ldrsw	x8, [x30, #56]
  420030:	cmp	w8, #0x1
  420034:	b.lt	42005c <ferror@plt+0x1e46c>  // b.tstop
  420038:	ldr	x9, [x5, #48]
  42003c:	ldr	x10, [x4, #64]
  420040:	ldr	x11, [x3, #72]
  420044:	add	x8, x8, x9
  420048:	ldurb	w8, [x8, #-1]
  42004c:	ldr	x9, [x10, x11, lsl #3]
  420050:	cmp	w8, #0xa
  420054:	cset	w8, eq  // eq = none
  420058:	str	w8, [x9, #40]
  42005c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420060:	mov	w9, #0x2                   	// #2
  420064:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420068:	str	w9, [x8, #2528]
  42006c:	str	wzr, [x10, #80]
  420070:	bl	411888 <ferror@plt+0xfc98>
  420074:	mov	w1, #0x1                   	// #1
  420078:	mov	x0, xzr
  42007c:	bl	4117a8 <ferror@plt+0xfbb8>
  420080:	mov	w8, #0x5                   	// #5
  420084:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420088:	str	w8, [x9, #56]
  42008c:	mov	w0, #0x104                 	// #260
  420090:	b	420638 <ferror@plt+0x1ea48>
  420094:	ldrsw	x8, [x30, #56]
  420098:	cmp	w8, #0x1
  42009c:	b.lt	420a0c <ferror@plt+0x1ee1c>  // b.tstop
  4200a0:	ldr	x9, [x5, #48]
  4200a4:	ldr	x10, [x4, #64]
  4200a8:	ldr	x11, [x3, #72]
  4200ac:	mov	w0, #0x10e                 	// #270
  4200b0:	b	420548 <ferror@plt+0x1e958>
  4200b4:	ldrsw	x8, [x30, #56]
  4200b8:	cmp	w8, #0x1
  4200bc:	b.lt	4200e4 <ferror@plt+0x1e4f4>  // b.tstop
  4200c0:	ldr	x9, [x5, #48]
  4200c4:	ldr	x10, [x4, #64]
  4200c8:	ldr	x11, [x3, #72]
  4200cc:	add	x8, x8, x9
  4200d0:	ldurb	w8, [x8, #-1]
  4200d4:	ldr	x9, [x10, x11, lsl #3]
  4200d8:	cmp	w8, #0xa
  4200dc:	cset	w8, eq  // eq = none
  4200e0:	str	w8, [x9, #40]
  4200e4:	adrp	x8, 45d000 <stdin@@GLIBC_2.17+0x330>
  4200e8:	adrp	x9, 45d000 <stdin@@GLIBC_2.17+0x330>
  4200ec:	ldr	x8, [x8, #1672]
  4200f0:	ldr	x9, [x9, #1680]
  4200f4:	ldr	w8, [x8, x9, lsl #2]
  4200f8:	tbnz	w8, #2, 4209b0 <ferror@plt+0x1edc0>
  4200fc:	mov	w8, #0xd                   	// #13
  420100:	str	w8, [x13, #56]
  420104:	mov	w0, #0x3c                  	// #60
  420108:	b	420638 <ferror@plt+0x1ea48>
  42010c:	ldrsw	x8, [x30, #56]
  420110:	cmp	w8, #0x1
  420114:	b.lt	420a14 <ferror@plt+0x1ee24>  // b.tstop
  420118:	ldr	x9, [x5, #48]
  42011c:	ldr	x10, [x4, #64]
  420120:	ldr	x11, [x3, #72]
  420124:	mov	w0, #0x105                 	// #261
  420128:	b	420548 <ferror@plt+0x1e958>
  42012c:	ldrsw	x8, [x30, #56]
  420130:	cmp	w8, #0x1
  420134:	b.lt	420a1c <ferror@plt+0x1ee2c>  // b.tstop
  420138:	ldr	x9, [x5, #48]
  42013c:	ldr	x10, [x4, #64]
  420140:	ldr	x11, [x3, #72]
  420144:	mov	w0, #0x10c                 	// #268
  420148:	b	420548 <ferror@plt+0x1e958>
  42014c:	ldrsw	x8, [x30, #56]
  420150:	cmp	w8, #0x1
  420154:	b.lt	420a24 <ferror@plt+0x1ee34>  // b.tstop
  420158:	ldr	x9, [x5, #48]
  42015c:	ldr	x10, [x4, #64]
  420160:	ldr	x11, [x3, #72]
  420164:	mov	w0, #0x2c                  	// #44
  420168:	b	420548 <ferror@plt+0x1e958>
  42016c:	ldrsw	x8, [x30, #56]
  420170:	cmp	w8, #0x1
  420174:	b.lt	420a2c <ferror@plt+0x1ee3c>  // b.tstop
  420178:	ldr	x9, [x5, #48]
  42017c:	ldr	x10, [x4, #64]
  420180:	ldr	x11, [x3, #72]
  420184:	mov	w0, #0x10b                 	// #267
  420188:	b	420548 <ferror@plt+0x1e958>
  42018c:	ldrsw	x8, [x30, #56]
  420190:	cmp	w8, #0x1
  420194:	b.lt	420608 <ferror@plt+0x1ea18>  // b.tstop
  420198:	ldr	x9, [x5, #48]
  42019c:	ldr	x10, [x4, #64]
  4201a0:	ldr	x11, [x3, #72]
  4201a4:	mov	w0, #0x5e                  	// #94
  4201a8:	b	420548 <ferror@plt+0x1e958>
  4201ac:	ldrsw	x8, [x30, #56]
  4201b0:	cmp	w8, #0x1
  4201b4:	b.lt	4201dc <ferror@plt+0x1e5ec>  // b.tstop
  4201b8:	ldr	x9, [x5, #48]
  4201bc:	ldr	x10, [x4, #64]
  4201c0:	ldr	x11, [x3, #72]
  4201c4:	add	x8, x8, x9
  4201c8:	ldurb	w8, [x8, #-1]
  4201cc:	ldr	x9, [x10, x11, lsl #3]
  4201d0:	cmp	w8, #0xa
  4201d4:	cset	w8, eq  // eq = none
  4201d8:	str	w8, [x9, #40]
  4201dc:	mov	w8, #0x13                  	// #19
  4201e0:	b	420434 <ferror@plt+0x1e844>
  4201e4:	ldrsw	x8, [x30, #56]
  4201e8:	cmp	w8, #0x1
  4201ec:	b.lt	420214 <ferror@plt+0x1e624>  // b.tstop
  4201f0:	ldr	x9, [x5, #48]
  4201f4:	ldr	x10, [x4, #64]
  4201f8:	ldr	x11, [x3, #72]
  4201fc:	add	x8, x8, x9
  420200:	ldurb	w8, [x8, #-1]
  420204:	ldr	x9, [x10, x11, lsl #3]
  420208:	cmp	w8, #0xa
  42020c:	cset	w8, eq  // eq = none
  420210:	str	w8, [x9, #40]
  420214:	bl	4163ec <ferror@plt+0x147fc>
  420218:	mov	w0, #0x28                  	// #40
  42021c:	b	420638 <ferror@plt+0x1ea48>
  420220:	ldrsw	x8, [x30, #56]
  420224:	cmp	w8, #0x1
  420228:	b.lt	420a34 <ferror@plt+0x1ee44>  // b.tstop
  42022c:	ldr	x9, [x5, #48]
  420230:	ldr	x10, [x4, #64]
  420234:	ldr	x11, [x3, #72]
  420238:	mov	w0, #0x110                 	// #272
  42023c:	b	420548 <ferror@plt+0x1e958>
  420240:	ldrb	w8, [x7, #112]
  420244:	add	x9, x26, #0x1
  420248:	mov	w10, #0x1                   	// #1
  42024c:	strb	w8, [x28]
  420250:	str	x9, [x6, #104]
  420254:	str	x26, [x5, #48]
  420258:	str	w10, [x30, #56]
  42025c:	ldrb	w8, [x26, #1]
  420260:	strb	w8, [x7, #112]
  420264:	strb	wzr, [x26, #1]
  420268:	ldrsw	x8, [x30, #56]
  42026c:	str	x9, [x6, #104]
  420270:	cmp	w8, #0x1
  420274:	b.lt	42029c <ferror@plt+0x1e6ac>  // b.tstop
  420278:	ldr	x9, [x5, #48]
  42027c:	ldr	x10, [x4, #64]
  420280:	ldr	x11, [x3, #72]
  420284:	add	x8, x8, x9
  420288:	ldurb	w8, [x8, #-1]
  42028c:	ldr	x9, [x10, x11, lsl #3]
  420290:	cmp	w8, #0xa
  420294:	cset	w8, eq  // eq = none
  420298:	str	w8, [x9, #40]
  42029c:	mov	w8, #0xf                   	// #15
  4202a0:	b	42099c <ferror@plt+0x1edac>
  4202a4:	ldrsw	x8, [x30, #56]
  4202a8:	cmp	w8, #0x1
  4202ac:	b.lt	4202d4 <ferror@plt+0x1e6e4>  // b.tstop
  4202b0:	ldr	x9, [x5, #48]
  4202b4:	ldr	x10, [x4, #64]
  4202b8:	ldr	x11, [x3, #72]
  4202bc:	add	x8, x8, x9
  4202c0:	ldurb	w8, [x8, #-1]
  4202c4:	ldr	x9, [x10, x11, lsl #3]
  4202c8:	cmp	w8, #0xa
  4202cc:	cset	w8, eq  // eq = none
  4202d0:	str	w8, [x9, #40]
  4202d4:	mov	w8, #0x17                  	// #23
  4202d8:	str	w8, [x13, #56]
  4202dc:	mov	w0, #0x117                 	// #279
  4202e0:	b	420638 <ferror@plt+0x1ea48>
  4202e4:	ldrsw	x8, [x30, #56]
  4202e8:	cmp	w8, #0x1
  4202ec:	b.lt	420314 <ferror@plt+0x1e724>  // b.tstop
  4202f0:	ldr	x9, [x5, #48]
  4202f4:	ldr	x10, [x4, #64]
  4202f8:	ldr	x11, [x3, #72]
  4202fc:	add	x8, x8, x9
  420300:	ldurb	w8, [x8, #-1]
  420304:	ldr	x9, [x10, x11, lsl #3]
  420308:	cmp	w8, #0xa
  42030c:	cset	w8, eq  // eq = none
  420310:	str	w8, [x9, #40]
  420314:	mov	w8, #0x17                  	// #23
  420318:	str	w8, [x13, #56]
  42031c:	mov	w0, #0x124                 	// #292
  420320:	b	420638 <ferror@plt+0x1ea48>
  420324:	ldrsw	x8, [x30, #56]
  420328:	cmp	w8, #0x1
  42032c:	b.lt	420354 <ferror@plt+0x1e764>  // b.tstop
  420330:	ldr	x9, [x5, #48]
  420334:	ldr	x10, [x4, #64]
  420338:	ldr	x11, [x3, #72]
  42033c:	add	x8, x8, x9
  420340:	ldurb	w8, [x8, #-1]
  420344:	ldr	x9, [x10, x11, lsl #3]
  420348:	cmp	w8, #0xa
  42034c:	cset	w8, eq  // eq = none
  420350:	str	w8, [x9, #40]
  420354:	mov	w8, #0x17                  	// #23
  420358:	str	w8, [x13, #56]
  42035c:	mov	w0, #0x11a                 	// #282
  420360:	b	420638 <ferror@plt+0x1ea48>
  420364:	ldrsw	x8, [x30, #56]
  420368:	cmp	w8, #0x1
  42036c:	b.lt	420394 <ferror@plt+0x1e7a4>  // b.tstop
  420370:	ldr	x9, [x5, #48]
  420374:	ldr	x10, [x4, #64]
  420378:	ldr	x11, [x3, #72]
  42037c:	add	x8, x8, x9
  420380:	ldurb	w8, [x8, #-1]
  420384:	ldr	x9, [x10, x11, lsl #3]
  420388:	cmp	w8, #0xa
  42038c:	cset	w8, eq  // eq = none
  420390:	str	w8, [x9, #40]
  420394:	adrp	x1, 442000 <ferror@plt+0x40410>
  420398:	add	x1, x1, #0xdb9
  42039c:	mov	w2, #0x5                   	// #5
  4203a0:	mov	x0, xzr
  4203a4:	bl	401ae0 <dcgettext@plt>
  4203a8:	bl	415c94 <ferror@plt+0x140a4>
  4203ac:	mov	w8, #0x3                   	// #3
  4203b0:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4203b4:	str	w8, [x9, #56]
  4203b8:	mov	w0, #0x7d                  	// #125
  4203bc:	b	420638 <ferror@plt+0x1ea48>
  4203c0:	ldrsw	x8, [x30, #56]
  4203c4:	cmp	w8, #0x1
  4203c8:	b.lt	4203f0 <ferror@plt+0x1e800>  // b.tstop
  4203cc:	ldr	x9, [x5, #48]
  4203d0:	ldr	x10, [x4, #64]
  4203d4:	ldr	x11, [x3, #72]
  4203d8:	add	x8, x8, x9
  4203dc:	ldurb	w8, [x8, #-1]
  4203e0:	ldr	x9, [x10, x11, lsl #3]
  4203e4:	cmp	w8, #0xa
  4203e8:	cset	w8, eq  // eq = none
  4203ec:	str	w8, [x9, #40]
  4203f0:	mov	w8, #0x17                  	// #23
  4203f4:	str	w8, [x13, #56]
  4203f8:	mov	w0, #0x115                 	// #277
  4203fc:	b	420638 <ferror@plt+0x1ea48>
  420400:	ldrsw	x8, [x30, #56]
  420404:	cmp	w8, #0x1
  420408:	b.lt	420430 <ferror@plt+0x1e840>  // b.tstop
  42040c:	ldr	x9, [x5, #48]
  420410:	ldr	x10, [x4, #64]
  420414:	ldr	x11, [x3, #72]
  420418:	add	x8, x8, x9
  42041c:	ldurb	w8, [x8, #-1]
  420420:	ldr	x9, [x10, x11, lsl #3]
  420424:	cmp	w8, #0xa
  420428:	cset	w8, eq  // eq = none
  42042c:	str	w8, [x9, #40]
  420430:	mov	w8, #0x3                   	// #3
  420434:	str	w8, [x13, #56]
  420438:	mov	w0, #0x22                  	// #34
  42043c:	b	420638 <ferror@plt+0x1ea48>
  420440:	ldrsw	x8, [x30, #56]
  420444:	cmp	w8, #0x1
  420448:	b.lt	420470 <ferror@plt+0x1e880>  // b.tstop
  42044c:	ldr	x9, [x5, #48]
  420450:	ldr	x10, [x4, #64]
  420454:	ldr	x11, [x3, #72]
  420458:	add	x8, x8, x9
  42045c:	ldurb	w8, [x8, #-1]
  420460:	ldr	x9, [x10, x11, lsl #3]
  420464:	cmp	w8, #0xa
  420468:	cset	w8, eq  // eq = none
  42046c:	str	w8, [x9, #40]
  420470:	mov	w8, #0x17                  	// #23
  420474:	str	w8, [x13, #56]
  420478:	mov	w0, #0x121                 	// #289
  42047c:	b	420638 <ferror@plt+0x1ea48>
  420480:	ldrsw	x8, [x30, #56]
  420484:	cmp	w8, #0x1
  420488:	b.lt	4204b0 <ferror@plt+0x1e8c0>  // b.tstop
  42048c:	ldr	x9, [x5, #48]
  420490:	ldr	x10, [x4, #64]
  420494:	ldr	x11, [x3, #72]
  420498:	add	x8, x8, x9
  42049c:	ldurb	w8, [x8, #-1]
  4204a0:	ldr	x9, [x10, x11, lsl #3]
  4204a4:	cmp	w8, #0xa
  4204a8:	cset	w8, eq  // eq = none
  4204ac:	str	w8, [x9, #40]
  4204b0:	mov	w8, #0x17                  	// #23
  4204b4:	str	w8, [x13, #56]
  4204b8:	mov	w0, #0x119                 	// #281
  4204bc:	b	420638 <ferror@plt+0x1ea48>
  4204c0:	ldrsw	x8, [x30, #56]
  4204c4:	cmp	w8, #0x1
  4204c8:	b.lt	4204f0 <ferror@plt+0x1e900>  // b.tstop
  4204cc:	ldr	x9, [x5, #48]
  4204d0:	ldr	x10, [x4, #64]
  4204d4:	ldr	x11, [x3, #72]
  4204d8:	add	x8, x8, x9
  4204dc:	ldurb	w8, [x8, #-1]
  4204e0:	ldr	x9, [x10, x11, lsl #3]
  4204e4:	cmp	w8, #0xa
  4204e8:	cset	w8, eq  // eq = none
  4204ec:	str	w8, [x9, #40]
  4204f0:	mov	w8, #0x17                  	// #23
  4204f4:	str	w8, [x13, #56]
  4204f8:	mov	w0, #0x126                 	// #294
  4204fc:	b	420638 <ferror@plt+0x1ea48>
  420500:	ldrb	w8, [x7, #112]
  420504:	add	x9, x26, #0x1
  420508:	mov	w10, #0x1                   	// #1
  42050c:	strb	w8, [x28]
  420510:	str	x9, [x6, #104]
  420514:	str	x26, [x5, #48]
  420518:	str	w10, [x30, #56]
  42051c:	ldrb	w8, [x26, #1]
  420520:	strb	w8, [x7, #112]
  420524:	strb	wzr, [x26, #1]
  420528:	ldrsw	x8, [x30, #56]
  42052c:	str	x9, [x6, #104]
  420530:	cmp	w8, #0x1
  420534:	b.lt	420a3c <ferror@plt+0x1ee4c>  // b.tstop
  420538:	ldr	x9, [x5, #48]
  42053c:	ldr	x10, [x4, #64]
  420540:	ldr	x11, [x3, #72]
  420544:	mov	w0, #0x2d                  	// #45
  420548:	add	x8, x8, x9
  42054c:	ldurb	w8, [x8, #-1]
  420550:	ldr	x9, [x10, x11, lsl #3]
  420554:	cmp	w8, #0xa
  420558:	cset	w8, eq  // eq = none
  42055c:	str	w8, [x9, #40]
  420560:	b	420638 <ferror@plt+0x1ea48>
  420564:	ldrsw	x8, [x30, #56]
  420568:	cmp	w8, #0x1
  42056c:	b.lt	420594 <ferror@plt+0x1e9a4>  // b.tstop
  420570:	ldr	x9, [x5, #48]
  420574:	ldr	x10, [x4, #64]
  420578:	ldr	x11, [x3, #72]
  42057c:	add	x8, x8, x9
  420580:	ldurb	w8, [x8, #-1]
  420584:	ldr	x9, [x10, x11, lsl #3]
  420588:	cmp	w8, #0xa
  42058c:	cset	w8, eq  // eq = none
  420590:	str	w8, [x9, #40]
  420594:	adrp	x1, 442000 <ferror@plt+0x40410>
  420598:	add	x1, x1, #0xd74
  42059c:	mov	w2, #0x5                   	// #5
  4205a0:	mov	x0, xzr
  4205a4:	bl	401ae0 <dcgettext@plt>
  4205a8:	bl	415c94 <ferror@plt+0x140a4>
  4205ac:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  4205b0:	ldr	w9, [x8, #1324]
  4205b4:	mov	w10, #0x3                   	// #3
  4205b8:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4205bc:	str	w10, [x11, #56]
  4205c0:	add	w9, w9, #0x1
  4205c4:	str	w9, [x8, #1324]
  4205c8:	mov	w0, #0x22                  	// #34
  4205cc:	b	420638 <ferror@plt+0x1ea48>
  4205d0:	ldrb	w8, [x7, #112]
  4205d4:	add	x9, x26, #0x1
  4205d8:	mov	w10, #0x1                   	// #1
  4205dc:	strb	w8, [x28]
  4205e0:	str	x9, [x6, #104]
  4205e4:	str	x26, [x5, #48]
  4205e8:	str	w10, [x30, #56]
  4205ec:	ldrb	w8, [x26, #1]
  4205f0:	strb	w8, [x7, #112]
  4205f4:	strb	wzr, [x26, #1]
  4205f8:	ldrsw	x8, [x30, #56]
  4205fc:	str	x9, [x6, #104]
  420600:	cmp	w8, #0x1
  420604:	b.ge	420198 <ferror@plt+0x1e5a8>  // b.tcont
  420608:	mov	w0, #0x5e                  	// #94
  42060c:	b	420638 <ferror@plt+0x1ea48>
  420610:	ldr	w9, [sp, #76]
  420614:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  420618:	adrp	x1, 442000 <ferror@plt+0x40410>
  42061c:	add	x1, x1, #0xc27
  420620:	str	w9, [x8, #1324]
  420624:	mov	w2, #0x5                   	// #5
  420628:	mov	x0, xzr
  42062c:	bl	401ae0 <dcgettext@plt>
  420630:	bl	415c94 <ferror@plt+0x140a4>
  420634:	mov	w0, wzr
  420638:	add	sp, sp, #0x860
  42063c:	ldp	x20, x19, [sp, #80]
  420640:	ldp	x22, x21, [sp, #64]
  420644:	ldp	x24, x23, [sp, #48]
  420648:	ldp	x26, x25, [sp, #32]
  42064c:	ldp	x28, x27, [sp, #16]
  420650:	ldp	x29, x30, [sp], #96
  420654:	ret
  420658:	ldrsw	x8, [x30, #56]
  42065c:	ldr	x0, [x5, #48]
  420660:	cmp	w8, #0x1
  420664:	b.lt	420688 <ferror@plt+0x1ea98>  // b.tstop
  420668:	ldr	x9, [x4, #64]
  42066c:	ldr	x10, [x3, #72]
  420670:	add	x8, x8, x0
  420674:	ldurb	w8, [x8, #-1]
  420678:	ldr	x9, [x9, x10, lsl #3]
  42067c:	cmp	w8, #0xa
  420680:	cset	w8, eq  // eq = none
  420684:	str	w8, [x9, #40]
  420688:	bl	411b34 <ferror@plt+0xff44>
  42068c:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420690:	ldr	w8, [x11, #56]
  420694:	and	w9, w0, #0xff
  420698:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x6330>
  42069c:	str	w9, [x10, #3992]
  4206a0:	sub	w8, w8, #0x15
  4206a4:	cmp	w8, #0x1
  4206a8:	b.hi	4209b8 <ferror@plt+0x1edc8>  // b.pmore
  4206ac:	mov	w8, #0x17                  	// #23
  4206b0:	str	w8, [x11, #56]
  4206b4:	mov	w0, #0x102                 	// #258
  4206b8:	b	420638 <ferror@plt+0x1ea48>
  4206bc:	ldrb	w8, [x7, #112]
  4206c0:	add	x9, x26, #0x1
  4206c4:	mov	w10, #0x1                   	// #1
  4206c8:	strb	w8, [x28]
  4206cc:	str	x9, [x6, #104]
  4206d0:	str	x26, [x5, #48]
  4206d4:	str	w10, [x30, #56]
  4206d8:	ldrb	w8, [x26, #1]
  4206dc:	strb	w8, [x7, #112]
  4206e0:	strb	wzr, [x26, #1]
  4206e4:	ldrsw	x8, [x30, #56]
  4206e8:	str	x9, [x6, #104]
  4206ec:	cmp	w8, #0x1
  4206f0:	b.lt	420718 <ferror@plt+0x1eb28>  // b.tstop
  4206f4:	ldr	x9, [x5, #48]
  4206f8:	ldr	x10, [x4, #64]
  4206fc:	ldr	x11, [x3, #72]
  420700:	add	x8, x8, x9
  420704:	ldurb	w8, [x8, #-1]
  420708:	ldr	x9, [x10, x11, lsl #3]
  42070c:	cmp	w8, #0xa
  420710:	cset	w8, eq  // eq = none
  420714:	str	w8, [x9, #40]
  420718:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  42071c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x3330>
  420720:	ldr	w8, [x8, #2524]
  420724:	ldr	w9, [x9, #3104]
  420728:	mov	w10, #0x11                  	// #17
  42072c:	mov	w11, #0x12b                 	// #299
  420730:	str	w10, [x13, #56]
  420734:	orr	w8, w9, w8
  420738:	cmp	w8, #0x0
  42073c:	mov	w8, #0x12d                 	// #301
  420740:	csel	w0, w8, w11, eq  // eq = none
  420744:	b	420638 <ferror@plt+0x1ea48>
  420748:	ldrsw	x8, [x30, #56]
  42074c:	cmp	w8, #0x1
  420750:	b.lt	420778 <ferror@plt+0x1eb88>  // b.tstop
  420754:	ldr	x9, [x5, #48]
  420758:	ldr	x10, [x4, #64]
  42075c:	ldr	x11, [x3, #72]
  420760:	add	x8, x8, x9
  420764:	ldurb	w8, [x8, #-1]
  420768:	ldr	x9, [x10, x11, lsl #3]
  42076c:	cmp	w8, #0xa
  420770:	cset	w8, eq  // eq = none
  420774:	str	w8, [x9, #40]
  420778:	adrp	x1, 442000 <ferror@plt+0x40410>
  42077c:	add	x1, x1, #0xd96
  420780:	mov	w2, #0x5                   	// #5
  420784:	mov	x0, xzr
  420788:	mov	x19, x5
  42078c:	bl	401ae0 <dcgettext@plt>
  420790:	ldr	x1, [x19, #48]
  420794:	bl	415fb8 <ferror@plt+0x143c8>
  420798:	mov	w8, #0x17                  	// #23
  42079c:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4207a0:	str	w8, [x9, #56]
  4207a4:	mov	w0, #0x111                 	// #273
  4207a8:	b	420638 <ferror@plt+0x1ea48>
  4207ac:	ldrsw	x8, [x30, #56]
  4207b0:	cmp	w8, #0x1
  4207b4:	b.lt	4207dc <ferror@plt+0x1ebec>  // b.tstop
  4207b8:	ldr	x9, [x5, #48]
  4207bc:	ldr	x10, [x4, #64]
  4207c0:	ldr	x11, [x3, #72]
  4207c4:	add	x8, x8, x9
  4207c8:	ldurb	w8, [x8, #-1]
  4207cc:	ldr	x9, [x10, x11, lsl #3]
  4207d0:	cmp	w8, #0xa
  4207d4:	cset	w8, eq  // eq = none
  4207d8:	str	w8, [x9, #40]
  4207dc:	mov	w8, #0x23                  	// #35
  4207e0:	str	w8, [x13, #56]
  4207e4:	mov	w0, #0x10a                 	// #266
  4207e8:	b	420638 <ferror@plt+0x1ea48>
  4207ec:	ldrb	w8, [x7, #112]
  4207f0:	add	x9, x26, #0x1
  4207f4:	mov	w10, #0x1                   	// #1
  4207f8:	strb	w8, [x28]
  4207fc:	str	x9, [x6, #104]
  420800:	str	x26, [x5, #48]
  420804:	str	w10, [x30, #56]
  420808:	ldrb	w8, [x26, #1]
  42080c:	strb	w8, [x7, #112]
  420810:	strb	wzr, [x26, #1]
  420814:	ldrsw	x8, [x30, #56]
  420818:	str	x9, [x6, #104]
  42081c:	cmp	w8, #0x1
  420820:	b.lt	420848 <ferror@plt+0x1ec58>  // b.tstop
  420824:	ldr	x9, [x5, #48]
  420828:	ldr	x10, [x4, #64]
  42082c:	ldr	x11, [x3, #72]
  420830:	add	x8, x8, x9
  420834:	ldurb	w8, [x8, #-1]
  420838:	ldr	x9, [x10, x11, lsl #3]
  42083c:	cmp	w8, #0xa
  420840:	cset	w8, eq  // eq = none
  420844:	str	w8, [x9, #40]
  420848:	mov	w8, #0x17                  	// #23
  42084c:	str	w8, [x13, #56]
  420850:	mov	w0, #0x5e                  	// #94
  420854:	b	420638 <ferror@plt+0x1ea48>
  420858:	ldrsw	x8, [x30, #56]
  42085c:	cmp	w8, #0x1
  420860:	b.lt	420888 <ferror@plt+0x1ec98>  // b.tstop
  420864:	ldr	x9, [x5, #48]
  420868:	ldr	x10, [x4, #64]
  42086c:	ldr	x11, [x3, #72]
  420870:	add	x8, x8, x9
  420874:	ldurb	w8, [x8, #-1]
  420878:	ldr	x9, [x10, x11, lsl #3]
  42087c:	cmp	w8, #0xa
  420880:	cset	w8, eq  // eq = none
  420884:	str	w8, [x9, #40]
  420888:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  42088c:	ldrb	w9, [x9, #24]
  420890:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420894:	mov	w10, #0x3                   	// #3
  420898:	mov	w11, #0x33                  	// #51
  42089c:	str	w10, [x8, #2528]
  4208a0:	cmp	w9, #0x0
  4208a4:	mov	w8, #0x7                   	// #7
  4208a8:	adrp	x0, 442000 <ferror@plt+0x40410>
  4208ac:	csel	w8, w8, w11, eq  // eq = none
  4208b0:	add	x0, x0, #0xd12
  4208b4:	str	w8, [x13, #56]
  4208b8:	bl	4116bc <ferror@plt+0xfacc>
  4208bc:	b	420634 <ferror@plt+0x1ea44>
  4208c0:	ldrsw	x8, [x30, #56]
  4208c4:	ldr	x1, [x5, #48]
  4208c8:	cmp	w8, #0x1
  4208cc:	b.lt	4208f8 <ferror@plt+0x1ed08>  // b.tstop
  4208d0:	ldr	x10, [x4, #64]
  4208d4:	ldr	x11, [x3, #72]
  4208d8:	add	x9, x8, x1
  4208dc:	ldurb	w9, [x9, #-1]
  4208e0:	ldr	x10, [x10, x11, lsl #3]
  4208e4:	cmp	w9, #0xa
  4208e8:	cset	w9, eq  // eq = none
  4208ec:	cmp	w8, #0x7ff
  4208f0:	str	w9, [x10, #40]
  4208f4:	b.gt	420bb0 <ferror@plt+0x1efc0>
  4208f8:	adrp	x0, 461000 <stdin@@GLIBC_2.17+0x4330>
  4208fc:	add	x0, x0, #0xa10
  420900:	mov	w2, #0x800                 	// #2048
  420904:	bl	401b50 <strncpy@plt>
  420908:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  42090c:	ldr	w8, [x8, #3020]
  420910:	add	w1, w8, #0x1
  420914:	bl	41749c <ferror@plt+0x158ac>
  420918:	adrp	x12, 45e000 <stdin@@GLIBC_2.17+0x1330>
  42091c:	ldrb	w8, [x12, #112]
  420920:	add	x9, x26, #0x1
  420924:	mov	w10, #0x1                   	// #1
  420928:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  42092c:	strb	w8, [x28]
  420930:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x7330>
  420934:	str	x26, [x8, #48]
  420938:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x7330>
  42093c:	str	x9, [x11, #104]
  420940:	str	w10, [x8, #56]
  420944:	ldrb	w8, [x26, #1]
  420948:	mov	w10, #0x15                  	// #21
  42094c:	mov	w0, #0x5b                  	// #91
  420950:	strb	w8, [x12, #112]
  420954:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420958:	strb	wzr, [x26, #1]
  42095c:	str	x9, [x11, #104]
  420960:	str	w10, [x8, #56]
  420964:	b	420638 <ferror@plt+0x1ea48>
  420968:	ldrsw	x8, [x30, #56]
  42096c:	cmp	w8, #0x1
  420970:	b.lt	420998 <ferror@plt+0x1eda8>  // b.tstop
  420974:	ldr	x9, [x5, #48]
  420978:	ldr	x10, [x4, #64]
  42097c:	ldr	x11, [x3, #72]
  420980:	add	x8, x8, x9
  420984:	ldurb	w8, [x8, #-1]
  420988:	ldr	x9, [x10, x11, lsl #3]
  42098c:	cmp	w8, #0xa
  420990:	cset	w8, eq  // eq = none
  420994:	str	w8, [x9, #40]
  420998:	mov	w8, #0x3                   	// #3
  42099c:	str	w8, [x13, #56]
  4209a0:	mov	w0, #0x3e                  	// #62
  4209a4:	b	420638 <ferror@plt+0x1ea48>
  4209a8:	mov	w0, #0x109                 	// #265
  4209ac:	b	420638 <ferror@plt+0x1ea48>
  4209b0:	mov	w0, #0x3c                  	// #60
  4209b4:	b	420638 <ferror@plt+0x1ea48>
  4209b8:	mov	w0, #0x102                 	// #258
  4209bc:	b	420638 <ferror@plt+0x1ea48>
  4209c0:	mov	w0, #0x3d                  	// #61
  4209c4:	b	420638 <ferror@plt+0x1ea48>
  4209c8:	mov	w0, #0x10d                 	// #269
  4209cc:	b	420638 <ferror@plt+0x1ea48>
  4209d0:	mov	w0, #0x24                  	// #36
  4209d4:	b	420638 <ferror@plt+0x1ea48>
  4209d8:	mov	w8, #0x29                  	// #41
  4209dc:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4209e0:	str	w8, [x9, #56]
  4209e4:	mov	w0, #0x28                  	// #40
  4209e8:	b	420638 <ferror@plt+0x1ea48>
  4209ec:	mov	w0, #0x106                 	// #262
  4209f0:	b	420638 <ferror@plt+0x1ea48>
  4209f4:	mov	w0, #0x12a                 	// #298
  4209f8:	b	420638 <ferror@plt+0x1ea48>
  4209fc:	mov	w0, #0x129                 	// #297
  420a00:	b	420638 <ferror@plt+0x1ea48>
  420a04:	mov	w0, #0x10f                 	// #271
  420a08:	b	420638 <ferror@plt+0x1ea48>
  420a0c:	mov	w0, #0x10e                 	// #270
  420a10:	b	420638 <ferror@plt+0x1ea48>
  420a14:	mov	w0, #0x105                 	// #261
  420a18:	b	420638 <ferror@plt+0x1ea48>
  420a1c:	mov	w0, #0x10c                 	// #268
  420a20:	b	420638 <ferror@plt+0x1ea48>
  420a24:	mov	w0, #0x2c                  	// #44
  420a28:	b	420638 <ferror@plt+0x1ea48>
  420a2c:	mov	w0, #0x10b                 	// #267
  420a30:	b	420638 <ferror@plt+0x1ea48>
  420a34:	mov	w0, #0x110                 	// #272
  420a38:	b	420638 <ferror@plt+0x1ea48>
  420a3c:	mov	w0, #0x2d                  	// #45
  420a40:	b	420638 <ferror@plt+0x1ea48>
  420a44:	ldrb	w8, [x7, #112]
  420a48:	add	x9, x26, #0x1
  420a4c:	mov	w10, #0x1                   	// #1
  420a50:	mov	w0, #0x2f                  	// #47
  420a54:	strb	w8, [x28]
  420a58:	str	x9, [x6, #104]
  420a5c:	str	x26, [x5, #48]
  420a60:	str	w10, [x30, #56]
  420a64:	ldrb	w8, [x26, #1]
  420a68:	strb	w8, [x7, #112]
  420a6c:	strb	wzr, [x26, #1]
  420a70:	str	x9, [x6, #104]
  420a74:	b	420638 <ferror@plt+0x1ea48>
  420a78:	ldrb	w8, [x7, #112]
  420a7c:	add	x9, x26, #0x1
  420a80:	mov	w10, #0x1                   	// #1
  420a84:	strb	w8, [x28]
  420a88:	str	x9, [x6, #104]
  420a8c:	str	x26, [x5, #48]
  420a90:	str	w10, [x30, #56]
  420a94:	ldrb	w8, [x26, #1]
  420a98:	strb	w8, [x7, #112]
  420a9c:	strb	wzr, [x26, #1]
  420aa0:	str	x9, [x6, #104]
  420aa4:	b	420214 <ferror@plt+0x1e624>
  420aa8:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420aac:	str	wzr, [x8, #1328]
  420ab0:	strb	w9, [x10, #92]
  420ab4:	mov	w0, #0xa                   	// #10
  420ab8:	b	420638 <ferror@plt+0x1ea48>
  420abc:	adrp	x0, 442000 <ferror@plt+0x40410>
  420ac0:	add	x0, x0, #0xc0e
  420ac4:	bl	41100c <ferror@plt+0xf41c>
  420ac8:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  420acc:	ldr	w9, [x8, #1324]
  420ad0:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420ad4:	mov	w11, #0x1                   	// #1
  420ad8:	str	w11, [x10, #2520]
  420adc:	add	w9, w9, #0x1
  420ae0:	str	w9, [x8, #1324]
  420ae4:	mov	w0, #0xa                   	// #10
  420ae8:	b	420638 <ferror@plt+0x1ea48>
  420aec:	bl	41645c <ferror@plt+0x1486c>
  420af0:	mov	w0, #0x29                  	// #41
  420af4:	b	420638 <ferror@plt+0x1ea48>
  420af8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420afc:	mov	w9, #0x1                   	// #1
  420b00:	str	wzr, [x10, #1328]
  420b04:	strb	w9, [x8, #92]
  420b08:	mov	w0, #0xa                   	// #10
  420b0c:	b	420638 <ferror@plt+0x1ea48>
  420b10:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420b14:	mov	w10, #0x1                   	// #1
  420b18:	str	wzr, [x8, #1328]
  420b1c:	strb	w10, [x9, #92]
  420b20:	mov	w0, #0xa                   	// #10
  420b24:	b	420638 <ferror@plt+0x1ea48>
  420b28:	adrp	x0, 442000 <ferror@plt+0x40410>
  420b2c:	add	x0, x0, #0xe4a
  420b30:	bl	420e44 <ferror@plt+0x1f254>
  420b34:	ldrsw	x8, [x30, #56]
  420b38:	cmp	w8, #0x1
  420b3c:	b.lt	420b70 <ferror@plt+0x1ef80>  // b.tstop
  420b40:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x7330>
  420b44:	ldr	x9, [x9, #48]
  420b48:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420b4c:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420b50:	ldr	x10, [x10, #64]
  420b54:	ldr	x11, [x11, #72]
  420b58:	add	x8, x8, x9
  420b5c:	ldurb	w8, [x8, #-1]
  420b60:	ldr	x9, [x10, x11, lsl #3]
  420b64:	cmp	w8, #0xa
  420b68:	cset	w8, eq  // eq = none
  420b6c:	str	w8, [x9, #40]
  420b70:	adrp	x0, 442000 <ferror@plt+0x40410>
  420b74:	add	x0, x0, #0xe36
  420b78:	bl	420e44 <ferror@plt+0x1f254>
  420b7c:	adrp	x0, 442000 <ferror@plt+0x40410>
  420b80:	add	x0, x0, #0xf28
  420b84:	bl	420e44 <ferror@plt+0x1f254>
  420b88:	str	xzr, [x16, #8]
  420b8c:	adrp	x0, 442000 <ferror@plt+0x40410>
  420b90:	add	x0, x0, #0xf60
  420b94:	bl	420e44 <ferror@plt+0x1f254>
  420b98:	adrp	x0, 442000 <ferror@plt+0x40410>
  420b9c:	add	x0, x0, #0xf8c
  420ba0:	bl	420e44 <ferror@plt+0x1f254>
  420ba4:	adrp	x0, 442000 <ferror@plt+0x40410>
  420ba8:	add	x0, x0, #0xfa9
  420bac:	bl	420e44 <ferror@plt+0x1f254>
  420bb0:	adrp	x1, 442000 <ferror@plt+0x40410>
  420bb4:	add	x1, x1, #0xbf7
  420bb8:	b	420bc4 <ferror@plt+0x1efd4>
  420bbc:	adrp	x1, 442000 <ferror@plt+0x40410>
  420bc0:	add	x1, x1, #0xbdd
  420bc4:	mov	w2, #0x5                   	// #5
  420bc8:	mov	x0, xzr
  420bcc:	bl	401ae0 <dcgettext@plt>
  420bd0:	bl	415c94 <ferror@plt+0x140a4>
  420bd4:	b	420c04 <ferror@plt+0x1f014>
  420bd8:	adrp	x0, 443000 <ferror@plt+0x41410>
  420bdc:	add	x0, x0, #0x28
  420be0:	bl	420e44 <ferror@plt+0x1f254>
  420be4:	adrp	x1, 442000 <ferror@plt+0x40410>
  420be8:	add	x1, x1, #0xc35
  420bec:	mov	w2, #0x5                   	// #5
  420bf0:	mov	x0, xzr
  420bf4:	bl	401ae0 <dcgettext@plt>
  420bf8:	adrp	x1, 461000 <stdin@@GLIBC_2.17+0x4330>
  420bfc:	add	x1, x1, #0xa10
  420c00:	bl	415fb8 <ferror@plt+0x143c8>
  420c04:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x3330>
  420c08:	add	x0, x0, #0xa80
  420c0c:	mov	w1, #0x2                   	// #2
  420c10:	bl	401b20 <longjmp@plt>
  420c14:	adrp	x0, 443000 <ferror@plt+0x41410>
  420c18:	add	x0, x0, #0x56
  420c1c:	bl	420e44 <ferror@plt+0x1f254>
  420c20:	adrp	x0, 442000 <ferror@plt+0x40410>
  420c24:	add	x0, x0, #0xfd7
  420c28:	bl	420e44 <ferror@plt+0x1f254>
  420c2c:	adrp	x1, 442000 <ferror@plt+0x40410>
  420c30:	add	x1, x1, #0xce2
  420c34:	b	420bc4 <ferror@plt+0x1efd4>
  420c38:	stp	x29, x30, [sp, #-48]!
  420c3c:	stp	x20, x19, [sp, #32]
  420c40:	adrp	x19, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420c44:	ldr	x0, [x19, #64]
  420c48:	str	x21, [sp, #16]
  420c4c:	mov	x29, sp
  420c50:	cbz	x0, 420ca0 <ferror@plt+0x1f0b0>
  420c54:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420c58:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420c5c:	ldr	x8, [x20, #144]
  420c60:	ldr	x9, [x9, #72]
  420c64:	sub	x10, x8, #0x1
  420c68:	cmp	x9, x10
  420c6c:	b.cc	420cc8 <ferror@plt+0x1f0d8>  // b.lo, b.ul, b.last
  420c70:	add	x21, x8, #0x8
  420c74:	lsl	x1, x21, #3
  420c78:	bl	401950 <realloc@plt>
  420c7c:	str	x0, [x19, #64]
  420c80:	cbz	x0, 420cd8 <ferror@plt+0x1f0e8>
  420c84:	ldr	x8, [x20, #144]
  420c88:	movi	v0.2d, #0x0
  420c8c:	str	x21, [x20, #144]
  420c90:	add	x8, x0, x8, lsl #3
  420c94:	stp	q0, q0, [x8, #32]
  420c98:	stp	q0, q0, [x8]
  420c9c:	b	420cc8 <ferror@plt+0x1f0d8>
  420ca0:	mov	w0, #0x8                   	// #8
  420ca4:	bl	4018b0 <malloc@plt>
  420ca8:	str	x0, [x19, #64]
  420cac:	cbz	x0, 420cd8 <ferror@plt+0x1f0e8>
  420cb0:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420cb4:	mov	w9, #0x1                   	// #1
  420cb8:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420cbc:	str	xzr, [x0]
  420cc0:	str	x9, [x8, #144]
  420cc4:	str	xzr, [x10, #72]
  420cc8:	ldp	x20, x19, [sp, #32]
  420ccc:	ldr	x21, [sp, #16]
  420cd0:	ldp	x29, x30, [sp], #48
  420cd4:	ret
  420cd8:	adrp	x0, 442000 <ferror@plt+0x40410>
  420cdc:	add	x0, x0, #0xff7
  420ce0:	bl	420e44 <ferror@plt+0x1f254>
  420ce4:	stp	x29, x30, [sp, #-64]!
  420ce8:	stp	x20, x19, [sp, #48]
  420cec:	mov	x20, x0
  420cf0:	mov	w0, #0x40                  	// #64
  420cf4:	stp	x24, x23, [sp, #16]
  420cf8:	stp	x22, x21, [sp, #32]
  420cfc:	mov	x29, sp
  420d00:	mov	w21, w1
  420d04:	bl	4018b0 <malloc@plt>
  420d08:	cbz	x0, 420e38 <ferror@plt+0x1f248>
  420d0c:	add	w8, w21, #0x2
  420d10:	mov	x19, x0
  420d14:	str	w21, [x0, #24]
  420d18:	sxtw	x0, w8
  420d1c:	bl	4018b0 <malloc@plt>
  420d20:	str	x0, [x19, #8]
  420d24:	cbz	x0, 420e38 <ferror@plt+0x1f248>
  420d28:	mov	w24, #0x1                   	// #1
  420d2c:	mov	x22, x0
  420d30:	str	w24, [x19, #32]
  420d34:	bl	401b70 <__errno_location@plt>
  420d38:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420d3c:	ldr	w23, [x0]
  420d40:	ldr	x8, [x8, #64]
  420d44:	mov	x21, x0
  420d48:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420d4c:	str	wzr, [x19, #28]
  420d50:	strh	wzr, [x22]
  420d54:	str	x22, [x19, #16]
  420d58:	str	w24, [x19, #40]
  420d5c:	str	wzr, [x19, #56]
  420d60:	cbz	x8, 420e04 <ferror@plt+0x1f214>
  420d64:	ldr	x10, [x9, #72]
  420d68:	ldr	x10, [x8, x10, lsl #3]
  420d6c:	cmp	x10, x19
  420d70:	b.ne	420dbc <ferror@plt+0x1f1cc>  // b.any
  420d74:	ldr	x10, [x9, #72]
  420d78:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420d7c:	lsl	x10, x10, #3
  420d80:	ldr	x11, [x8, x10]
  420d84:	ldr	w12, [x11, #28]
  420d88:	str	w12, [x13, #128]
  420d8c:	ldr	x11, [x11, #16]
  420d90:	adrp	x12, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420d94:	adrp	x13, 464000 <stdin@@GLIBC_2.17+0x7330>
  420d98:	str	x11, [x12, #104]
  420d9c:	str	x11, [x13, #48]
  420da0:	ldr	x10, [x8, x10]
  420da4:	adrp	x12, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420da8:	ldr	x10, [x10]
  420dac:	str	x10, [x12, #32]
  420db0:	ldrb	w10, [x11]
  420db4:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420db8:	strb	w10, [x11, #112]
  420dbc:	mov	w10, #0x1                   	// #1
  420dc0:	str	x20, [x19]
  420dc4:	str	w10, [x19, #52]
  420dc8:	cbz	x8, 420dd4 <ferror@plt+0x1f1e4>
  420dcc:	ldr	x9, [x9, #72]
  420dd0:	ldr	x8, [x8, x9, lsl #3]
  420dd4:	cmp	x8, x19
  420dd8:	b.eq	420de8 <ferror@plt+0x1f1f8>  // b.none
  420ddc:	adrp	x8, 427000 <ferror@plt+0x25410>
  420de0:	ldr	d0, [x8, #1760]
  420de4:	stur	d0, [x19, #44]
  420de8:	cbz	x20, 420e14 <ferror@plt+0x1f224>
  420dec:	mov	x0, x20
  420df0:	bl	401880 <fileno@plt>
  420df4:	bl	401ad0 <isatty@plt>
  420df8:	cmp	w0, #0x0
  420dfc:	cset	w8, gt
  420e00:	b	420e18 <ferror@plt+0x1f228>
  420e04:	mov	x10, xzr
  420e08:	cmp	x10, x19
  420e0c:	b.ne	420dbc <ferror@plt+0x1f1cc>  // b.any
  420e10:	b	420d74 <ferror@plt+0x1f184>
  420e14:	mov	w8, wzr
  420e18:	str	w8, [x19, #36]
  420e1c:	str	w23, [x21]
  420e20:	mov	x0, x19
  420e24:	ldp	x20, x19, [sp, #48]
  420e28:	ldp	x22, x21, [sp, #32]
  420e2c:	ldp	x24, x23, [sp, #16]
  420e30:	ldp	x29, x30, [sp], #64
  420e34:	ret
  420e38:	adrp	x0, 442000 <ferror@plt+0x40410>
  420e3c:	add	x0, x0, #0xe7d
  420e40:	bl	420e44 <ferror@plt+0x1f254>
  420e44:	stp	x29, x30, [sp, #-16]!
  420e48:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  420e4c:	ldr	x8, [x8, #3264]
  420e50:	adrp	x1, 426000 <ferror@plt+0x24410>
  420e54:	mov	x2, x0
  420e58:	add	x1, x1, #0x320
  420e5c:	mov	x0, x8
  420e60:	mov	x29, sp
  420e64:	bl	401bc0 <fprintf@plt>
  420e68:	mov	w0, #0x2                   	// #2
  420e6c:	bl	4017b0 <exit@plt>
  420e70:	stp	x29, x30, [sp, #-16]!
  420e74:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420e78:	ldr	w9, [x8, #336]
  420e7c:	mov	x29, sp
  420e80:	sub	w10, w9, #0x1
  420e84:	cmp	w9, #0x2
  420e88:	str	w10, [x8, #336]
  420e8c:	b.lt	420eb4 <ferror@plt+0x1f2c4>  // b.tstop
  420e90:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x3330>
  420e94:	ldr	x9, [x8, #2600]
  420e98:	add	x10, x9, #0x8
  420e9c:	str	x10, [x8, #2600]
  420ea0:	ldr	x0, [x9, #8]
  420ea4:	bl	4217a4 <ferror@plt+0x1fbb4>
  420ea8:	mov	w0, wzr
  420eac:	ldp	x29, x30, [sp], #16
  420eb0:	ret
  420eb4:	mov	w0, #0x1                   	// #1
  420eb8:	ldp	x29, x30, [sp], #16
  420ebc:	ret
  420ec0:	stp	x29, x30, [sp, #-96]!
  420ec4:	stp	x24, x23, [sp, #48]
  420ec8:	adrp	x23, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420ecc:	stp	x26, x25, [sp, #32]
  420ed0:	ldr	x25, [x23, #64]
  420ed4:	stp	x28, x27, [sp, #16]
  420ed8:	stp	x20, x19, [sp, #80]
  420edc:	mov	x20, x0
  420ee0:	adrp	x24, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420ee4:	adrp	x28, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420ee8:	stp	x22, x21, [sp, #64]
  420eec:	mov	x29, sp
  420ef0:	cbz	x25, 420f00 <ferror@plt+0x1f310>
  420ef4:	ldr	x26, [x24, #72]
  420ef8:	ldr	x19, [x25, x26, lsl #3]
  420efc:	cbnz	x19, 420f24 <ferror@plt+0x1f334>
  420f00:	bl	420c38 <ferror@plt+0x1f048>
  420f04:	ldr	x0, [x28, #32]
  420f08:	mov	w1, #0x4000                	// #16384
  420f0c:	bl	420ce4 <ferror@plt+0x1f0f4>
  420f10:	ldr	x25, [x23, #64]
  420f14:	ldr	x26, [x24, #72]
  420f18:	str	x0, [x25, x26, lsl #3]
  420f1c:	cbz	x25, 42105c <ferror@plt+0x1f46c>
  420f20:	mov	x19, x0
  420f24:	bl	401b70 <__errno_location@plt>
  420f28:	ldr	w22, [x0]
  420f2c:	mov	x21, x0
  420f30:	adrp	x27, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420f34:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420f38:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x7330>
  420f3c:	cbz	x19, 420fa8 <ferror@plt+0x1f3b8>
  420f40:	ldr	x8, [x19, #8]
  420f44:	str	wzr, [x19, #28]
  420f48:	mov	w9, #0x1                   	// #1
  420f4c:	strb	wzr, [x8]
  420f50:	ldr	x8, [x19, #8]
  420f54:	strb	wzr, [x8, #1]
  420f58:	ldr	x8, [x19, #8]
  420f5c:	str	w9, [x19, #40]
  420f60:	str	wzr, [x19, #56]
  420f64:	str	x8, [x19, #16]
  420f68:	ldr	x8, [x25, x26, lsl #3]
  420f6c:	cmp	x8, x19
  420f70:	b.ne	420fa8 <ferror@plt+0x1f3b8>  // b.any
  420f74:	lsl	x8, x26, #3
  420f78:	ldr	x9, [x25, x8]
  420f7c:	ldr	w10, [x9, #28]
  420f80:	str	w10, [x27, #128]
  420f84:	ldr	x9, [x9, #16]
  420f88:	str	x9, [x11, #104]
  420f8c:	str	x9, [x12, #48]
  420f90:	ldr	x8, [x25, x8]
  420f94:	ldr	x8, [x8]
  420f98:	str	x8, [x28, #32]
  420f9c:	ldrb	w8, [x9]
  420fa0:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  420fa4:	strb	w8, [x9, #112]
  420fa8:	mov	w8, #0x1                   	// #1
  420fac:	str	x20, [x19]
  420fb0:	str	w8, [x19, #52]
  420fb4:	ldr	x8, [x25, x26, lsl #3]
  420fb8:	cmp	x8, x19
  420fbc:	b.eq	420fcc <ferror@plt+0x1f3dc>  // b.none
  420fc0:	adrp	x8, 427000 <ferror@plt+0x25410>
  420fc4:	ldr	d0, [x8, #1760]
  420fc8:	stur	d0, [x19, #44]
  420fcc:	cbz	x20, 421000 <ferror@plt+0x1f410>
  420fd0:	mov	x0, x20
  420fd4:	mov	x20, x11
  420fd8:	mov	x25, x12
  420fdc:	bl	401880 <fileno@plt>
  420fe0:	bl	401ad0 <isatty@plt>
  420fe4:	mov	x12, x25
  420fe8:	ldr	x25, [x23, #64]
  420fec:	ldr	x26, [x24, #72]
  420ff0:	cmp	w0, #0x0
  420ff4:	mov	x11, x20
  420ff8:	cset	w8, gt
  420ffc:	b	421004 <ferror@plt+0x1f414>
  421000:	mov	w8, wzr
  421004:	str	w8, [x19, #36]
  421008:	str	w22, [x21]
  42100c:	lsl	x8, x26, #3
  421010:	ldr	x9, [x25, x8]
  421014:	ldp	x20, x19, [sp, #80]
  421018:	ldp	x22, x21, [sp, #64]
  42101c:	ldp	x24, x23, [sp, #48]
  421020:	ldr	w10, [x9, #28]
  421024:	str	w10, [x27, #128]
  421028:	ldr	x9, [x9, #16]
  42102c:	str	x9, [x11, #104]
  421030:	str	x9, [x12, #48]
  421034:	ldr	x8, [x25, x8]
  421038:	ldp	x26, x25, [sp, #32]
  42103c:	ldr	x8, [x8]
  421040:	str	x8, [x28, #32]
  421044:	ldrb	w8, [x9]
  421048:	ldp	x28, x27, [sp, #16]
  42104c:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421050:	strb	w8, [x9, #112]
  421054:	ldp	x29, x30, [sp], #96
  421058:	ret
  42105c:	brk	#0x1
  421060:	stp	x29, x30, [sp, #-32]!
  421064:	str	x19, [sp, #16]
  421068:	mov	x29, sp
  42106c:	mov	x19, x0
  421070:	bl	420c38 <ferror@plt+0x1f048>
  421074:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421078:	ldr	x8, [x8, #64]
  42107c:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421080:	cbz	x8, 421098 <ferror@plt+0x1f4a8>
  421084:	ldr	x10, [x9, #72]
  421088:	ldr	x10, [x8, x10, lsl #3]
  42108c:	cmp	x10, x19
  421090:	b.ne	4210a4 <ferror@plt+0x1f4b4>  // b.any
  421094:	b	421124 <ferror@plt+0x1f534>
  421098:	mov	x10, xzr
  42109c:	cmp	x10, x19
  4210a0:	b.eq	421124 <ferror@plt+0x1f534>  // b.none
  4210a4:	ldr	x13, [x9, #72]
  4210a8:	adrp	x12, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4210ac:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4210b0:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4210b4:	lsl	x10, x13, #3
  4210b8:	cbz	x8, 4210e4 <ferror@plt+0x1f4f4>
  4210bc:	ldr	x13, [x8, x13, lsl #3]
  4210c0:	cbz	x13, 4210e4 <ferror@plt+0x1f4f4>
  4210c4:	ldrb	w13, [x9, #112]
  4210c8:	ldr	x14, [x11, #104]
  4210cc:	strb	w13, [x14]
  4210d0:	ldr	x13, [x8, x10]
  4210d4:	str	x14, [x13, #16]
  4210d8:	ldr	w13, [x12, #128]
  4210dc:	ldr	x14, [x8, x10]
  4210e0:	str	w13, [x14, #28]
  4210e4:	str	x19, [x8, x10]
  4210e8:	ldr	w13, [x19, #28]
  4210ec:	str	w13, [x12, #128]
  4210f0:	ldr	x12, [x19, #16]
  4210f4:	adrp	x13, 464000 <stdin@@GLIBC_2.17+0x7330>
  4210f8:	str	x12, [x11, #104]
  4210fc:	str	x12, [x13, #48]
  421100:	ldr	x8, [x8, x10]
  421104:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421108:	mov	w11, #0x1                   	// #1
  42110c:	ldr	x8, [x8]
  421110:	str	x8, [x10, #32]
  421114:	ldrb	w8, [x12]
  421118:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  42111c:	strb	w11, [x10, #132]
  421120:	strb	w8, [x9, #112]
  421124:	ldr	x19, [sp, #16]
  421128:	ldp	x29, x30, [sp], #32
  42112c:	ret
  421130:	b	4018b0 <malloc@plt>
  421134:	cbz	x0, 421190 <ferror@plt+0x1f5a0>
  421138:	stp	x29, x30, [sp, #-32]!
  42113c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421140:	ldr	x8, [x8, #64]
  421144:	str	x19, [sp, #16]
  421148:	mov	x19, x0
  42114c:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421150:	mov	x29, sp
  421154:	cbz	x8, 421194 <ferror@plt+0x1f5a4>
  421158:	ldr	x10, [x9, #72]
  42115c:	ldr	x10, [x8, x10, lsl #3]
  421160:	cmp	x10, x19
  421164:	b.ne	421170 <ferror@plt+0x1f580>  // b.any
  421168:	ldr	x9, [x9, #72]
  42116c:	str	xzr, [x8, x9, lsl #3]
  421170:	ldr	w8, [x19, #32]
  421174:	cbz	w8, 421180 <ferror@plt+0x1f590>
  421178:	ldr	x0, [x19, #8]
  42117c:	bl	401a30 <free@plt>
  421180:	mov	x0, x19
  421184:	ldr	x19, [sp, #16]
  421188:	ldp	x29, x30, [sp], #32
  42118c:	b	401a30 <free@plt>
  421190:	ret
  421194:	mov	x10, xzr
  421198:	cmp	x10, x19
  42119c:	b.ne	421170 <ferror@plt+0x1f580>  // b.any
  4211a0:	b	421168 <ferror@plt+0x1f578>
  4211a4:	b	401a30 <free@plt>
  4211a8:	cbz	x0, 4211f4 <ferror@plt+0x1f604>
  4211ac:	ldr	x8, [x0, #8]
  4211b0:	str	wzr, [x0, #28]
  4211b4:	mov	w9, #0x1                   	// #1
  4211b8:	strb	wzr, [x8]
  4211bc:	ldr	x8, [x0, #8]
  4211c0:	strb	wzr, [x8, #1]
  4211c4:	ldr	x8, [x0, #8]
  4211c8:	str	w9, [x0, #40]
  4211cc:	str	wzr, [x0, #56]
  4211d0:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4211d4:	str	x8, [x0, #16]
  4211d8:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4211dc:	ldr	x8, [x8, #64]
  4211e0:	cbz	x8, 4211f8 <ferror@plt+0x1f608>
  4211e4:	ldr	x10, [x9, #72]
  4211e8:	ldr	x10, [x8, x10, lsl #3]
  4211ec:	cmp	x10, x0
  4211f0:	b.eq	421204 <ferror@plt+0x1f614>  // b.none
  4211f4:	ret
  4211f8:	mov	x10, xzr
  4211fc:	cmp	x10, x0
  421200:	b.ne	4211f4 <ferror@plt+0x1f604>  // b.any
  421204:	ldr	x9, [x9, #72]
  421208:	adrp	x12, 45e000 <stdin@@GLIBC_2.17+0x1330>
  42120c:	lsl	x9, x9, #3
  421210:	ldr	x10, [x8, x9]
  421214:	ldr	w11, [x10, #28]
  421218:	str	w11, [x12, #128]
  42121c:	ldr	x10, [x10, #16]
  421220:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421224:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x7330>
  421228:	str	x10, [x11, #104]
  42122c:	str	x10, [x12, #48]
  421230:	ldr	x8, [x8, x9]
  421234:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421238:	ldr	x8, [x8]
  42123c:	str	x8, [x9, #32]
  421240:	ldrb	w8, [x10]
  421244:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421248:	strb	w8, [x9, #112]
  42124c:	ret
  421250:	cbz	x0, 42130c <ferror@plt+0x1f71c>
  421254:	stp	x29, x30, [sp, #-32]!
  421258:	str	x19, [sp, #16]
  42125c:	mov	x29, sp
  421260:	mov	x19, x0
  421264:	bl	420c38 <ferror@plt+0x1f048>
  421268:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  42126c:	adrp	x13, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421270:	ldr	x9, [x8, #64]
  421274:	ldr	x12, [x13, #72]
  421278:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  42127c:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421280:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421284:	cbz	x9, 4212c0 <ferror@plt+0x1f6d0>
  421288:	ldr	x14, [x9, x12, lsl #3]
  42128c:	cbz	x14, 4212c0 <ferror@plt+0x1f6d0>
  421290:	ldrb	w14, [x8, #112]
  421294:	ldr	x15, [x10, #104]
  421298:	lsl	x16, x12, #3
  42129c:	strb	w14, [x15]
  4212a0:	ldr	x14, [x9, x16]
  4212a4:	str	x15, [x14, #16]
  4212a8:	ldr	w14, [x11, #128]
  4212ac:	ldr	x15, [x9, x16]
  4212b0:	str	w14, [x15, #28]
  4212b4:	cbz	x15, 4212c0 <ferror@plt+0x1f6d0>
  4212b8:	add	x12, x12, #0x1
  4212bc:	str	x12, [x13, #72]
  4212c0:	lsl	x12, x12, #3
  4212c4:	str	x19, [x9, x12]
  4212c8:	ldr	w13, [x19, #28]
  4212cc:	str	w13, [x11, #128]
  4212d0:	ldr	x11, [x19, #16]
  4212d4:	adrp	x13, 464000 <stdin@@GLIBC_2.17+0x7330>
  4212d8:	ldr	x19, [sp, #16]
  4212dc:	str	x11, [x10, #104]
  4212e0:	str	x11, [x13, #48]
  4212e4:	ldr	x9, [x9, x12]
  4212e8:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4212ec:	ldr	x9, [x9]
  4212f0:	str	x9, [x10, #32]
  4212f4:	ldrb	w9, [x11]
  4212f8:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4212fc:	mov	w11, #0x1                   	// #1
  421300:	strb	w11, [x10, #132]
  421304:	strb	w9, [x8, #112]
  421308:	ldp	x29, x30, [sp], #32
  42130c:	ret
  421310:	stp	x29, x30, [sp, #-48]!
  421314:	str	x21, [sp, #16]
  421318:	adrp	x21, 45e000 <stdin@@GLIBC_2.17+0x1330>
  42131c:	ldr	x8, [x21, #64]
  421320:	stp	x20, x19, [sp, #32]
  421324:	mov	x29, sp
  421328:	cbz	x8, 4213c4 <ferror@plt+0x1f7d4>
  42132c:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421330:	ldr	x9, [x20, #72]
  421334:	ldr	x19, [x8, x9, lsl #3]
  421338:	cbz	x19, 4213c4 <ferror@plt+0x1f7d4>
  42133c:	str	xzr, [x8, x9, lsl #3]
  421340:	ldr	w8, [x19, #32]
  421344:	cbz	w8, 421350 <ferror@plt+0x1f760>
  421348:	ldr	x0, [x19, #8]
  42134c:	bl	401a30 <free@plt>
  421350:	mov	x0, x19
  421354:	bl	401a30 <free@plt>
  421358:	ldr	x8, [x21, #64]
  42135c:	ldr	x9, [x20, #72]
  421360:	str	xzr, [x8, x9, lsl #3]
  421364:	cbz	x9, 421370 <ferror@plt+0x1f780>
  421368:	sub	x9, x9, #0x1
  42136c:	str	x9, [x20, #72]
  421370:	cbz	x8, 4213c4 <ferror@plt+0x1f7d4>
  421374:	ldr	x10, [x8, x9, lsl #3]
  421378:	cbz	x10, 4213c4 <ferror@plt+0x1f7d4>
  42137c:	ldr	w11, [x10, #28]
  421380:	adrp	x12, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421384:	str	w11, [x12, #128]
  421388:	ldr	x10, [x10, #16]
  42138c:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421390:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x7330>
  421394:	str	x10, [x11, #104]
  421398:	str	x10, [x12, #48]
  42139c:	ldr	x8, [x8, x9, lsl #3]
  4213a0:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4213a4:	mov	w11, #0x1                   	// #1
  4213a8:	ldr	x8, [x8]
  4213ac:	str	x8, [x9, #32]
  4213b0:	ldrb	w8, [x10]
  4213b4:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4213b8:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4213bc:	strb	w11, [x10, #132]
  4213c0:	strb	w8, [x9, #112]
  4213c4:	ldp	x20, x19, [sp, #32]
  4213c8:	ldr	x21, [sp, #16]
  4213cc:	ldp	x29, x30, [sp], #48
  4213d0:	ret
  4213d4:	stp	x29, x30, [sp, #-48]!
  4213d8:	str	x21, [sp, #16]
  4213dc:	subs	x21, x1, #0x2
  4213e0:	stp	x20, x19, [sp, #32]
  4213e4:	mov	x29, sp
  4213e8:	b.cc	421404 <ferror@plt+0x1f814>  // b.lo, b.ul, b.last
  4213ec:	ldrb	w8, [x0, x21]
  4213f0:	mov	x20, x0
  4213f4:	cbnz	w8, 421404 <ferror@plt+0x1f814>
  4213f8:	add	x8, x1, x20
  4213fc:	ldurb	w8, [x8, #-1]
  421400:	cbz	w8, 42141c <ferror@plt+0x1f82c>
  421404:	mov	x19, xzr
  421408:	mov	x0, x19
  42140c:	ldp	x20, x19, [sp, #32]
  421410:	ldr	x21, [sp, #16]
  421414:	ldp	x29, x30, [sp], #48
  421418:	ret
  42141c:	mov	w0, #0x40                  	// #64
  421420:	bl	4018b0 <malloc@plt>
  421424:	cbz	x0, 421504 <ferror@plt+0x1f914>
  421428:	movi	v0.2d, #0x0
  42142c:	mov	w8, #0x1                   	// #1
  421430:	mov	x19, x0
  421434:	stp	x20, x20, [x0, #8]
  421438:	str	xzr, [x0]
  42143c:	stp	w21, w21, [x0, #24]
  421440:	str	d0, [x0, #32]
  421444:	str	w8, [x0, #40]
  421448:	stur	d0, [x0, #52]
  42144c:	bl	420c38 <ferror@plt+0x1f048>
  421450:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421454:	ldr	x8, [x8, #64]
  421458:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  42145c:	cbz	x8, 421474 <ferror@plt+0x1f884>
  421460:	ldr	x10, [x9, #72]
  421464:	ldr	x10, [x8, x10, lsl #3]
  421468:	cmp	x10, x19
  42146c:	b.ne	421480 <ferror@plt+0x1f890>  // b.any
  421470:	b	421408 <ferror@plt+0x1f818>
  421474:	mov	x10, xzr
  421478:	cmp	x10, x19
  42147c:	b.eq	421408 <ferror@plt+0x1f818>  // b.none
  421480:	ldr	x13, [x9, #72]
  421484:	adrp	x12, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421488:	adrp	x11, 45e000 <stdin@@GLIBC_2.17+0x1330>
  42148c:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421490:	lsl	x10, x13, #3
  421494:	cbz	x8, 4214c0 <ferror@plt+0x1f8d0>
  421498:	ldr	x13, [x8, x13, lsl #3]
  42149c:	cbz	x13, 4214c0 <ferror@plt+0x1f8d0>
  4214a0:	ldrb	w13, [x9, #112]
  4214a4:	ldr	x14, [x11, #104]
  4214a8:	strb	w13, [x14]
  4214ac:	ldr	x13, [x8, x10]
  4214b0:	str	x14, [x13, #16]
  4214b4:	ldr	w13, [x12, #128]
  4214b8:	ldr	x14, [x8, x10]
  4214bc:	str	w13, [x14, #28]
  4214c0:	str	x19, [x8, x10]
  4214c4:	ldr	w13, [x19, #28]
  4214c8:	ldr	x14, [x19, #16]
  4214cc:	str	w13, [x12, #128]
  4214d0:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x7330>
  4214d4:	str	x14, [x11, #104]
  4214d8:	str	x14, [x12, #48]
  4214dc:	ldr	x8, [x8, x10]
  4214e0:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4214e4:	mov	w11, #0x1                   	// #1
  4214e8:	ldr	x8, [x8]
  4214ec:	str	x8, [x10, #32]
  4214f0:	ldrb	w8, [x14]
  4214f4:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4214f8:	strb	w11, [x10, #132]
  4214fc:	strb	w8, [x9, #112]
  421500:	b	421408 <ferror@plt+0x1f818>
  421504:	adrp	x0, 442000 <ferror@plt+0x40410>
  421508:	add	x0, x0, #0xea9
  42150c:	bl	420e44 <ferror@plt+0x1f254>
  421510:	stp	x29, x30, [sp, #-64]!
  421514:	str	x23, [sp, #16]
  421518:	stp	x22, x21, [sp, #32]
  42151c:	stp	x20, x19, [sp, #48]
  421520:	mov	x29, sp
  421524:	mov	x21, x0
  421528:	bl	401790 <strlen@plt>
  42152c:	lsl	x23, x0, #32
  421530:	mov	x8, #0x200000000           	// #8589934592
  421534:	add	x8, x23, x8
  421538:	asr	x19, x8, #32
  42153c:	mov	x22, x0
  421540:	mov	x0, x19
  421544:	bl	4018b0 <malloc@plt>
  421548:	cbz	x0, 4215ac <ferror@plt+0x1f9bc>
  42154c:	mov	x20, x0
  421550:	cmp	w22, #0x1
  421554:	b.lt	421568 <ferror@plt+0x1f978>  // b.tstop
  421558:	and	x2, x22, #0xffffffff
  42155c:	mov	x0, x20
  421560:	mov	x1, x21
  421564:	bl	401770 <memcpy@plt>
  421568:	mov	x8, #0x100000000           	// #4294967296
  42156c:	add	x8, x23, x8
  421570:	asr	x9, x23, #32
  421574:	asr	x8, x8, #32
  421578:	mov	x0, x20
  42157c:	mov	x1, x19
  421580:	strb	wzr, [x20, x8]
  421584:	strb	wzr, [x20, x9]
  421588:	bl	4213d4 <ferror@plt+0x1f7e4>
  42158c:	cbz	x0, 4215b8 <ferror@plt+0x1f9c8>
  421590:	mov	w8, #0x1                   	// #1
  421594:	str	w8, [x0, #32]
  421598:	ldp	x20, x19, [sp, #48]
  42159c:	ldp	x22, x21, [sp, #32]
  4215a0:	ldr	x23, [sp, #16]
  4215a4:	ldp	x29, x30, [sp], #64
  4215a8:	ret
  4215ac:	adrp	x0, 442000 <ferror@plt+0x40410>
  4215b0:	add	x0, x0, #0xed3
  4215b4:	bl	420e44 <ferror@plt+0x1f254>
  4215b8:	adrp	x0, 442000 <ferror@plt+0x40410>
  4215bc:	add	x0, x0, #0xefc
  4215c0:	bl	420e44 <ferror@plt+0x1f254>
  4215c4:	stp	x29, x30, [sp, #-48]!
  4215c8:	add	w8, w1, #0x2
  4215cc:	stp	x20, x19, [sp, #32]
  4215d0:	sxtw	x20, w8
  4215d4:	stp	x22, x21, [sp, #16]
  4215d8:	mov	x22, x0
  4215dc:	mov	x0, x20
  4215e0:	mov	x29, sp
  4215e4:	mov	w19, w1
  4215e8:	bl	4018b0 <malloc@plt>
  4215ec:	cbz	x0, 421638 <ferror@plt+0x1fa48>
  4215f0:	mov	x21, x0
  4215f4:	cmp	w19, #0x1
  4215f8:	b.lt	42160c <ferror@plt+0x1fa1c>  // b.tstop
  4215fc:	mov	w2, w19
  421600:	mov	x0, x21
  421604:	mov	x1, x22
  421608:	bl	401770 <memcpy@plt>
  42160c:	mov	x0, x21
  421610:	mov	x1, x20
  421614:	strh	wzr, [x21, w19, sxtw]
  421618:	bl	4213d4 <ferror@plt+0x1f7e4>
  42161c:	cbz	x0, 421644 <ferror@plt+0x1fa54>
  421620:	mov	w8, #0x1                   	// #1
  421624:	str	w8, [x0, #32]
  421628:	ldp	x20, x19, [sp, #32]
  42162c:	ldp	x22, x21, [sp, #16]
  421630:	ldp	x29, x30, [sp], #48
  421634:	ret
  421638:	adrp	x0, 442000 <ferror@plt+0x40410>
  42163c:	add	x0, x0, #0xed3
  421640:	bl	420e44 <ferror@plt+0x1f254>
  421644:	adrp	x0, 442000 <ferror@plt+0x40410>
  421648:	add	x0, x0, #0xefc
  42164c:	bl	420e44 <ferror@plt+0x1f254>
  421650:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  421654:	ldr	w0, [x8, #3256]
  421658:	ret
  42165c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421660:	ldr	x0, [x8, #32]
  421664:	ret
  421668:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  42166c:	ldr	x0, [x8, #40]
  421670:	ret
  421674:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x7330>
  421678:	ldr	w0, [x8, #56]
  42167c:	ret
  421680:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x7330>
  421684:	ldr	x0, [x8, #48]
  421688:	ret
  42168c:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  421690:	str	w0, [x8, #3256]
  421694:	ret
  421698:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  42169c:	str	x0, [x8, #32]
  4216a0:	ret
  4216a4:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4216a8:	str	x0, [x8, #40]
  4216ac:	ret
  4216b0:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4216b4:	ldr	w0, [x8, #48]
  4216b8:	ret
  4216bc:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4216c0:	str	w0, [x8, #48]
  4216c4:	ret
  4216c8:	stp	x29, x30, [sp, #-48]!
  4216cc:	stp	x20, x19, [sp, #32]
  4216d0:	adrp	x20, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4216d4:	ldr	x0, [x20, #64]
  4216d8:	str	x21, [sp, #16]
  4216dc:	adrp	x21, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4216e0:	mov	x29, sp
  4216e4:	cbz	x0, 42172c <ferror@plt+0x1fb3c>
  4216e8:	ldr	x8, [x21, #72]
  4216ec:	ldr	x19, [x0, x8, lsl #3]
  4216f0:	b	421710 <ferror@plt+0x1fb20>
  4216f4:	mov	x0, x19
  4216f8:	bl	401a30 <free@plt>
  4216fc:	ldr	x0, [x20, #64]
  421700:	ldr	x8, [x21, #72]
  421704:	mov	x19, xzr
  421708:	str	xzr, [x0, x8, lsl #3]
  42170c:	cbz	x0, 42172c <ferror@plt+0x1fb3c>
  421710:	cbz	x19, 42172c <ferror@plt+0x1fb3c>
  421714:	str	xzr, [x0, x8, lsl #3]
  421718:	ldr	w8, [x19, #32]
  42171c:	cbz	w8, 4216f4 <ferror@plt+0x1fb04>
  421720:	ldr	x0, [x19, #8]
  421724:	bl	401a30 <free@plt>
  421728:	b	4216f4 <ferror@plt+0x1fb04>
  42172c:	bl	401a30 <free@plt>
  421730:	adrp	x19, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421734:	ldr	x0, [x19, #136]
  421738:	str	xzr, [x20, #64]
  42173c:	bl	401a30 <free@plt>
  421740:	str	xzr, [x20, #64]
  421744:	str	xzr, [x21, #72]
  421748:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  42174c:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421750:	str	xzr, [x19, #136]
  421754:	ldp	x20, x19, [sp, #32]
  421758:	ldr	x21, [sp, #16]
  42175c:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421760:	str	xzr, [x8, #144]
  421764:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421768:	str	xzr, [x9, #104]
  42176c:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421770:	strb	wzr, [x10, #52]
  421774:	adrp	x10, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421778:	str	wzr, [x8, #56]
  42177c:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421780:	str	wzr, [x9, #152]
  421784:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  421788:	str	wzr, [x10, #156]
  42178c:	str	xzr, [x8, #32]
  421790:	str	xzr, [x9, #40]
  421794:	mov	w0, wzr
  421798:	ldp	x29, x30, [sp], #48
  42179c:	ret
  4217a0:	b	401950 <realloc@plt>
  4217a4:	stp	x29, x30, [sp, #-32]!
  4217a8:	str	x19, [sp, #16]
  4217ac:	mov	x29, sp
  4217b0:	cbz	x0, 42180c <ferror@plt+0x1fc1c>
  4217b4:	adrp	x1, 42e000 <ferror@plt+0x2c410>
  4217b8:	add	x1, x1, #0x23a
  4217bc:	mov	x19, x0
  4217c0:	bl	4019f0 <strcmp@plt>
  4217c4:	cbz	w0, 42180c <ferror@plt+0x1fc1c>
  4217c8:	mov	x0, x19
  4217cc:	bl	4110ec <ferror@plt+0xf4fc>
  4217d0:	adrp	x1, 426000 <ferror@plt+0x24410>
  4217d4:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  4217d8:	add	x1, x1, #0x36f
  4217dc:	str	x0, [x8, #3608]
  4217e0:	bl	4018a0 <fopen@plt>
  4217e4:	adrp	x8, 45e000 <stdin@@GLIBC_2.17+0x1330>
  4217e8:	str	x0, [x8, #32]
  4217ec:	cbnz	x0, 421830 <ferror@plt+0x1fc40>
  4217f0:	adrp	x1, 442000 <ferror@plt+0x40410>
  4217f4:	add	x1, x1, #0xf1a
  4217f8:	mov	w2, #0x5                   	// #5
  4217fc:	bl	401ae0 <dcgettext@plt>
  421800:	mov	x1, x19
  421804:	bl	4113e8 <ferror@plt+0xf7f8>
  421808:	b	421830 <ferror@plt+0x1fc40>
  42180c:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  421810:	ldr	x8, [x8, #3280]
  421814:	adrp	x0, 426000 <ferror@plt+0x24410>
  421818:	adrp	x9, 45e000 <stdin@@GLIBC_2.17+0x1330>
  42181c:	add	x0, x0, #0x337
  421820:	str	x8, [x9, #32]
  421824:	bl	4110ec <ferror@plt+0xf4fc>
  421828:	adrp	x8, 45c000 <ferror@plt+0x5a410>
  42182c:	str	x0, [x8, #3608]
  421830:	ldr	x19, [sp, #16]
  421834:	adrp	x8, 461000 <stdin@@GLIBC_2.17+0x4330>
  421838:	mov	w9, #0x1                   	// #1
  42183c:	str	w9, [x8, #1324]
  421840:	ldp	x29, x30, [sp], #32
  421844:	ret
  421848:	stp	x29, x30, [sp, #-64]!
  42184c:	mov	x29, sp
  421850:	stp	x19, x20, [sp, #16]
  421854:	adrp	x20, 453000 <ferror@plt+0x51410>
  421858:	add	x20, x20, #0xde0
  42185c:	stp	x21, x22, [sp, #32]
  421860:	adrp	x21, 453000 <ferror@plt+0x51410>
  421864:	add	x21, x21, #0xdd8
  421868:	sub	x20, x20, x21
  42186c:	mov	w22, w0
  421870:	stp	x23, x24, [sp, #48]
  421874:	mov	x23, x1
  421878:	mov	x24, x2
  42187c:	bl	401730 <memcpy@plt-0x40>
  421880:	cmp	xzr, x20, asr #3
  421884:	b.eq	4218b0 <ferror@plt+0x1fcc0>  // b.none
  421888:	asr	x20, x20, #3
  42188c:	mov	x19, #0x0                   	// #0
  421890:	ldr	x3, [x21, x19, lsl #3]
  421894:	mov	x2, x24
  421898:	add	x19, x19, #0x1
  42189c:	mov	x1, x23
  4218a0:	mov	w0, w22
  4218a4:	blr	x3
  4218a8:	cmp	x20, x19
  4218ac:	b.ne	421890 <ferror@plt+0x1fca0>  // b.any
  4218b0:	ldp	x19, x20, [sp, #16]
  4218b4:	ldp	x21, x22, [sp, #32]
  4218b8:	ldp	x23, x24, [sp, #48]
  4218bc:	ldp	x29, x30, [sp], #64
  4218c0:	ret
  4218c4:	nop
  4218c8:	ret

Disassembly of section .fini:

00000000004218cc <.fini>:
  4218cc:	stp	x29, x30, [sp, #-16]!
  4218d0:	mov	x29, sp
  4218d4:	ldp	x29, x30, [sp], #16
  4218d8:	ret
