Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: H:/fp/FALL22-ECE-385-final-project-main/lab62soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: H:/fp/FALL22-ECE-385-final-project-main/lab62soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: H:/fp/FALL22-ECE-385-final-project-main/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: H:/fp/FALL22-ECE-385-final-project-main/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: H:/fp/FALL22-ECE-385-final-project-main/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: H:/fp/FALL22-ECE-385-final-project-main/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: H:/fp/FALL22-ECE-385-final-project-main/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: H:/fp/FALL22-ECE-385-final-project-main/lab62soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at control.sv(113): object "SBX" differs only in case from object "sbX" in the same scope File: H:/fp/FALL22-ECE-385-final-project-main/control.sv Line: 113
Info (10281): Verilog HDL Declaration information at control.sv(113): object "SBY" differs only in case from object "sbY" in the same scope File: H:/fp/FALL22-ECE-385-final-project-main/control.sv Line: 113
Info (10281): Verilog HDL Declaration information at control.sv(113): object "STX" differs only in case from object "stX" in the same scope File: H:/fp/FALL22-ECE-385-final-project-main/control.sv Line: 113
Info (10281): Verilog HDL Declaration information at control.sv(113): object "STY" differs only in case from object "stY" in the same scope File: H:/fp/FALL22-ECE-385-final-project-main/control.sv Line: 113
Info (10281): Verilog HDL Declaration information at control.sv(113): object "SNX" differs only in case from object "snX" in the same scope File: H:/fp/FALL22-ECE-385-final-project-main/control.sv Line: 113
Info (10281): Verilog HDL Declaration information at control.sv(113): object "SNY" differs only in case from object "snY" in the same scope File: H:/fp/FALL22-ECE-385-final-project-main/control.sv Line: 113
Info (10281): Verilog HDL Declaration information at control.sv(208): object "EDX" differs only in case from object "edX" in the same scope File: H:/fp/FALL22-ECE-385-final-project-main/control.sv Line: 208
Info (10281): Verilog HDL Declaration information at control.sv(208): object "EDY" differs only in case from object "edY" in the same scope File: H:/fp/FALL22-ECE-385-final-project-main/control.sv Line: 208
Info (10281): Verilog HDL Declaration information at control.sv(208): object "RBX" differs only in case from object "rbX" in the same scope File: H:/fp/FALL22-ECE-385-final-project-main/control.sv Line: 208
Info (10281): Verilog HDL Declaration information at control.sv(208): object "RBY" differs only in case from object "rbY" in the same scope File: H:/fp/FALL22-ECE-385-final-project-main/control.sv Line: 208
Info (10281): Verilog HDL Declaration information at control.sv(208): object "YSX" differs only in case from object "ysX" in the same scope File: H:/fp/FALL22-ECE-385-final-project-main/control.sv Line: 208
Info (10281): Verilog HDL Declaration information at control.sv(208): object "YSY" differs only in case from object "ysY" in the same scope File: H:/fp/FALL22-ECE-385-final-project-main/control.sv Line: 208
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: H:/fp/FALL22-ECE-385-final-project-main/HexDriver.sv Line: 23
