{
  "nodes":
  [
    {
      "type":"component"
      , "id":2
      , "name":"slavereg_comp"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"slavereg_comp.B0.runOnce"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"slavereg_comp.B1.start"
          , "children":
          [
            {
              "type":"inst"
              , "id":7
              , "name":"Stream Read"
              , "debug":
              [
                [
                  {
                    "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                    , "line":15
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":9
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                    , "line":25
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Loads from":"memdata1"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                    , "line":37
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"19"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":17
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"4"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"4"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"slavereg_comp.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":10
              , "name":"Non-Blocking Stream Write"
              , "debug":
              [
                [
                  {
                    "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                    , "line":37
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":18
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":19
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"1"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"slavereg_comp.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":12
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                    , "line":34
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Loads from":"memdata1"
                  , "Start Cycle":"467"
                  , "Latency":"134"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":13
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                    , "line":34
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Stores to":"memdata2"
                  , "Start Cycle":"605"
                  , "Latency":"90"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":14
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                    , "line":35
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Loads from":"memdata1"
                  , "Start Cycle":"695"
                  , "Latency":"134"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":15
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                    , "line":35
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Stores to":"memdata3"
                  , "Start Cycle":"842"
                  , "Latency":"90"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":20
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                    , "line":32
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"21"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":21
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"932"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"932"
              , "II":"466"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 466. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"csr"
          , "id":22
          , "name":"CSR"
          , "debug":
          [
            [
              {
                "filename":"fpga.prj/components/slavereg_comp/slavereg_comp_csr.h"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":23
              , "name":"memdata1"
              , "debug":
              [
                [
                  {
                    "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                    , "line":15
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Data width":"512"
                  , "Address width":"32"
                  , "Address Space":"1"
                  , "Latency":"0"
                  , "ReadWrite Mode":"readwrite"
                  , "Maximum burst":"16"
                  , "Wait request":"1"
                  , "Alignment":"64"
                  , "Component":"slavereg_comp"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":24
              , "name":"memdata2"
              , "debug":
              [
                [
                  {
                    "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                    , "line":15
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Data width":"512"
                  , "Address width":"32"
                  , "Address Space":"1"
                  , "Latency":"0"
                  , "ReadWrite Mode":"readwrite"
                  , "Maximum burst":"16"
                  , "Wait request":"1"
                  , "Alignment":"64"
                  , "Component":"slavereg_comp"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":25
              , "name":"memdata3"
              , "debug":
              [
                [
                  {
                    "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                    , "line":15
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Data width":"512"
                  , "Address width":"32"
                  , "Address Space":"1"
                  , "Latency":"0"
                  , "ReadWrite Mode":"readwrite"
                  , "Maximum burst":"16"
                  , "Wait request":"1"
                  , "Alignment":"64"
                  , "Component":"slavereg_comp"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":26
              , "name":"index"
              , "debug":
              [
                [
                  {
                    "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                    , "line":15
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"32 bits"
                  , "Component":"slavereg_comp"
                }
              ]
            }
            , {
              "type":"interface"
              , "id":27
              , "name":"value"
              , "debug":
              [
                [
                  {
                    "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                    , "line":15
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"32 bits"
                  , "Component":"slavereg_comp"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"System Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":28
          , "name":"1"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"1"
              , "Arguments from slavereg_comp":"memdata1, memdata2, memdata3"
            }
          ]
        }
      ]
    }
    , {
      "type":"stream"
      , "id":8
      , "name":"call.slavereg_comp"
      , "debug":
      [
        [
          {
            "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
            , "line":15
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"256 bits"
          , "Depth":"0"
          , "Bits per symbol":"256 bits"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Valid":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"stream"
      , "id":11
      , "name":"return.slavereg_comp"
      , "debug":
      [
        [
          {
            "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
            , "line":15
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"128 bits"
          , "Depth":"0"
          , "Bits per symbol":"128 bits"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Ready":"No"
          , "Ready Latency":"0"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":8
      , "to":7
    }
    , {
      "from":10
      , "to":11
    }
    , {
      "from":23
      , "to":7
    }
    , {
      "from":24
      , "to":7
    }
    , {
      "from":25
      , "to":7
    }
    , {
      "from":26
      , "to":7
    }
    , {
      "from":27
      , "to":7
    }
    , {
      "from":19
      , "to":16
    }
    , {
      "from":3
      , "to":16
    }
    , {
      "from":7
      , "to":17
    }
    , {
      "from":9
      , "to":17
    }
    , {
      "from":21
      , "to":18
    }
    , {
      "from":10
      , "to":19
    }
    , {
      "from":21
      , "to":20
    }
    , {
      "from":17
      , "to":20
    }
    , {
      "from":15
      , "to":21
    }
    , {
      "from":12
      , "to":21
    }
    , {
      "from":13
      , "to":21
    }
    , {
      "from":14
      , "to":21
    }
    , {
      "from":16
      , "to":7
    }
    , {
      "from":7
      , "to":9
    }
    , {
      "from":18
      , "to":10
    }
    , {
      "from":20
      , "to":12
    }
    , {
      "from":12
      , "to":13
    }
    , {
      "from":13
      , "to":14
    }
    , {
      "from":14
      , "to":15
    }
    , {
      "from":28
      , "to":9
    }
    , {
      "from":28
      , "to":12
    }
    , {
      "from":15
      , "to":28
    }
    , {
      "from":28
      , "to":14
    }
    , {
      "from":13
      , "to":28
    }
  ]
}
