$date
	Thu Oct 12 20:53:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module RU_tb $end
$var wire 32 ! RU_RS2_tb [31:0] $end
$var wire 32 " RU_RS1_tb [31:0] $end
$var reg 5 # RS1_tb [4:0] $end
$var reg 5 $ RS2_tb [4:0] $end
$var reg 32 % RU_Data_Wr_tb [31:0] $end
$var reg 1 & RU_Wr_tb $end
$var reg 5 ' Rd_tb [4:0] $end
$var reg 1 ( clk_tb $end
$var reg 1 ) rst_tb $end
$scope module RU_int $end
$var wire 32 * RU_Data_Wr [31:0] $end
$var wire 1 & RU_Wr $end
$var wire 5 + Rd [4:0] $end
$var wire 1 ( clk $end
$var wire 5 , rs1 [4:0] $end
$var wire 5 - rs2 [4:0] $end
$var wire 1 ) rst $end
$var wire 32 . ru_RS1 [31:0] $end
$var wire 32 / ru_RS2 [31:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 0
b0 /
b0 .
b1000 -
b10 ,
b1000 +
b1111 *
x)
1(
b1000 '
0&
b1111 %
b1000 $
b10 #
b0 "
b0 !
$end
#5
0(
#10
1(
#15
0(
#20
b11111 "
b11111 .
1(
b10 '
b10 +
b10010 $
b10010 -
b11111 %
b11111 *
1&
#25
0(
#30
1(
#35
0(
#40
1(
b0 '
b0 +
b0 "
b0 .
b0 #
b0 ,
b100000001 %
b100000001 *
#45
0(
#50
b0 "
b0 .
1(
#55
0(
#60
b10001 !
b10001 /
1(
b100 '
b100 +
b100 $
b100 -
b11111 "
b11111 .
b10 #
b10 ,
b10001 %
b10001 *
#65
0(
#70
1(
#75
0(
#80
1(
b10 '
b10 +
b11111 !
b11111 /
b10 $
b10 -
b10000001 %
b10000001 *
0&
#85
0(
#90
1(
#95
0(
#100
1(
