/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [31:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [34:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [7:0] _00_;
  always_latch
    if (clkin_data[0]) _00_ = 8'h00;
    else if (!celloutsig_1_19z) _00_ = { celloutsig_0_1z[2:1], celloutsig_0_3z, celloutsig_0_5z };
  assign { out_data[40:39], out_data[37:32] } = _00_;
  assign celloutsig_1_19z = { in_data[138:135], celloutsig_1_8z, celloutsig_1_10z } == { celloutsig_1_1z[4:0], celloutsig_1_9z };
  assign celloutsig_1_0z = in_data[134:131] >= in_data[138:135];
  assign celloutsig_1_10z = { in_data[115:105], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_4z } > { in_data[142:133], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_1_18z = celloutsig_1_1z[6:1] > { celloutsig_1_13z[2:1], celloutsig_1_0z, celloutsig_1_13z };
  assign celloutsig_1_9z = celloutsig_1_1z[6:3] || celloutsig_1_6z[16:13];
  assign celloutsig_1_13z = celloutsig_1_1z[5:3] % { 1'h1, in_data[163:162] };
  assign celloutsig_1_6z = { in_data[140], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, in_data[157:132], celloutsig_1_1z, in_data[96] };
  assign celloutsig_0_3z = - { celloutsig_0_1z[1], 1'h0, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[6:3] !== celloutsig_1_1z[5:2];
  assign celloutsig_0_0z = & in_data[66:60];
  assign celloutsig_1_4z = | { celloutsig_1_3z[10:8], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_5z = | { celloutsig_0_4z, celloutsig_0_3z[4:1], celloutsig_0_2z, celloutsig_0_1z[3:1], celloutsig_0_0z };
  assign celloutsig_1_8z = | { celloutsig_1_7z, in_data[124:120] };
  assign celloutsig_1_7z = ~^ celloutsig_1_3z[7:4];
  assign celloutsig_1_1z = { in_data[128:124], celloutsig_1_0z, celloutsig_1_0z } <<< { in_data[183:178], celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[118:111], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } ^ { in_data[146:116], celloutsig_1_2z };
  always_latch
    if (clkin_data[0]) celloutsig_0_9z = 10'h000;
    else if (celloutsig_1_19z) celloutsig_0_9z = { in_data[61:53], celloutsig_0_0z };
  assign celloutsig_0_4z = ~((in_data[25] & in_data[73]) | (celloutsig_0_3z[1] & in_data[59]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z & in_data[81]) | (in_data[22] & in_data[25]));
  assign celloutsig_0_1z[3:1] = in_data[56:54] ^ { in_data[25:24], celloutsig_0_0z };
  assign celloutsig_0_1z[0] = 1'h0;
  assign { out_data[128], out_data[96], out_data[38], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h0, celloutsig_0_9z };
endmodule
