<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="CursorRam" module="CursorRam" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2019 08 08 17:25:27.878" version="5.2" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="" type="" modified="2019 08 08 17:25:27.708"/>
		<File name="CursorRam.lpc" type="lpc" modified="2019 08 08 17:25:26.221"/>
		<File name="CursorRam.vhd" type="top_level_vhdl" modified="2019 08 08 17:25:26.292"/>
		<File name="CursorRam_tmpl.vhd" type="template_vhdl" modified="2019 08 08 17:25:26.297"/>
		<File name="tb_CursorRam_tmpl.vhd" type="testbench_vhdl" modified="2019 08 08 17:25:26.308"/>
  </Package>
</DiamondModule>
