

================================================================
== Vivado HLS Report for 'StreamingDataWidthCo_8'
================================================================
* Date:           Mon Mar  1 13:13:40 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cnvW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.723|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    219|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    144|
|Register         |        -|      -|     874|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     874|    363|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |o_fu_155_p2                       |     +    |      0|  0|  39|           1|          32|
    |t_fu_143_p2                       |     +    |      0|  0|  39|          32|           1|
    |totalIters_fu_132_p2              |     +    |      0|  0|  39|          32|          32|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_172                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op27_read_state4     |    and   |      0|  0|   2|           1|           1|
    |exitcond_i_fu_138_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_339_fu_161_p2               |   icmp   |      0|  0|  18|          32|           4|
    |tmp_i_fu_149_p2                   |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |p_i_fu_167_p3                     |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 219|         171|         112|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  27|          5|    1|          5|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_phi_mux_p_Val2_s_phi_fu_116_p4      |   9|          2|  256|        512|
    |ap_phi_reg_pp0_iter2_p_Val2_s_reg_113  |   9|          2|  256|        512|
    |in_V_V_blk_n                           |   9|          2|    1|          2|
    |numReps_blk_n                          |   9|          2|    1|          2|
    |numReps_out_blk_n                      |   9|          2|    1|          2|
    |o_i_reg_91                             |   9|          2|   32|         64|
    |out_V_V_blk_n                          |   9|          2|    1|          2|
    |p_6_i_reg_79                           |   9|          2|  224|        448|
    |real_start                             |   9|          2|    1|          2|
    |t_i_reg_102                            |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 144|         31|  809|       1621|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                              |    4|   0|    4|          0|
    |ap_done_reg                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_s_reg_113  |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_s_reg_113  |  256|   0|  256|          0|
    |exitcond_i_reg_206                     |    1|   0|    1|          0|
    |exitcond_i_reg_206_pp0_iter1_reg       |    1|   0|    1|          0|
    |numReps_read_reg_195                   |   32|   0|   32|          0|
    |o_i_reg_91                             |   32|   0|   32|          0|
    |p_6_i_reg_79                           |  224|   0|  224|          0|
    |start_once_reg                         |    1|   0|    1|          0|
    |t_i_reg_102                            |   32|   0|   32|          0|
    |tmp_i_reg_215                          |    1|   0|    1|          0|
    |tmp_i_reg_215_pp0_iter1_reg            |    1|   0|    1|          0|
    |totalIters_reg_201                     |   29|   0|   32|          3|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  |  874|   0|  877|          3|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------+-----+-----+------------+------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.8 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.8 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.8 | return value |
|start_full_n        |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.8 | return value |
|ap_done             | out |    1| ap_ctrl_hs | StreamingDataWidthCo.8 | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.8 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | StreamingDataWidthCo.8 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | StreamingDataWidthCo.8 | return value |
|start_out           | out |    1| ap_ctrl_hs | StreamingDataWidthCo.8 | return value |
|start_write         | out |    1| ap_ctrl_hs | StreamingDataWidthCo.8 | return value |
|in_V_V_dout         |  in |  256|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_empty_n      |  in |    1|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_read         | out |    1|   ap_fifo  |         in_V_V         |    pointer   |
|out_V_V_din         | out |   32|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n      |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write       | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
|numReps_dout        |  in |   32|   ap_fifo  |         numReps        |    pointer   |
|numReps_empty_n     |  in |    1|   ap_fifo  |         numReps        |    pointer   |
|numReps_read        | out |    1|   ap_fifo  |         numReps        |    pointer   |
|numReps_out_din     | out |   32|   ap_fifo  |       numReps_out      |    pointer   |
|numReps_out_full_n  |  in |    1|   ap_fifo  |       numReps_out      |    pointer   |
|numReps_out_write   | out |    1|   ap_fifo  |       numReps_out      |    pointer   |
+--------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	6  / (exitcond_i)
	4  / (!exitcond_i)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 7 [1/1] (2.18ns)   --->   "%numReps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %numReps)"   --->   Operation 7 'read' 'numReps_read' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %numReps_out, i32 %numReps_read)"   --->   Operation 8 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node totalIters)   --->   "%tmp = shl i32 %numReps_read, 6" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:265]   --->   Operation 13 'shl' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node totalIters)   --->   "%tmp_1 = shl i32 %numReps_read, 3" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:265]   --->   Operation 14 'shl' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.55ns) (out node of the LUT)   --->   "%totalIters = add i32 %tmp, %tmp_1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:265]   --->   Operation 15 'add' 'totalIters' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %0" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:268]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%p_6_i = phi i224 [ 0, %entry ], [ %r_V_cast_i, %._crit_edge.i ]" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:278]   --->   Operation 17 'phi' 'p_6_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%o_i = phi i32 [ 0, %entry ], [ %p_i, %._crit_edge.i ]" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:282]   --->   Operation 18 'phi' 'o_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%t_i = phi i32 [ 0, %entry ], [ %t, %._crit_edge.i ]"   --->   Operation 19 'phi' 't_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (2.47ns)   --->   "%exitcond_i = icmp eq i32 %t_i, %totalIters" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:268]   --->   Operation 20 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (2.55ns)   --->   "%t = add i32 %t_i, 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:268]   --->   Operation 21 'add' 't' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %.exit, label %1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:268]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (2.47ns)   --->   "%tmp_i = icmp eq i32 %o_i, 0" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:271]   --->   Operation 23 'icmp' 'tmp_i' <Predicate = (!exitcond_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (2.55ns)   --->   "%o = add i32 1, %o_i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:280]   --->   Operation 24 'add' 'o' <Predicate = (!exitcond_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (2.47ns)   --->   "%tmp_i_339 = icmp eq i32 %o, 8" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:282]   --->   Operation 25 'icmp' 'tmp_i_339' <Predicate = (!exitcond_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.69ns)   --->   "%p_i = select i1 %tmp_i_339, i32 0, i32 %o" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:282]   --->   Operation 26 'select' 'p_i' <Predicate = (!exitcond_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 27 [1/1] (2.18ns)   --->   "%tmp_V_7 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %in_V_V)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:272]   --->   Operation 27 'read' 'tmp_V_7' <Predicate = (!exitcond_i & tmp_i)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 28 [1/1] (1.76ns)   --->   "br label %._crit_edge.i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:273]   --->   Operation 28 'br' <Predicate = (!exitcond_i & tmp_i)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.95>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%p_6_cast_i = zext i224 %p_6_i to i256" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:268]   --->   Operation 29 'zext' 'p_6_cast_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_12_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str77)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:268]   --->   Operation 30 'specregionbegin' 'tmp_12_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:269]   --->   Operation 31 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (1.76ns)   --->   "br i1 %tmp_i, label %2, label %._crit_edge.i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:271]   --->   Operation 32 'br' <Predicate = (!exitcond_i)> <Delay = 1.76>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i256 [ %tmp_V_7, %2 ], [ %p_6_cast_i, %1 ]"   --->   Operation 33 'phi' 'p_Val2_s' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%eo_V = trunc i256 %p_Val2_s to i32" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:275]   --->   Operation 34 'trunc' 'eo_V' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %eo_V)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:276]   --->   Operation 35 'write' <Predicate = (!exitcond_i)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%r_V_cast_i = call i224 @_ssdm_op_PartSelect.i224.i256.i32.i32(i256 %p_Val2_s, i32 32, i32 255)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:278]   --->   Operation 36 'partselect' 'r_V_cast_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str77, i32 %tmp_12_i)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:285]   --->   Operation 37 'specregionend' 'empty' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "br label %0" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:268]   --->   Operation 38 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 39 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
numReps_read (read           ) [ 0010000]
StgValue_8   (write          ) [ 0000000]
StgValue_9   (specinterface  ) [ 0000000]
StgValue_10  (specinterface  ) [ 0000000]
StgValue_11  (specinterface  ) [ 0000000]
StgValue_12  (specinterface  ) [ 0000000]
tmp          (shl            ) [ 0000000]
tmp_1        (shl            ) [ 0000000]
totalIters   (add            ) [ 0001110]
StgValue_16  (br             ) [ 0011110]
p_6_i        (phi            ) [ 0001110]
o_i          (phi            ) [ 0001000]
t_i          (phi            ) [ 0001000]
exitcond_i   (icmp           ) [ 0001110]
t            (add            ) [ 0011110]
StgValue_22  (br             ) [ 0000000]
tmp_i        (icmp           ) [ 0001110]
o            (add            ) [ 0000000]
tmp_i_339    (icmp           ) [ 0000000]
p_i          (select         ) [ 0011110]
tmp_V_7      (read           ) [ 0001110]
StgValue_28  (br             ) [ 0001110]
p_6_cast_i   (zext           ) [ 0000000]
tmp_12_i     (specregionbegin) [ 0000000]
StgValue_31  (specpipeline   ) [ 0000000]
StgValue_32  (br             ) [ 0000000]
p_Val2_s     (phi            ) [ 0001010]
eo_V         (trunc          ) [ 0000000]
StgValue_35  (write          ) [ 0000000]
r_V_cast_i   (partselect     ) [ 0011110]
empty        (specregionend  ) [ 0000000]
StgValue_38  (br             ) [ 0011110]
StgValue_39  (ret            ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="numReps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numReps_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i224.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="numReps_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="StgValue_8_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_8/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_V_7_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="256" slack="0"/>
<pin id="68" dir="0" index="1" bw="256" slack="0"/>
<pin id="69" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_7/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="StgValue_35_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_35/5 "/>
</bind>
</comp>

<comp id="79" class="1005" name="p_6_i_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="224" slack="1"/>
<pin id="81" dir="1" index="1" bw="224" slack="1"/>
</pin_list>
<bind>
<opset="p_6_i (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="p_6_i_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="224" slack="1"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="224" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_6_i/3 "/>
</bind>
</comp>

<comp id="91" class="1005" name="o_i_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="o_i (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="o_i_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_i/3 "/>
</bind>
</comp>

<comp id="102" class="1005" name="t_i_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_i (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="t_i_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_i/3 "/>
</bind>
</comp>

<comp id="113" class="1005" name="p_Val2_s_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="115" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_Val2_s_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="256" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="224" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="0" index="1" bw="3" slack="0"/>
<pin id="130" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="totalIters_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="totalIters/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="exitcond_i_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="t_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_i_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="o_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_i_339_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_339/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_i_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="32" slack="0"/>
<pin id="171" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_6_cast_i_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="224" slack="2"/>
<pin id="177" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_6_cast_i/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="eo_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="256" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="eo_V/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="r_V_cast_i_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="224" slack="0"/>
<pin id="187" dir="0" index="1" bw="256" slack="0"/>
<pin id="188" dir="0" index="2" bw="7" slack="0"/>
<pin id="189" dir="0" index="3" bw="9" slack="0"/>
<pin id="190" dir="1" index="4" bw="224" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_cast_i/5 "/>
</bind>
</comp>

<comp id="195" class="1005" name="numReps_read_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_read "/>
</bind>
</comp>

<comp id="201" class="1005" name="totalIters_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="totalIters "/>
</bind>
</comp>

<comp id="206" class="1005" name="exitcond_i_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="210" class="1005" name="t_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="215" class="1005" name="tmp_i_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="219" class="1005" name="p_i_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_i "/>
</bind>
</comp>

<comp id="224" class="1005" name="tmp_V_7_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="256" slack="1"/>
<pin id="226" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_7 "/>
</bind>
</comp>

<comp id="229" class="1005" name="r_V_cast_i_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="224" slack="1"/>
<pin id="231" dir="1" index="1" bw="224" slack="1"/>
</pin_list>
<bind>
<opset="r_V_cast_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="52" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="70"><net_src comp="34" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="42" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="83" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="122" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="127" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="106" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="106" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="95" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="95" pin="4"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="155" pin="2"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="79" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="183"><net_src comp="116" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="191"><net_src comp="44" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="116" pin="4"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="48" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="198"><net_src comp="52" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="204"><net_src comp="132" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="209"><net_src comp="138" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="143" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="218"><net_src comp="149" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="167" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="227"><net_src comp="66" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="232"><net_src comp="185" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="83" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {5 }
	Port: numReps_out | {1 }
 - Input state : 
	Port: StreamingDataWidthCo.8 : in_V_V | {4 }
	Port: StreamingDataWidthCo.8 : numReps | {1 }
  - Chain level:
	State 1
	State 2
	State 3
		exitcond_i : 1
		t : 1
		StgValue_22 : 2
		tmp_i : 1
		o : 1
		tmp_i_339 : 2
		p_i : 3
	State 4
	State 5
		p_Val2_s : 1
		eo_V : 2
		StgValue_35 : 3
		r_V_cast_i : 2
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    totalIters_fu_132    |    0    |    39   |
|    add   |         t_fu_143        |    0    |    39   |
|          |         o_fu_155        |    0    |    39   |
|----------|-------------------------|---------|---------|
|          |    exitcond_i_fu_138    |    0    |    18   |
|   icmp   |       tmp_i_fu_149      |    0    |    18   |
|          |     tmp_i_339_fu_161    |    0    |    18   |
|----------|-------------------------|---------|---------|
|  select  |        p_i_fu_167       |    0    |    32   |
|----------|-------------------------|---------|---------|
|   read   | numReps_read_read_fu_52 |    0    |    0    |
|          |    tmp_V_7_read_fu_66   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |  StgValue_8_write_fu_58 |    0    |    0    |
|          | StgValue_35_write_fu_72 |    0    |    0    |
|----------|-------------------------|---------|---------|
|    shl   |        tmp_fu_122       |    0    |    0    |
|          |       tmp_1_fu_127      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    p_6_cast_i_fu_175    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |       eo_V_fu_180       |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|    r_V_cast_i_fu_185    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   203   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| exitcond_i_reg_206 |    1   |
|numReps_read_reg_195|   32   |
|     o_i_reg_91     |   32   |
|    p_6_i_reg_79    |   224  |
|  p_Val2_s_reg_113  |   256  |
|     p_i_reg_219    |   32   |
| r_V_cast_i_reg_229 |   224  |
|     t_i_reg_102    |   32   |
|      t_reg_210     |   32   |
|   tmp_V_7_reg_224  |   256  |
|    tmp_i_reg_215   |    1   |
| totalIters_reg_201 |   32   |
+--------------------+--------+
|        Total       |  1154  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------------|------|------|------|--------||---------||---------|
|     Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------|------|------|------|--------||---------||---------|
| p_6_i_reg_79 |  p0  |   2  |  224 |   448  ||    9    |
|--------------|------|------|------|--------||---------||---------|
|     Total    |      |      |      |   448  ||  1.769  ||    9    |
|--------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   203  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  1154  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1154  |   212  |
+-----------+--------+--------+--------+
