// Seed: 754166809
module module_0 #(
    parameter id_1 = 32'd26
);
  assign module_1.id_2 = 0;
  logic _id_1;
  logic id_2;
  wire [1 : 1] id_3;
  wire [id_1 : 1] id_4, id_5;
endmodule
module module_1 (
    input  wand  id_0,
    input  wire  id_1,
    input  tri   id_2,
    input  uwire id_3,
    output uwire id_4,
    output wor   id_5,
    input  wor   id_6
);
  parameter id_8 = 1;
  id_9 :
  assert property (@(negedge 1) 1) id_9 <= -1'b0;
  module_0 modCall_1 ();
endmodule
