// Seed: 3470366644
module module_0 (
    output wor id_0,
    output wire id_1,
    output wire id_2,
    input tri1 id_3,
    input supply0 id_4,
    output uwire id_5,
    input uwire id_6,
    input supply1 id_7,
    input uwire id_8,
    output supply1 id_9,
    input tri1 id_10
    , id_16,
    output wand id_11,
    input wand id_12,
    input uwire id_13,
    input wire id_14
);
  assign id_9 = 1 * 1;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input tri0 id_3,
    output wand id_4
);
  wire id_6;
  module_0(
      id_2, id_4, id_2, id_3, id_0, id_2, id_3, id_3, id_3, id_1, id_3, id_1, id_3, id_3, id_3
  );
endmodule
