// Seed: 4016665626
module module_0 #(
    parameter id_4 = 32'd21
) (
    output uwire id_0,
    output wand  id_1,
    output logic id_2
    , _id_4
);
  logic [7:0] id_5 = id_4;
  wire id_6;
  ;
  generate
    for (id_7 = -1'b0; id_6; id_2 = -1) assign id_5[id_4] = id_5;
  endgenerate
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input tri id_2,
    output logic id_3,
    input wand id_4,
    input uwire id_5,
    input tri id_6,
    input wand id_7,
    output supply0 id_8
);
  logic id_10;
  ;
  assign id_3 = 1;
  localparam id_11 = 1 > 1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_3
  );
  always @(posedge id_6 or posedge 1) begin : LABEL_0
    if (-1) begin : LABEL_1
      id_3 <= id_4;
    end
  end
endmodule
