[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/InterfaceModPort/slpp_all/surelog.log".
[NTE:CM0009] Command line argument "+vcs+flush+all" ignored.
[NTE:CM0009] Command line argument "+warn=all" ignored.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/InterfaceModPort/top.v".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/InterfaceModPort/top.v".
AST_DEBUG_BEGIN
Count: 853
LIB: work
FILE: ${SURELOG_DIR}/tests/InterfaceModPort/top.v
n<> u<852> t<Top_level_rule> c<1> l<1:1> el<125:1>
  n<> u<1> t<Null_rule> p<852> s<851> l<1:1>
  n<> u<851> t<Source_text> p<852> c<182> l<1:1> el<124:10>
    n<> u<182> t<Description> p<851> c<181> s<468> l<1:1> el<21:28>
      n<> u<181> t<Interface_declaration> p<182> c<15> l<1:1> el<21:28>
        n<> u<15> t<Interface_ansi_header> p<181> c<2> s<34> l<1:1> el<1:42>
          n<> u<2> t<INTERFACE> p<15> s<4> l<1:1> el<1:10>
          n<mem_interface> u<4> t<Interface_identifier> p<15> c<3> s<5> l<1:11> el<1:24>
            n<mem_interface> u<3> t<STRING_CONST> p<4> l<1:11> el<1:24>
          n<> u<5> t<Package_import_declaration_list> p<15> s<14> l<1:24> el<1:24>
          n<> u<14> t<Port_declaration_list> p<15> c<13> l<1:24> el<1:41>
            n<> u<13> t<Ansi_port_declaration> p<14> c<11> l<1:25> el<1:40>
              n<> u<11> t<Net_port_header> p<13> c<6> s<12> l<1:25> el<1:34>
                n<> u<6> t<PortDir_Inp> p<11> s<10> l<1:25> el<1:30>
                n<> u<10> t<Net_port_type> p<11> c<9> l<1:31> el<1:34>
                  n<> u<9> t<Data_type_or_implicit> p<10> c<8> l<1:31> el<1:34>
                    n<> u<8> t<Data_type> p<9> c<7> l<1:31> el<1:34>
                      n<> u<7> t<IntVec_TypeBit> p<8> l<1:31> el<1:34>
              n<clock> u<12> t<STRING_CONST> p<13> l<1:35> el<1:40>
        n<> u<34> t<Non_port_interface_item> p<181> c<33> s<53> l<3:4> el<3:31>
          n<> u<33> t<Interface_or_generate_item> p<34> c<32> l<3:4> el<3:31>
            n<> u<32> t<Module_common_item> p<33> c<31> l<3:4> el<3:31>
              n<> u<31> t<Module_or_generate_item_declaration> p<32> c<30> l<3:4> el<3:31>
                n<> u<30> t<Package_or_generate_item_declaration> p<31> c<29> l<3:4> el<3:31>
                  n<> u<29> t<Parameter_declaration> p<30> c<16> l<3:4> el<3:30>
                    n<> u<16> t<Data_type_or_implicit> p<29> s<28> l<3:14> el<3:14>
                    n<> u<28> t<Param_assignment_list> p<29> c<27> l<3:14> el<3:30>
                      n<> u<27> t<Param_assignment> p<28> c<17> l<3:14> el<3:30>
                        n<setup_time> u<17> t<STRING_CONST> p<27> s<26> l<3:14> el<3:24>
                        n<> u<26> t<Constant_param_expression> p<27> c<25> l<3:27> el<3:30>
                          n<> u<25> t<Constant_mintypmax_expression> p<26> c<24> l<3:27> el<3:30>
                            n<> u<24> t<Constant_expression> p<25> c<23> l<3:27> el<3:30>
                              n<> u<23> t<Constant_primary> p<24> c<22> l<3:27> el<3:30>
                                n<> u<22> t<Primary_literal> p<23> c<21> l<3:27> el<3:30>
                                  n<> u<21> t<Time_literal> p<22> c<19> l<3:27> el<3:30>
                                    n<5> u<19> t<INT_CONST> p<21> s<18> l<3:27> el<3:28>
                                    n<ns> u<18> t<Time_unit> p<21> s<20> l<3:28> el<3:30>
                                    n<ns> u<20> t<Time_unit> p<21> l<3:28> el<3:30>
        n<> u<53> t<Non_port_interface_item> p<181> c<52> s<74> l<4:4> el<4:30>
          n<> u<52> t<Interface_or_generate_item> p<53> c<51> l<4:4> el<4:30>
            n<> u<51> t<Module_common_item> p<52> c<50> l<4:4> el<4:30>
              n<> u<50> t<Module_or_generate_item_declaration> p<51> c<49> l<4:4> el<4:30>
                n<> u<49> t<Package_or_generate_item_declaration> p<50> c<48> l<4:4> el<4:30>
                  n<> u<48> t<Parameter_declaration> p<49> c<35> l<4:4> el<4:29>
                    n<> u<35> t<Data_type_or_implicit> p<48> s<47> l<4:14> el<4:14>
                    n<> u<47> t<Param_assignment_list> p<48> c<46> l<4:14> el<4:29>
                      n<> u<46> t<Param_assignment> p<47> c<36> l<4:14> el<4:29>
                        n<hold_time> u<36> t<STRING_CONST> p<46> s<45> l<4:14> el<4:23>
                        n<> u<45> t<Constant_param_expression> p<46> c<44> l<4:26> el<4:29>
                          n<> u<44> t<Constant_mintypmax_expression> p<45> c<43> l<4:26> el<4:29>
                            n<> u<43> t<Constant_expression> p<44> c<42> l<4:26> el<4:29>
                              n<> u<42> t<Constant_primary> p<43> c<41> l<4:26> el<4:29>
                                n<> u<41> t<Primary_literal> p<42> c<40> l<4:26> el<4:29>
                                  n<> u<40> t<Time_literal> p<41> c<38> l<4:26> el<4:29>
                                    n<3> u<38> t<INT_CONST> p<40> s<37> l<4:26> el<4:27>
                                    n<ns> u<37> t<Time_unit> p<40> s<39> l<4:27> el<4:29>
                                    n<ns> u<39> t<Time_unit> p<40> l<4:27> el<4:29>
        n<> u<74> t<Non_port_interface_item> p<181> c<73> s<95> l<6:4> el<6:24>
          n<> u<73> t<Interface_or_generate_item> p<74> c<72> l<6:4> el<6:24>
            n<> u<72> t<Module_common_item> p<73> c<71> l<6:4> el<6:24>
              n<> u<71> t<Module_or_generate_item_declaration> p<72> c<70> l<6:4> el<6:24>
                n<> u<70> t<Package_or_generate_item_declaration> p<71> c<69> l<6:4> el<6:24>
                  n<> u<69> t<Net_declaration> p<70> c<54> l<6:4> el<6:24>
                    n<> u<54> t<NetType_Wire> p<69> s<65> l<6:4> el<6:8>
                    n<> u<65> t<Data_type_or_implicit> p<69> c<64> s<68> l<6:9> el<6:14>
                      n<> u<64> t<Packed_dimension> p<65> c<63> l<6:9> el<6:14>
                        n<> u<63> t<Constant_range> p<64> c<58> l<6:10> el<6:13>
                          n<> u<58> t<Constant_expression> p<63> c<57> s<62> l<6:10> el<6:11>
                            n<> u<57> t<Constant_primary> p<58> c<56> l<6:10> el<6:11>
                              n<> u<56> t<Primary_literal> p<57> c<55> l<6:10> el<6:11>
                                n<7> u<55> t<INT_CONST> p<56> l<6:10> el<6:11>
                          n<> u<62> t<Constant_expression> p<63> c<61> l<6:12> el<6:13>
                            n<> u<61> t<Constant_primary> p<62> c<60> l<6:12> el<6:13>
                              n<> u<60> t<Primary_literal> p<61> c<59> l<6:12> el<6:13>
                                n<0> u<59> t<INT_CONST> p<60> l<6:12> el<6:13>
                    n<> u<68> t<Net_decl_assignment_list> p<69> c<67> l<6:15> el<6:23>
                      n<> u<67> t<Net_decl_assignment> p<68> c<66> l<6:15> el<6:23>
                        n<mem_data> u<66> t<STRING_CONST> p<67> l<6:15> el<6:23>
        n<> u<95> t<Non_port_interface_item> p<181> c<94> s<106> l<7:4> el<7:23>
          n<> u<94> t<Interface_or_generate_item> p<95> c<93> l<7:4> el<7:23>
            n<> u<93> t<Module_common_item> p<94> c<92> l<7:4> el<7:23>
              n<> u<92> t<Module_or_generate_item_declaration> p<93> c<91> l<7:4> el<7:23>
                n<> u<91> t<Package_or_generate_item_declaration> p<92> c<90> l<7:4> el<7:23>
                  n<> u<90> t<Net_declaration> p<91> c<75> l<7:4> el<7:23>
                    n<> u<75> t<NetType_Wire> p<90> s<86> l<7:4> el<7:8>
                    n<> u<86> t<Data_type_or_implicit> p<90> c<85> s<89> l<7:9> el<7:14>
                      n<> u<85> t<Packed_dimension> p<86> c<84> l<7:9> el<7:14>
                        n<> u<84> t<Constant_range> p<85> c<79> l<7:10> el<7:13>
                          n<> u<79> t<Constant_expression> p<84> c<78> s<83> l<7:10> el<7:11>
                            n<> u<78> t<Constant_primary> p<79> c<77> l<7:10> el<7:11>
                              n<> u<77> t<Primary_literal> p<78> c<76> l<7:10> el<7:11>
                                n<1> u<76> t<INT_CONST> p<77> l<7:10> el<7:11>
                          n<> u<83> t<Constant_expression> p<84> c<82> l<7:12> el<7:13>
                            n<> u<82> t<Constant_primary> p<83> c<81> l<7:12> el<7:13>
                              n<> u<81> t<Primary_literal> p<82> c<80> l<7:12> el<7:13>
                                n<0> u<80> t<INT_CONST> p<81> l<7:12> el<7:13>
                    n<> u<89> t<Net_decl_assignment_list> p<90> c<88> l<7:15> el<7:22>
                      n<> u<88> t<Net_decl_assignment> p<89> c<87> l<7:15> el<7:22>
                        n<mem_add> u<87> t<STRING_CONST> p<88> l<7:15> el<7:22>
        n<> u<106> t<Non_port_interface_item> p<181> c<105> s<117> l<8:4> el<8:22>
          n<> u<105> t<Interface_or_generate_item> p<106> c<104> l<8:4> el<8:22>
            n<> u<104> t<Module_common_item> p<105> c<103> l<8:4> el<8:22>
              n<> u<103> t<Module_or_generate_item_declaration> p<104> c<102> l<8:4> el<8:22>
                n<> u<102> t<Package_or_generate_item_declaration> p<103> c<101> l<8:4> el<8:22>
                  n<> u<101> t<Net_declaration> p<102> c<96> l<8:4> el<8:22>
                    n<> u<96> t<NetType_Wire> p<101> s<97> l<8:4> el<8:8>
                    n<> u<97> t<Data_type_or_implicit> p<101> s<100> l<8:15> el<8:15>
                    n<> u<100> t<Net_decl_assignment_list> p<101> c<99> l<8:15> el<8:21>
                      n<> u<99> t<Net_decl_assignment> p<100> c<98> l<8:15> el<8:21>
                        n<mem_en> u<98> t<STRING_CONST> p<99> l<8:15> el<8:21>
        n<> u<117> t<Non_port_interface_item> p<181> c<116> s<166> l<9:4> el<9:25>
          n<> u<116> t<Interface_or_generate_item> p<117> c<115> l<9:4> el<9:25>
            n<> u<115> t<Module_common_item> p<116> c<114> l<9:4> el<9:25>
              n<> u<114> t<Module_or_generate_item_declaration> p<115> c<113> l<9:4> el<9:25>
                n<> u<113> t<Package_or_generate_item_declaration> p<114> c<112> l<9:4> el<9:25>
                  n<> u<112> t<Net_declaration> p<113> c<107> l<9:4> el<9:25>
                    n<> u<107> t<NetType_Wire> p<112> s<108> l<9:4> el<9:8>
                    n<> u<108> t<Data_type_or_implicit> p<112> s<111> l<9:15> el<9:15>
                    n<> u<111> t<Net_decl_assignment_list> p<112> c<110> l<9:15> el<9:24>
                      n<> u<110> t<Net_decl_assignment> p<111> c<109> l<9:15> el<9:24>
                        n<mem_rd_wr> u<109> t<STRING_CONST> p<110> l<9:15> el<9:24>
        n<> u<166> t<Non_port_interface_item> p<181> c<165> s<177> l<11:4> el<17:18>
          n<> u<165> t<Interface_or_generate_item> p<166> c<164> l<11:4> el<17:18>
            n<> u<164> t<Module_common_item> p<165> c<163> l<11:4> el<17:18>
              n<> u<163> t<Module_or_generate_item_declaration> p<164> c<162> l<11:4> el<17:18>
                n<> u<162> t<Clocking_declaration> p<163> c<118> l<11:4> el<17:18>
                  n<cb> u<118> t<STRING_CONST> p<162> s<125> l<11:13> el<11:15>
                  n<> u<125> t<Clocking_event> p<162> c<124> s<139> l<11:15> el<11:31>
                    n<> u<124> t<Event_expression> p<125> c<119> l<11:17> el<11:30>
                      n<> u<119> t<Edge_Posedge> p<124> s<123> l<11:17> el<11:24>
                      n<> u<123> t<Expression> p<124> c<122> l<11:25> el<11:30>
                        n<> u<122> t<Primary> p<123> c<121> l<11:25> el<11:30>
                          n<> u<121> t<Primary_literal> p<122> c<120> l<11:25> el<11:30>
                            n<clock> u<120> t<STRING_CONST> p<121> l<11:25> el<11:30>
                  n<> u<139> t<Clocking_item> p<162> c<138> s<144> l<12:7> el<12:51>
                    n<> u<138> t<DefaultSkew_IntputOutput> p<139> c<131> l<12:15> el<12:50>
                      n<> u<131> t<Clocking_skew> p<138> c<130> s<137> l<12:21> el<12:32>
                        n<> u<130> t<Delay_control> p<131> c<129> l<12:21> el<12:32>
                          n<setup_time> u<129> t<STRING_CONST> p<130> c<128> l<12:21> el<12:32>
                            n<> u<128> t<Delay_value> p<129> c<127> l<12:22> el<12:32>
                              n<> u<127> t<Ps_identifier> p<128> c<126> l<12:22> el<12:32>
                                n<setup_time> u<126> t<STRING_CONST> p<127> l<12:22> el<12:32>
                      n<> u<137> t<Clocking_skew> p<138> c<136> l<12:40> el<12:50>
                        n<> u<136> t<Delay_control> p<137> c<135> l<12:40> el<12:50>
                          n<hold_time> u<135> t<STRING_CONST> p<136> c<134> l<12:40> el<12:50>
                            n<> u<134> t<Delay_value> p<135> c<133> l<12:41> el<12:50>
                              n<> u<133> t<Ps_identifier> p<134> c<132> l<12:41> el<12:50>
                                n<hold_time> u<132> t<STRING_CONST> p<133> l<12:41> el<12:50>
                  n<> u<144> t<Clocking_item> p<162> c<140> s<149> l<13:7> el<13:27>
                    n<> u<140> t<ClockingDir_Output> p<144> s<143> l<13:7> el<13:13>
                    n<> u<143> t<Clocking_decl_assign_list> p<144> c<142> l<13:18> el<13:26>
                      n<> u<142> t<Clocking_decl_assign> p<143> c<141> l<13:18> el<13:26>
                        n<mem_data> u<141> t<STRING_CONST> p<142> l<13:18> el<13:26>
                  n<> u<149> t<Clocking_item> p<162> c<145> s<154> l<14:7> el<14:27>
                    n<> u<145> t<ClockingDir_Output> p<149> s<148> l<14:7> el<14:13>
                    n<> u<148> t<Clocking_decl_assign_list> p<149> c<147> l<14:19> el<14:26>
                      n<> u<147> t<Clocking_decl_assign> p<148> c<146> l<14:19> el<14:26>
                        n<mem_add> u<146> t<STRING_CONST> p<147> l<14:19> el<14:26>
                  n<> u<154> t<Clocking_item> p<162> c<150> s<159> l<15:7> el<15:21>
                    n<> u<150> t<ClockingDir_Output> p<154> s<153> l<15:7> el<15:13>
                    n<> u<153> t<Clocking_decl_assign_list> p<154> c<152> l<15:14> el<15:20>
                      n<> u<152> t<Clocking_decl_assign> p<153> c<151> l<15:14> el<15:20>
                        n<mem_en> u<151> t<STRING_CONST> p<152> l<15:14> el<15:20>
                  n<> u<159> t<Clocking_item> p<162> c<155> s<161> l<16:7> el<16:24>
                    n<> u<155> t<ClockingDir_Output> p<159> s<158> l<16:7> el<16:13>
                    n<> u<158> t<Clocking_decl_assign_list> p<159> c<157> l<16:14> el<16:23>
                      n<> u<157> t<Clocking_decl_assign> p<158> c<156> l<16:14> el<16:23>
                        n<mem_rd_wr> u<156> t<STRING_CONST> p<157> l<16:14> el<16:23>
                  n<> u<161> t<ENDCLOCKING> p<162> s<160> l<17:4> el<17:15>
                  n<cb> u<160> t<STRING_CONST> p<162> l<17:16> el<17:18>
        n<> u<177> t<Non_port_interface_item> p<181> c<176> s<180> l<19:4> el<19:41>
          n<> u<176> t<Interface_or_generate_item> p<177> c<175> l<19:4> el<19:41>
            n<> u<175> t<Modport_item> p<176> c<167> l<19:12> el<19:40>
              n<MEM> u<167> t<STRING_CONST> p<175> s<169> l<19:12> el<19:15>
              n<> u<169> t<Modport_ports_declaration> p<175> c<168> s<174> l<19:16> el<19:27>
                n<cb> u<168> t<STRING_CONST> p<169> l<19:25> el<19:27>
              n<> u<174> t<Modport_ports_declaration> p<175> c<173> l<19:28> el<19:39>
                n<> u<173> t<Modport_simple_ports_declaration> p<174> c<170> l<19:28> el<19:39>
                  n<> u<170> t<PortDir_Inp> p<173> s<172> l<19:28> el<19:33>
                  n<> u<172> t<Modport_simple_port> p<173> c<171> l<19:34> el<19:39>
                    n<clock> u<171> t<STRING_CONST> p<172> l<19:34> el<19:39>
        n<> u<180> t<ENDINTERFACE> p<181> s<179> l<21:1> el<21:13>
        n<mem_interface> u<179> t<Interface_identifier> p<181> c<178> l<21:15> el<21:28>
          n<mem_interface> u<178> t<STRING_CONST> p<179> l<21:15> el<21:28>
    n<> u<468> t<Description> p<851> c<467> s<655> l<26:1> el<57:13>
      n<> u<467> t<Interface_declaration> p<468> c<195> l<26:1> el<57:13>
        n<> u<195> t<Interface_ansi_header> p<467> c<183> s<207> l<26:1> el<26:35>
          n<> u<183> t<INTERFACE> p<195> s<185> l<26:1> el<26:10>
          n<mem_if> u<185> t<Interface_identifier> p<195> c<184> s<186> l<26:11> el<26:17>
            n<mem_if> u<184> t<STRING_CONST> p<185> l<26:11> el<26:17>
          n<> u<186> t<Package_import_declaration_list> p<195> s<194> l<26:18> el<26:18>
          n<> u<194> t<Port_declaration_list> p<195> c<193> l<26:18> el<26:34>
            n<> u<193> t<Ansi_port_declaration> p<194> c<191> l<26:19> el<26:33>
              n<> u<191> t<Net_port_header> p<193> c<187> s<192> l<26:19> el<26:29>
                n<> u<187> t<PortDir_Inp> p<191> s<190> l<26:19> el<26:24>
                n<> u<190> t<Net_port_type> p<191> c<188> l<26:25> el<26:29>
                  n<> u<188> t<NetType_Wire> p<190> s<189> l<26:25> el<26:29>
                  n<> u<189> t<Data_type_or_implicit> p<190> l<26:30> el<26:30>
              n<clk> u<192> t<STRING_CONST> p<193> l<26:30> el<26:33>
        n<> u<207> t<Non_port_interface_item> p<467> c<206> s<219> l<27:3> el<27:22>
          n<> u<206> t<Interface_or_generate_item> p<207> c<205> l<27:3> el<27:22>
            n<> u<205> t<Module_common_item> p<206> c<204> l<27:3> el<27:22>
              n<> u<204> t<Module_or_generate_item_declaration> p<205> c<203> l<27:3> el<27:22>
                n<> u<203> t<Package_or_generate_item_declaration> p<204> c<202> l<27:3> el<27:22>
                  n<> u<202> t<Data_declaration> p<203> c<201> l<27:3> el<27:22>
                    n<> u<201> t<Variable_declaration> p<202> c<197> l<27:3> el<27:22>
                      n<> u<197> t<Data_type> p<201> c<196> s<200> l<27:3> el<27:8>
                        n<> u<196> t<IntVec_TypeLogic> p<197> l<27:3> el<27:8>
                      n<> u<200> t<Variable_decl_assignment_list> p<201> c<199> l<27:16> el<27:21>
                        n<> u<199> t<Variable_decl_assignment> p<200> c<198> l<27:16> el<27:21>
                          n<reset> u<198> t<STRING_CONST> p<199> l<27:16> el<27:21>
        n<> u<219> t<Non_port_interface_item> p<467> c<218> s<231> l<28:3> el<28:23>
          n<> u<218> t<Interface_or_generate_item> p<219> c<217> l<28:3> el<28:23>
            n<> u<217> t<Module_common_item> p<218> c<216> l<28:3> el<28:23>
              n<> u<216> t<Module_or_generate_item_declaration> p<217> c<215> l<28:3> el<28:23>
                n<> u<215> t<Package_or_generate_item_declaration> p<216> c<214> l<28:3> el<28:23>
                  n<> u<214> t<Data_declaration> p<215> c<213> l<28:3> el<28:23>
                    n<> u<213> t<Variable_declaration> p<214> c<209> l<28:3> el<28:23>
                      n<> u<209> t<Data_type> p<213> c<208> s<212> l<28:3> el<28:8>
                        n<> u<208> t<IntVec_TypeLogic> p<209> l<28:3> el<28:8>
                      n<> u<212> t<Variable_decl_assignment_list> p<213> c<211> l<28:16> el<28:22>
                        n<> u<211> t<Variable_decl_assignment> p<212> c<210> l<28:16> el<28:22>
                          n<we_sys> u<210> t<STRING_CONST> p<211> l<28:16> el<28:22>
        n<> u<231> t<Non_port_interface_item> p<467> c<230> s<243> l<29:3> el<29:30>
          n<> u<230> t<Interface_or_generate_item> p<231> c<229> l<29:3> el<29:30>
            n<> u<229> t<Module_common_item> p<230> c<228> l<29:3> el<29:30>
              n<> u<228> t<Module_or_generate_item_declaration> p<229> c<227> l<29:3> el<29:30>
                n<> u<227> t<Package_or_generate_item_declaration> p<228> c<226> l<29:3> el<29:30>
                  n<> u<226> t<Data_declaration> p<227> c<225> l<29:3> el<29:30>
                    n<> u<225> t<Variable_declaration> p<226> c<221> l<29:3> el<29:30>
                      n<> u<221> t<Data_type> p<225> c<220> s<224> l<29:3> el<29:8>
                        n<> u<220> t<IntVec_TypeLogic> p<221> l<29:3> el<29:8>
                      n<> u<224> t<Variable_decl_assignment_list> p<225> c<223> l<29:16> el<29:29>
                        n<> u<223> t<Variable_decl_assignment> p<224> c<222> l<29:16> el<29:29>
                          n<cmd_valid_sys> u<222> t<STRING_CONST> p<223> l<29:16> el<29:29>
        n<> u<243> t<Non_port_interface_item> p<467> c<242> s<265> l<30:3> el<30:26>
          n<> u<242> t<Interface_or_generate_item> p<243> c<241> l<30:3> el<30:26>
            n<> u<241> t<Module_common_item> p<242> c<240> l<30:3> el<30:26>
              n<> u<240> t<Module_or_generate_item_declaration> p<241> c<239> l<30:3> el<30:26>
                n<> u<239> t<Package_or_generate_item_declaration> p<240> c<238> l<30:3> el<30:26>
                  n<> u<238> t<Data_declaration> p<239> c<237> l<30:3> el<30:26>
                    n<> u<237> t<Variable_declaration> p<238> c<233> l<30:3> el<30:26>
                      n<> u<233> t<Data_type> p<237> c<232> s<236> l<30:3> el<30:8>
                        n<> u<232> t<IntVec_TypeLogic> p<233> l<30:3> el<30:8>
                      n<> u<236> t<Variable_decl_assignment_list> p<237> c<235> l<30:16> el<30:25>
                        n<> u<235> t<Variable_decl_assignment> p<236> c<234> l<30:16> el<30:25>
                          n<ready_sys> u<234> t<STRING_CONST> p<235> l<30:16> el<30:25>
        n<> u<265> t<Non_port_interface_item> p<467> c<264> s<287> l<31:3> el<31:25>
          n<> u<264> t<Interface_or_generate_item> p<265> c<263> l<31:3> el<31:25>
            n<> u<263> t<Module_common_item> p<264> c<262> l<31:3> el<31:25>
              n<> u<262> t<Module_or_generate_item_declaration> p<263> c<261> l<31:3> el<31:25>
                n<> u<261> t<Package_or_generate_item_declaration> p<262> c<260> l<31:3> el<31:25>
                  n<> u<260> t<Data_declaration> p<261> c<259> l<31:3> el<31:25>
                    n<> u<259> t<Variable_declaration> p<260> c<255> l<31:3> el<31:25>
                      n<> u<255> t<Data_type> p<259> c<244> s<258> l<31:3> el<31:15>
                        n<> u<244> t<IntVec_TypeLogic> p<255> s<254> l<31:3> el<31:8>
                        n<> u<254> t<Packed_dimension> p<255> c<253> l<31:10> el<31:15>
                          n<> u<253> t<Constant_range> p<254> c<248> l<31:11> el<31:14>
                            n<> u<248> t<Constant_expression> p<253> c<247> s<252> l<31:11> el<31:12>
                              n<> u<247> t<Constant_primary> p<248> c<246> l<31:11> el<31:12>
                                n<> u<246> t<Primary_literal> p<247> c<245> l<31:11> el<31:12>
                                  n<7> u<245> t<INT_CONST> p<246> l<31:11> el<31:12>
                            n<> u<252> t<Constant_expression> p<253> c<251> l<31:13> el<31:14>
                              n<> u<251> t<Constant_primary> p<252> c<250> l<31:13> el<31:14>
                                n<> u<250> t<Primary_literal> p<251> c<249> l<31:13> el<31:14>
                                  n<0> u<249> t<INT_CONST> p<250> l<31:13> el<31:14>
                      n<> u<258> t<Variable_decl_assignment_list> p<259> c<257> l<31:16> el<31:24>
                        n<> u<257> t<Variable_decl_assignment> p<258> c<256> l<31:16> el<31:24>
                          n<data_sys> u<256> t<STRING_CONST> p<257> l<31:16> el<31:24>
        n<> u<287> t<Non_port_interface_item> p<467> c<286> s<299> l<32:3> el<32:25>
          n<> u<286> t<Interface_or_generate_item> p<287> c<285> l<32:3> el<32:25>
            n<> u<285> t<Module_common_item> p<286> c<284> l<32:3> el<32:25>
              n<> u<284> t<Module_or_generate_item_declaration> p<285> c<283> l<32:3> el<32:25>
                n<> u<283> t<Package_or_generate_item_declaration> p<284> c<282> l<32:3> el<32:25>
                  n<> u<282> t<Data_declaration> p<283> c<281> l<32:3> el<32:25>
                    n<> u<281> t<Variable_declaration> p<282> c<277> l<32:3> el<32:25>
                      n<> u<277> t<Data_type> p<281> c<266> s<280> l<32:3> el<32:15>
                        n<> u<266> t<IntVec_TypeLogic> p<277> s<276> l<32:3> el<32:8>
                        n<> u<276> t<Packed_dimension> p<277> c<275> l<32:10> el<32:15>
                          n<> u<275> t<Constant_range> p<276> c<270> l<32:11> el<32:14>
                            n<> u<270> t<Constant_expression> p<275> c<269> s<274> l<32:11> el<32:12>
                              n<> u<269> t<Constant_primary> p<270> c<268> l<32:11> el<32:12>
                                n<> u<268> t<Primary_literal> p<269> c<267> l<32:11> el<32:12>
                                  n<7> u<267> t<INT_CONST> p<268> l<32:11> el<32:12>
                            n<> u<274> t<Constant_expression> p<275> c<273> l<32:13> el<32:14>
                              n<> u<273> t<Constant_primary> p<274> c<272> l<32:13> el<32:14>
                                n<> u<272> t<Primary_literal> p<273> c<271> l<32:13> el<32:14>
                                  n<0> u<271> t<INT_CONST> p<272> l<32:13> el<32:14>
                      n<> u<280> t<Variable_decl_assignment_list> p<281> c<279> l<32:16> el<32:24>
                        n<> u<279> t<Variable_decl_assignment> p<280> c<278> l<32:16> el<32:24>
                          n<addr_sys> u<278> t<STRING_CONST> p<279> l<32:16> el<32:24>
        n<> u<299> t<Non_port_interface_item> p<467> c<298> s<311> l<33:3> el<33:23>
          n<> u<298> t<Interface_or_generate_item> p<299> c<297> l<33:3> el<33:23>
            n<> u<297> t<Module_common_item> p<298> c<296> l<33:3> el<33:23>
              n<> u<296> t<Module_or_generate_item_declaration> p<297> c<295> l<33:3> el<33:23>
                n<> u<295> t<Package_or_generate_item_declaration> p<296> c<294> l<33:3> el<33:23>
                  n<> u<294> t<Data_declaration> p<295> c<293> l<33:3> el<33:23>
                    n<> u<293> t<Variable_declaration> p<294> c<289> l<33:3> el<33:23>
                      n<> u<289> t<Data_type> p<293> c<288> s<292> l<33:3> el<33:8>
                        n<> u<288> t<IntVec_TypeLogic> p<289> l<33:3> el<33:8>
                      n<> u<292> t<Variable_decl_assignment_list> p<293> c<291> l<33:16> el<33:22>
                        n<> u<291> t<Variable_decl_assignment> p<292> c<290> l<33:16> el<33:22>
                          n<we_mem> u<290> t<STRING_CONST> p<291> l<33:16> el<33:22>
        n<> u<311> t<Non_port_interface_item> p<467> c<310> s<333> l<34:3> el<34:23>
          n<> u<310> t<Interface_or_generate_item> p<311> c<309> l<34:3> el<34:23>
            n<> u<309> t<Module_common_item> p<310> c<308> l<34:3> el<34:23>
              n<> u<308> t<Module_or_generate_item_declaration> p<309> c<307> l<34:3> el<34:23>
                n<> u<307> t<Package_or_generate_item_declaration> p<308> c<306> l<34:3> el<34:23>
                  n<> u<306> t<Data_declaration> p<307> c<305> l<34:3> el<34:23>
                    n<> u<305> t<Variable_declaration> p<306> c<301> l<34:3> el<34:23>
                      n<> u<301> t<Data_type> p<305> c<300> s<304> l<34:3> el<34:8>
                        n<> u<300> t<IntVec_TypeLogic> p<301> l<34:3> el<34:8>
                      n<> u<304> t<Variable_decl_assignment_list> p<305> c<303> l<34:16> el<34:22>
                        n<> u<303> t<Variable_decl_assignment> p<304> c<302> l<34:16> el<34:22>
                          n<ce_mem> u<302> t<STRING_CONST> p<303> l<34:16> el<34:22>
        n<> u<333> t<Non_port_interface_item> p<467> c<332> s<355> l<35:3> el<35:26>
          n<> u<332> t<Interface_or_generate_item> p<333> c<331> l<35:3> el<35:26>
            n<> u<331> t<Module_common_item> p<332> c<330> l<35:3> el<35:26>
              n<> u<330> t<Module_or_generate_item_declaration> p<331> c<329> l<35:3> el<35:26>
                n<> u<329> t<Package_or_generate_item_declaration> p<330> c<328> l<35:3> el<35:26>
                  n<> u<328> t<Data_declaration> p<329> c<327> l<35:3> el<35:26>
                    n<> u<327> t<Variable_declaration> p<328> c<323> l<35:3> el<35:26>
                      n<> u<323> t<Data_type> p<327> c<312> s<326> l<35:3> el<35:15>
                        n<> u<312> t<IntVec_TypeLogic> p<323> s<322> l<35:3> el<35:8>
                        n<> u<322> t<Packed_dimension> p<323> c<321> l<35:10> el<35:15>
                          n<> u<321> t<Constant_range> p<322> c<316> l<35:11> el<35:14>
                            n<> u<316> t<Constant_expression> p<321> c<315> s<320> l<35:11> el<35:12>
                              n<> u<315> t<Constant_primary> p<316> c<314> l<35:11> el<35:12>
                                n<> u<314> t<Primary_literal> p<315> c<313> l<35:11> el<35:12>
                                  n<7> u<313> t<INT_CONST> p<314> l<35:11> el<35:12>
                            n<> u<320> t<Constant_expression> p<321> c<319> l<35:13> el<35:14>
                              n<> u<319> t<Constant_primary> p<320> c<318> l<35:13> el<35:14>
                                n<> u<318> t<Primary_literal> p<319> c<317> l<35:13> el<35:14>
                                  n<0> u<317> t<INT_CONST> p<318> l<35:13> el<35:14>
                      n<> u<326> t<Variable_decl_assignment_list> p<327> c<325> l<35:16> el<35:25>
                        n<> u<325> t<Variable_decl_assignment> p<326> c<324> l<35:16> el<35:25>
                          n<datao_mem> u<324> t<STRING_CONST> p<325> l<35:16> el<35:25>
        n<> u<355> t<Non_port_interface_item> p<467> c<354> s<377> l<36:3> el<36:26>
          n<> u<354> t<Interface_or_generate_item> p<355> c<353> l<36:3> el<36:26>
            n<> u<353> t<Module_common_item> p<354> c<352> l<36:3> el<36:26>
              n<> u<352> t<Module_or_generate_item_declaration> p<353> c<351> l<36:3> el<36:26>
                n<> u<351> t<Package_or_generate_item_declaration> p<352> c<350> l<36:3> el<36:26>
                  n<> u<350> t<Data_declaration> p<351> c<349> l<36:3> el<36:26>
                    n<> u<349> t<Variable_declaration> p<350> c<345> l<36:3> el<36:26>
                      n<> u<345> t<Data_type> p<349> c<334> s<348> l<36:3> el<36:15>
                        n<> u<334> t<IntVec_TypeLogic> p<345> s<344> l<36:3> el<36:8>
                        n<> u<344> t<Packed_dimension> p<345> c<343> l<36:10> el<36:15>
                          n<> u<343> t<Constant_range> p<344> c<338> l<36:11> el<36:14>
                            n<> u<338> t<Constant_expression> p<343> c<337> s<342> l<36:11> el<36:12>
                              n<> u<337> t<Constant_primary> p<338> c<336> l<36:11> el<36:12>
                                n<> u<336> t<Primary_literal> p<337> c<335> l<36:11> el<36:12>
                                  n<7> u<335> t<INT_CONST> p<336> l<36:11> el<36:12>
                            n<> u<342> t<Constant_expression> p<343> c<341> l<36:13> el<36:14>
                              n<> u<341> t<Constant_primary> p<342> c<340> l<36:13> el<36:14>
                                n<> u<340> t<Primary_literal> p<341> c<339> l<36:13> el<36:14>
                                  n<0> u<339> t<INT_CONST> p<340> l<36:13> el<36:14>
                      n<> u<348> t<Variable_decl_assignment_list> p<349> c<347> l<36:16> el<36:25>
                        n<> u<347> t<Variable_decl_assignment> p<348> c<346> l<36:16> el<36:25>
                          n<datai_mem> u<346> t<STRING_CONST> p<347> l<36:16> el<36:25>
        n<> u<377> t<Non_port_interface_item> p<467> c<376> s<414> l<37:3> el<37:25>
          n<> u<376> t<Interface_or_generate_item> p<377> c<375> l<37:3> el<37:25>
            n<> u<375> t<Module_common_item> p<376> c<374> l<37:3> el<37:25>
              n<> u<374> t<Module_or_generate_item_declaration> p<375> c<373> l<37:3> el<37:25>
                n<> u<373> t<Package_or_generate_item_declaration> p<374> c<372> l<37:3> el<37:25>
                  n<> u<372> t<Data_declaration> p<373> c<371> l<37:3> el<37:25>
                    n<> u<371> t<Variable_declaration> p<372> c<367> l<37:3> el<37:25>
                      n<> u<367> t<Data_type> p<371> c<356> s<370> l<37:3> el<37:15>
                        n<> u<356> t<IntVec_TypeLogic> p<367> s<366> l<37:3> el<37:8>
                        n<> u<366> t<Packed_dimension> p<367> c<365> l<37:10> el<37:15>
                          n<> u<365> t<Constant_range> p<366> c<360> l<37:11> el<37:14>
                            n<> u<360> t<Constant_expression> p<365> c<359> s<364> l<37:11> el<37:12>
                              n<> u<359> t<Constant_primary> p<360> c<358> l<37:11> el<37:12>
                                n<> u<358> t<Primary_literal> p<359> c<357> l<37:11> el<37:12>
                                  n<7> u<357> t<INT_CONST> p<358> l<37:11> el<37:12>
                            n<> u<364> t<Constant_expression> p<365> c<363> l<37:13> el<37:14>
                              n<> u<363> t<Constant_primary> p<364> c<362> l<37:13> el<37:14>
                                n<> u<362> t<Primary_literal> p<363> c<361> l<37:13> el<37:14>
                                  n<0> u<361> t<INT_CONST> p<362> l<37:13> el<37:14>
                      n<> u<370> t<Variable_decl_assignment_list> p<371> c<369> l<37:16> el<37:24>
                        n<> u<369> t<Variable_decl_assignment> p<370> c<368> l<37:16> el<37:24>
                          n<addr_mem> u<368> t<STRING_CONST> p<369> l<37:16> el<37:24>
        n<> u<414> t<Non_port_interface_item> p<467> c<413> s<438> l<41:3> el<44:56>
          n<> u<413> t<Interface_or_generate_item> p<414> c<412> l<41:3> el<44:56>
            n<> u<412> t<Modport_item> p<413> c<378> l<41:12> el<44:55>
              n<system> u<378> t<STRING_CONST> p<412> s<393> l<41:12> el<41:18>
              n<> u<393> t<Modport_ports_declaration> p<412> c<392> s<406> l<41:20> el<42:39>
                n<> u<392> t<Modport_simple_ports_declaration> p<393> c<379> l<41:20> el<42:39>
                  n<> u<379> t<PortDir_Inp> p<392> s<381> l<41:20> el<41:25>
                  n<> u<381> t<Modport_simple_port> p<392> c<380> s<383> l<41:26> el<41:29>
                    n<clk> u<380> t<STRING_CONST> p<381> l<41:26> el<41:29>
                  n<> u<383> t<Modport_simple_port> p<392> c<382> s<385> l<41:30> el<41:35>
                    n<reset> u<382> t<STRING_CONST> p<383> l<41:30> el<41:35>
                  n<> u<385> t<Modport_simple_port> p<392> c<384> s<387> l<41:36> el<41:42>
                    n<we_sys> u<384> t<STRING_CONST> p<385> l<41:36> el<41:42>
                  n<> u<387> t<Modport_simple_port> p<392> c<386> s<389> l<41:44> el<41:57>
                    n<cmd_valid_sys> u<386> t<STRING_CONST> p<387> l<41:44> el<41:57>
                  n<> u<389> t<Modport_simple_port> p<392> c<388> s<391> l<42:20> el<42:28>
                    n<addr_sys> u<388> t<STRING_CONST> p<389> l<42:20> el<42:28>
                  n<> u<391> t<Modport_simple_port> p<392> c<390> l<42:30> el<42:39>
                    n<datao_mem> u<390> t<STRING_CONST> p<391> l<42:30> el<42:39>
              n<> u<406> t<Modport_ports_declaration> p<412> c<405> s<411> l<43:20> el<44:40>
                n<> u<405> t<Modport_simple_ports_declaration> p<406> c<394> l<43:20> el<44:40>
                  n<> u<394> t<PortDir_Out> p<405> s<396> l<43:20> el<43:26>
                  n<> u<396> t<Modport_simple_port> p<405> c<395> s<398> l<43:27> el<43:33>
                    n<we_mem> u<395> t<STRING_CONST> p<396> l<43:27> el<43:33>
                  n<> u<398> t<Modport_simple_port> p<405> c<397> s<400> l<43:35> el<43:41>
                    n<ce_mem> u<397> t<STRING_CONST> p<398> l<43:35> el<43:41>
                  n<> u<400> t<Modport_simple_port> p<405> c<399> s<402> l<43:43> el<43:51>
                    n<addr_mem> u<399> t<STRING_CONST> p<400> l<43:43> el<43:51>
                  n<> u<402> t<Modport_simple_port> p<405> c<401> s<404> l<44:20> el<44:29>
                    n<datai_mem> u<401> t<STRING_CONST> p<402> l<44:20> el<44:29>
                  n<> u<404> t<Modport_simple_port> p<405> c<403> l<44:31> el<44:40>
                    n<ready_sys> u<403> t<STRING_CONST> p<404> l<44:31> el<44:40>
              n<> u<411> t<Modport_ports_declaration> p<412> c<410> l<44:42> el<44:54>
                n<> u<410> t<Modport_simple_ports_declaration> p<411> c<407> l<44:42> el<44:54>
                  n<> u<407> t<PortDir_Ref> p<410> s<409> l<44:42> el<44:45>
                  n<> u<409> t<Modport_simple_port> p<410> c<408> l<44:46> el<44:54>
                    n<data_sys> u<408> t<STRING_CONST> p<409> l<44:46> el<44:54>
        n<> u<438> t<Non_port_interface_item> p<467> c<437> s<465> l<48:3> el<49:59>
          n<> u<437> t<Interface_or_generate_item> p<438> c<436> l<48:3> el<49:59>
            n<> u<436> t<Modport_item> p<437> c<415> l<48:12> el<49:58>
              n<memory> u<415> t<STRING_CONST> p<436> s<430> l<48:12> el<48:18>
              n<> u<430> t<Modport_ports_declaration> p<436> c<429> s<435> l<48:20> el<49:39>
                n<> u<429> t<Modport_simple_ports_declaration> p<430> c<416> l<48:20> el<49:39>
                  n<> u<416> t<PortDir_Inp> p<429> s<418> l<48:20> el<48:25>
                  n<> u<418> t<Modport_simple_port> p<429> c<417> s<420> l<48:26> el<48:29>
                    n<clk> u<417> t<STRING_CONST> p<418> l<48:26> el<48:29>
                  n<> u<420> t<Modport_simple_port> p<429> c<419> s<422> l<48:30> el<48:35>
                    n<reset> u<419> t<STRING_CONST> p<420> l<48:30> el<48:35>
                  n<> u<422> t<Modport_simple_port> p<429> c<421> s<424> l<48:36> el<48:42>
                    n<we_mem> u<421> t<STRING_CONST> p<422> l<48:36> el<48:42>
                  n<> u<424> t<Modport_simple_port> p<429> c<423> s<426> l<48:44> el<48:50>
                    n<ce_mem> u<423> t<STRING_CONST> p<424> l<48:44> el<48:50>
                  n<> u<426> t<Modport_simple_port> p<429> c<425> s<428> l<49:20> el<49:28>
                    n<addr_mem> u<425> t<STRING_CONST> p<426> l<49:20> el<49:28>
                  n<> u<428> t<Modport_simple_port> p<429> c<427> l<49:30> el<49:39>
                    n<datai_mem> u<427> t<STRING_CONST> p<428> l<49:30> el<49:39>
              n<> u<435> t<Modport_ports_declaration> p<436> c<434> l<49:41> el<49:57>
                n<> u<434> t<Modport_simple_ports_declaration> p<435> c<431> l<49:41> el<49:57>
                  n<> u<431> t<PortDir_Out> p<434> s<433> l<49:41> el<49:47>
                  n<> u<433> t<Modport_simple_port> p<434> c<432> l<49:48> el<49:57>
                    n<datao_mem> u<432> t<STRING_CONST> p<433> l<49:48> el<49:57>
        n<> u<465> t<Non_port_interface_item> p<467> c<464> s<466> l<53:3> el<55:29>
          n<> u<464> t<Interface_or_generate_item> p<465> c<463> l<53:3> el<55:29>
            n<> u<463> t<Modport_item> p<464> c<439> l<53:12> el<55:28>
              n<tb> u<439> t<STRING_CONST> p<463> s<446> l<53:12> el<53:14>
              n<> u<446> t<Modport_ports_declaration> p<463> c<445> s<457> l<53:16> el<53:36>
                n<> u<445> t<Modport_simple_ports_declaration> p<446> c<440> l<53:16> el<53:36>
                  n<> u<440> t<PortDir_Inp> p<445> s<442> l<53:16> el<53:21>
                  n<> u<442> t<Modport_simple_port> p<445> c<441> s<444> l<53:22> el<53:25>
                    n<clk> u<441> t<STRING_CONST> p<442> l<53:22> el<53:25>
                  n<> u<444> t<Modport_simple_port> p<445> c<443> l<53:27> el<53:36>
                    n<ready_sys> u<443> t<STRING_CONST> p<444> l<53:27> el<53:36>
              n<> u<457> t<Modport_ports_declaration> p<463> c<456> s<462> l<54:16> el<54:60>
                n<> u<456> t<Modport_simple_ports_declaration> p<457> c<447> l<54:16> el<54:60>
                  n<> u<447> t<PortDir_Out> p<456> s<449> l<54:16> el<54:22>
                  n<> u<449> t<Modport_simple_port> p<456> c<448> s<451> l<54:23> el<54:28>
                    n<reset> u<448> t<STRING_CONST> p<449> l<54:23> el<54:28>
                  n<> u<451> t<Modport_simple_port> p<456> c<450> s<453> l<54:29> el<54:35>
                    n<we_sys> u<450> t<STRING_CONST> p<451> l<54:29> el<54:35>
                  n<> u<453> t<Modport_simple_port> p<456> c<452> s<455> l<54:37> el<54:50>
                    n<cmd_valid_sys> u<452> t<STRING_CONST> p<453> l<54:37> el<54:50>
                  n<> u<455> t<Modport_simple_port> p<456> c<454> l<54:52> el<54:60>
                    n<addr_sys> u<454> t<STRING_CONST> p<455> l<54:52> el<54:60>
              n<> u<462> t<Modport_ports_declaration> p<463> c<461> l<55:15> el<55:27>
                n<> u<461> t<Modport_simple_ports_declaration> p<462> c<458> l<55:15> el<55:27>
                  n<> u<458> t<PortDir_Ref> p<461> s<460> l<55:15> el<55:18>
                  n<> u<460> t<Modport_simple_port> p<461> c<459> l<55:19> el<55:27>
                    n<data_sys> u<459> t<STRING_CONST> p<460> l<55:19> el<55:27>
        n<> u<466> t<ENDINTERFACE> p<467> l<57:1> el<57:13>
    n<> u<655> t<Description> p<851> c<654> s<696> l<62:1> el<82:10>
      n<> u<654> t<Module_declaration> p<655> c<479> l<62:1> el<82:10>
        n<> u<479> t<Module_ansi_header> p<654> c<469> s<512> l<62:1> el<62:41>
          n<module> u<469> t<Module_keyword> p<479> s<470> l<62:1> el<62:7>
          n<memory_model> u<470> t<STRING_CONST> p<479> s<471> l<62:8> el<62:20>
          n<> u<471> t<Package_import_declaration_list> p<479> s<478> l<62:21> el<62:21>
          n<> u<478> t<Port_declaration_list> p<479> c<477> l<62:21> el<62:40>
            n<> u<477> t<Ansi_port_declaration> p<478> c<475> l<62:22> el<62:39>
              n<> u<475> t<Interface_port_header> p<477> c<474> s<476> l<62:22> el<62:35>
                n<mem_if.memory> u<474> t<Interface_identifier> p<475> c<472> l<62:22> el<62:35>
                  n<mem_if> u<472> t<STRING_CONST> p<474> s<473> l<62:22> el<62:28>
                  n<memory> u<473> t<STRING_CONST> p<474> l<62:29> el<62:35>
              n<mif> u<476> t<STRING_CONST> p<477> l<62:36> el<62:39>
        n<> u<512> t<Non_port_module_item> p<654> c<511> s<581> l<64:1> el<64:25>
          n<> u<511> t<Module_or_generate_item> p<512> c<510> l<64:1> el<64:25>
            n<> u<510> t<Module_common_item> p<511> c<509> l<64:1> el<64:25>
              n<> u<509> t<Module_or_generate_item_declaration> p<510> c<508> l<64:1> el<64:25>
                n<> u<508> t<Package_or_generate_item_declaration> p<509> c<507> l<64:1> el<64:25>
                  n<> u<507> t<Data_declaration> p<508> c<506> l<64:1> el<64:25>
                    n<> u<506> t<Variable_declaration> p<507> c<491> l<64:1> el<64:25>
                      n<> u<491> t<Data_type> p<506> c<480> s<505> l<64:1> el<64:12>
                        n<> u<480> t<IntVec_TypeLogic> p<491> s<490> l<64:1> el<64:6>
                        n<> u<490> t<Packed_dimension> p<491> c<489> l<64:7> el<64:12>
                          n<> u<489> t<Constant_range> p<490> c<484> l<64:8> el<64:11>
                            n<> u<484> t<Constant_expression> p<489> c<483> s<488> l<64:8> el<64:9>
                              n<> u<483> t<Constant_primary> p<484> c<482> l<64:8> el<64:9>
                                n<> u<482> t<Primary_literal> p<483> c<481> l<64:8> el<64:9>
                                  n<7> u<481> t<INT_CONST> p<482> l<64:8> el<64:9>
                            n<> u<488> t<Constant_expression> p<489> c<487> l<64:10> el<64:11>
                              n<> u<487> t<Constant_primary> p<488> c<486> l<64:10> el<64:11>
                                n<> u<486> t<Primary_literal> p<487> c<485> l<64:10> el<64:11>
                                  n<0> u<485> t<INT_CONST> p<486> l<64:10> el<64:11>
                      n<> u<505> t<Variable_decl_assignment_list> p<506> c<504> l<64:13> el<64:24>
                        n<> u<504> t<Variable_decl_assignment> p<505> c<492> l<64:13> el<64:24>
                          n<mem> u<492> t<STRING_CONST> p<504> s<503> l<64:13> el<64:16>
                          n<> u<503> t<Variable_dimension> p<504> c<502> l<64:17> el<64:24>
                            n<> u<502> t<Unpacked_dimension> p<503> c<501> l<64:17> el<64:24>
                              n<> u<501> t<Constant_range> p<502> c<496> l<64:18> el<64:23>
                                n<> u<496> t<Constant_expression> p<501> c<495> s<500> l<64:18> el<64:19>
                                  n<> u<495> t<Constant_primary> p<496> c<494> l<64:18> el<64:19>
                                    n<> u<494> t<Primary_literal> p<495> c<493> l<64:18> el<64:19>
                                      n<0> u<493> t<INT_CONST> p<494> l<64:18> el<64:19>
                                n<> u<500> t<Constant_expression> p<501> c<499> l<64:20> el<64:23>
                                  n<> u<499> t<Constant_primary> p<500> c<498> l<64:20> el<64:23>
                                    n<> u<498> t<Primary_literal> p<499> c<497> l<64:20> el<64:23>
                                      n<255> u<497> t<INT_CONST> p<498> l<64:20> el<64:23>
        n<> u<581> t<Non_port_module_item> p<654> c<580> s<652> l<69:1> el<72:5>
          n<> u<580> t<Module_or_generate_item> p<581> c<579> l<69:1> el<72:5>
            n<> u<579> t<Module_common_item> p<580> c<578> l<69:1> el<72:5>
              n<> u<578> t<Always_construct> p<579> c<513> l<69:1> el<72:5>
                n<> u<513> t<ALWAYS> p<578> s<577> l<69:1> el<69:7>
                n<> u<577> t<Statement> p<578> c<576> l<69:8> el<72:5>
                  n<> u<576> t<Statement_item> p<577> c<575> l<69:8> el<72:5>
                    n<> u<575> t<Procedural_timing_control_statement> p<576> c<524> l<69:8> el<72:5>
                      n<> u<524> t<Procedural_timing_control> p<575> c<523> s<574> l<69:8> el<69:27>
                        n<> u<523> t<Event_control> p<524> c<522> l<69:8> el<69:27>
                          n<> u<522> t<Event_expression> p<523> c<514> l<69:11> el<69:26>
                            n<> u<514> t<Edge_Posedge> p<522> s<521> l<69:11> el<69:18>
                            n<> u<521> t<Expression> p<522> c<520> l<69:19> el<69:26>
                              n<> u<520> t<Primary> p<521> c<519> l<69:19> el<69:26>
                                n<> u<519> t<Complex_func_call> p<520> c<515> l<69:19> el<69:26>
                                  n<mif> u<515> t<STRING_CONST> p<519> s<516> l<69:19> el<69:22>
                                  n<clk> u<516> t<STRING_CONST> p<519> s<518> l<69:23> el<69:26>
                                  n<> u<518> t<Select> p<519> c<517> l<69:26> el<69:26>
                                    n<> u<517> t<Bit_select> p<518> l<69:26> el<69:26>
                      n<> u<574> t<Statement_or_null> p<575> c<573> l<70:2> el<72:5>
                        n<> u<573> t<Statement> p<574> c<572> l<70:2> el<72:5>
                          n<> u<572> t<Statement_item> p<573> c<571> l<70:2> el<72:5>
                            n<> u<571> t<Conditional_statement> p<572> c<542> l<70:2> el<72:5>
                              n<> u<542> t<Cond_predicate> p<571> c<541> s<570> l<70:6> el<70:30>
                                n<> u<541> t<Expression_or_cond_pattern> p<542> c<540> l<70:6> el<70:30>
                                  n<> u<540> t<Expression> p<541> c<531> l<70:6> el<70:30>
                                    n<> u<531> t<Expression> p<540> c<530> s<539> l<70:6> el<70:16>
                                      n<> u<530> t<Primary> p<531> c<529> l<70:6> el<70:16>
                                        n<> u<529> t<Complex_func_call> p<530> c<525> l<70:6> el<70:16>
                                          n<mif> u<525> t<STRING_CONST> p<529> s<526> l<70:6> el<70:9>
                                          n<ce_mem> u<526> t<STRING_CONST> p<529> s<528> l<70:10> el<70:16>
                                          n<> u<528> t<Select> p<529> c<527> l<70:17> el<70:17>
                                            n<> u<527> t<Bit_select> p<528> l<70:17> el<70:17>
                                    n<> u<539> t<BinOp_LogicAnd> p<540> s<538> l<70:17> el<70:19>
                                    n<> u<538> t<Expression> p<540> c<537> l<70:20> el<70:30>
                                      n<> u<537> t<Primary> p<538> c<536> l<70:20> el<70:30>
                                        n<> u<536> t<Complex_func_call> p<537> c<532> l<70:20> el<70:30>
                                          n<mif> u<532> t<STRING_CONST> p<536> s<533> l<70:20> el<70:23>
                                          n<we_mem> u<533> t<STRING_CONST> p<536> s<535> l<70:24> el<70:30>
                                          n<> u<535> t<Select> p<536> c<534> l<70:30> el<70:30>
                                            n<> u<534> t<Bit_select> p<535> l<70:30> el<70:30>
                              n<> u<570> t<Statement_or_null> p<571> c<569> l<70:32> el<72:5>
                                n<> u<569> t<Statement> p<570> c<568> l<70:32> el<72:5>
                                  n<> u<568> t<Statement_item> p<569> c<567> l<70:32> el<72:5>
                                    n<> u<567> t<Seq_block> p<568> c<565> l<70:32> el<72:5>
                                      n<> u<565> t<Statement_or_null> p<567> c<564> s<566> l<71:4> el<71:39>
                                        n<> u<564> t<Statement> p<565> c<563> l<71:4> el<71:39>
                                          n<> u<563> t<Statement_item> p<564> c<562> l<71:4> el<71:39>
                                            n<> u<562> t<Nonblocking_assignment> p<563> c<554> l<71:4> el<71:38>
                                              n<> u<554> t<Variable_lvalue> p<562> c<544> s<561> l<71:4> el<71:21>
                                                n<> u<544> t<Ps_or_hierarchical_identifier> p<554> c<543> s<553> l<71:4> el<71:7>
                                                  n<mem> u<543> t<STRING_CONST> p<544> l<71:4> el<71:7>
                                                n<> u<553> t<Select> p<554> c<552> l<71:7> el<71:21>
                                                  n<> u<552> t<Bit_select> p<553> c<551> l<71:7> el<71:21>
                                                    n<> u<551> t<Expression> p<552> c<550> l<71:8> el<71:20>
                                                      n<> u<550> t<Primary> p<551> c<549> l<71:8> el<71:20>
                                                        n<> u<549> t<Complex_func_call> p<550> c<545> l<71:8> el<71:20>
                                                          n<mif> u<545> t<STRING_CONST> p<549> s<546> l<71:8> el<71:11>
                                                          n<addr_mem> u<546> t<STRING_CONST> p<549> s<548> l<71:12> el<71:20>
                                                          n<> u<548> t<Select> p<549> c<547> l<71:20> el<71:20>
                                                            n<> u<547> t<Bit_select> p<548> l<71:20> el<71:20>
                                              n<> u<561> t<Expression> p<562> c<560> l<71:25> el<71:38>
                                                n<> u<560> t<Primary> p<561> c<559> l<71:25> el<71:38>
                                                  n<> u<559> t<Complex_func_call> p<560> c<555> l<71:25> el<71:38>
                                                    n<mif> u<555> t<STRING_CONST> p<559> s<556> l<71:25> el<71:28>
                                                    n<datai_mem> u<556> t<STRING_CONST> p<559> s<558> l<71:29> el<71:38>
                                                    n<> u<558> t<Select> p<559> c<557> l<71:38> el<71:38>
                                                      n<> u<557> t<Bit_select> p<558> l<71:38> el<71:38>
                                      n<> u<566> t<END> p<567> l<72:2> el<72:5>
        n<> u<652> t<Non_port_module_item> p<654> c<651> s<653> l<77:1> el<80:5>
          n<> u<651> t<Module_or_generate_item> p<652> c<650> l<77:1> el<80:5>
            n<> u<650> t<Module_common_item> p<651> c<649> l<77:1> el<80:5>
              n<> u<649> t<Always_construct> p<650> c<582> l<77:1> el<80:5>
                n<> u<582> t<ALWAYS> p<649> s<648> l<77:1> el<77:7>
                n<> u<648> t<Statement> p<649> c<647> l<77:8> el<80:5>
                  n<> u<647> t<Statement_item> p<648> c<646> l<77:8> el<80:5>
                    n<> u<646> t<Procedural_timing_control_statement> p<647> c<593> l<77:8> el<80:5>
                      n<> u<593> t<Procedural_timing_control> p<646> c<592> s<645> l<77:8> el<77:27>
                        n<> u<592> t<Event_control> p<593> c<591> l<77:8> el<77:27>
                          n<> u<591> t<Event_expression> p<592> c<583> l<77:11> el<77:26>
                            n<> u<583> t<Edge_Posedge> p<591> s<590> l<77:11> el<77:18>
                            n<> u<590> t<Expression> p<591> c<589> l<77:19> el<77:26>
                              n<> u<589> t<Primary> p<590> c<588> l<77:19> el<77:26>
                                n<> u<588> t<Complex_func_call> p<589> c<584> l<77:19> el<77:26>
                                  n<mif> u<584> t<STRING_CONST> p<588> s<585> l<77:19> el<77:22>
                                  n<clk> u<585> t<STRING_CONST> p<588> s<587> l<77:23> el<77:26>
                                  n<> u<587> t<Select> p<588> c<586> l<77:26> el<77:26>
                                    n<> u<586> t<Bit_select> p<587> l<77:26> el<77:26>
                      n<> u<645> t<Statement_or_null> p<646> c<644> l<78:2> el<80:5>
                        n<> u<644> t<Statement> p<645> c<643> l<78:2> el<80:5>
                          n<> u<643> t<Statement_item> p<644> c<642> l<78:2> el<80:5>
                            n<> u<642> t<Conditional_statement> p<643> c<613> l<78:2> el<80:5>
                              n<> u<613> t<Cond_predicate> p<642> c<612> s<641> l<78:6> el<78:31>
                                n<> u<612> t<Expression_or_cond_pattern> p<613> c<611> l<78:6> el<78:31>
                                  n<> u<611> t<Expression> p<612> c<600> l<78:6> el<78:31>
                                    n<> u<600> t<Expression> p<611> c<599> s<610> l<78:6> el<78:16>
                                      n<> u<599> t<Primary> p<600> c<598> l<78:6> el<78:16>
                                        n<> u<598> t<Complex_func_call> p<599> c<594> l<78:6> el<78:16>
                                          n<mif> u<594> t<STRING_CONST> p<598> s<595> l<78:6> el<78:9>
                                          n<ce_mem> u<595> t<STRING_CONST> p<598> s<597> l<78:10> el<78:16>
                                          n<> u<597> t<Select> p<598> c<596> l<78:17> el<78:17>
                                            n<> u<596> t<Bit_select> p<597> l<78:17> el<78:17>
                                    n<> u<610> t<BinOp_LogicAnd> p<611> s<609> l<78:17> el<78:19>
                                    n<> u<609> t<Expression> p<611> c<608> l<78:20> el<78:31>
                                      n<> u<608> t<Unary_Tilda> p<609> s<607> l<78:20> el<78:21>
                                      n<> u<607> t<Expression> p<609> c<606> l<78:21> el<78:31>
                                        n<> u<606> t<Primary> p<607> c<605> l<78:21> el<78:31>
                                          n<> u<605> t<Complex_func_call> p<606> c<601> l<78:21> el<78:31>
                                            n<mif> u<601> t<STRING_CONST> p<605> s<602> l<78:21> el<78:24>
                                            n<we_mem> u<602> t<STRING_CONST> p<605> s<604> l<78:25> el<78:31>
                                            n<> u<604> t<Select> p<605> c<603> l<78:31> el<78:31>
                                              n<> u<603> t<Bit_select> p<604> l<78:31> el<78:31>
                              n<> u<641> t<Statement_or_null> p<642> c<640> l<78:34> el<80:5>
                                n<> u<640> t<Statement> p<641> c<639> l<78:34> el<80:5>
                                  n<> u<639> t<Statement_item> p<640> c<638> l<78:34> el<80:5>
                                    n<> u<638> t<Seq_block> p<639> c<636> l<78:34> el<80:5>
                                      n<> u<636> t<Statement_or_null> p<638> c<635> s<637> l<79:4> el<79:39>
                                        n<> u<635> t<Statement> p<636> c<634> l<79:4> el<79:39>
                                          n<> u<634> t<Statement_item> p<635> c<633> l<79:4> el<79:39>
                                            n<> u<633> t<Nonblocking_assignment> p<634> c<619> l<79:4> el<79:38>
                                              n<> u<619> t<Variable_lvalue> p<633> c<615> s<632> l<79:4> el<79:17>
                                                n<> u<615> t<Ps_or_hierarchical_identifier> p<619> c<614> s<618> l<79:4> el<79:7>
                                                  n<mif> u<614> t<STRING_CONST> p<615> l<79:4> el<79:7>
                                                n<> u<618> t<Select> p<619> c<616> l<79:7> el<79:17>
                                                  n<datao_mem> u<616> t<STRING_CONST> p<618> s<617> l<79:8> el<79:17>
                                                  n<> u<617> t<Bit_select> p<618> l<79:18> el<79:18>
                                              n<> u<632> t<Expression> p<633> c<631> l<79:21> el<79:38>
                                                n<> u<631> t<Primary> p<632> c<630> l<79:21> el<79:38>
                                                  n<> u<630> t<Complex_func_call> p<631> c<620> l<79:21> el<79:38>
                                                    n<mem> u<620> t<STRING_CONST> p<630> s<629> l<79:21> el<79:24>
                                                    n<> u<629> t<Select> p<630> c<628> l<79:24> el<79:38>
                                                      n<> u<628> t<Bit_select> p<629> c<627> l<79:24> el<79:38>
                                                        n<> u<627> t<Expression> p<628> c<626> l<79:25> el<79:37>
                                                          n<> u<626> t<Primary> p<627> c<625> l<79:25> el<79:37>
                                                            n<> u<625> t<Complex_func_call> p<626> c<621> l<79:25> el<79:37>
                                                              n<mif> u<621> t<STRING_CONST> p<625> s<622> l<79:25> el<79:28>
                                                              n<addr_mem> u<622> t<STRING_CONST> p<625> s<624> l<79:29> el<79:37>
                                                              n<> u<624> t<Select> p<625> c<623> l<79:37> el<79:37>
                                                                n<> u<623> t<Bit_select> p<624> l<79:37> el<79:37>
                                      n<> u<637> t<END> p<638> l<80:2> el<80:5>
        n<> u<653> t<ENDMODULE> p<654> l<82:1> el<82:10>
    n<> u<696> t<Description> p<851> c<695> s<747> l<87:1> el<94:10>
      n<> u<695> t<Module_declaration> p<696> c<666> l<87:1> el<94:10>
        n<> u<666> t<Module_ansi_header> p<695> c<656> s<683> l<87:1> el<87:40>
          n<module> u<656> t<Module_keyword> p<666> s<657> l<87:1> el<87:7>
          n<memory_ctrl> u<657> t<STRING_CONST> p<666> s<658> l<87:8> el<87:19>
          n<> u<658> t<Package_import_declaration_list> p<666> s<665> l<87:20> el<87:20>
          n<> u<665> t<Port_declaration_list> p<666> c<664> l<87:20> el<87:39>
            n<> u<664> t<Ansi_port_declaration> p<665> c<662> l<87:21> el<87:38>
              n<> u<662> t<Interface_port_header> p<664> c<661> s<663> l<87:21> el<87:34>
                n<mem_if.system> u<661> t<Interface_identifier> p<662> c<659> l<87:21> el<87:34>
                  n<mem_if> u<659> t<STRING_CONST> p<661> s<660> l<87:21> el<87:27>
                  n<system> u<660> t<STRING_CONST> p<661> l<87:28> el<87:34>
              n<sif> u<663> t<STRING_CONST> p<664> l<87:35> el<87:38>
        n<> u<683> t<Non_port_module_item> p<695> c<682> s<693> l<89:1> el<89:44>
          n<> u<682> t<Module_or_generate_item> p<683> c<681> l<89:1> el<89:44>
            n<> u<681> t<Module_common_item> p<682> c<680> l<89:1> el<89:44>
              n<> u<680> t<Module_or_generate_item_declaration> p<681> c<679> l<89:1> el<89:44>
                n<> u<679> t<Package_or_generate_item_declaration> p<680> c<678> l<89:1> el<89:44>
                  n<> u<678> t<Data_declaration> p<679> c<677> l<89:1> el<89:44>
                    n<> u<677> t<Type_declaration> p<678> c<675> l<89:1> el<89:44>
                      n<> u<675> t<Data_type> p<677> c<668> s<676> l<89:10> el<89:37>
                        n<> u<668> t<Enum_name_declaration> p<675> c<667> s<670> l<89:16> el<89:20>
                          n<IDLE> u<667> t<STRING_CONST> p<668> l<89:16> el<89:20>
                        n<> u<670> t<Enum_name_declaration> p<675> c<669> s<672> l<89:21> el<89:26>
                          n<WRITE> u<669> t<STRING_CONST> p<670> l<89:21> el<89:26>
                        n<> u<672> t<Enum_name_declaration> p<675> c<671> s<674> l<89:27> el<89:31>
                          n<READ> u<671> t<STRING_CONST> p<672> l<89:27> el<89:31>
                        n<> u<674> t<Enum_name_declaration> p<675> c<673> l<89:32> el<89:36>
                          n<DONE> u<673> t<STRING_CONST> p<674> l<89:32> el<89:36>
                      n<fsm_t> u<676> t<STRING_CONST> p<677> l<89:38> el<89:43>
        n<> u<693> t<Non_port_module_item> p<695> c<692> s<694> l<91:1> el<91:13>
          n<> u<692> t<Module_or_generate_item> p<693> c<691> l<91:1> el<91:13>
            n<> u<691> t<Module_common_item> p<692> c<690> l<91:1> el<91:13>
              n<> u<690> t<Module_or_generate_item_declaration> p<691> c<689> l<91:1> el<91:13>
                n<> u<689> t<Package_or_generate_item_declaration> p<690> c<688> l<91:1> el<91:13>
                  n<> u<688> t<Net_declaration> p<689> c<684> l<91:1> el<91:13>
                    n<fsm_t> u<684> t<STRING_CONST> p<688> s<687> l<91:1> el<91:6>
                    n<> u<687> t<Net_decl_assignment_list> p<688> c<686> l<91:7> el<91:12>
                      n<> u<686> t<Net_decl_assignment> p<687> c<685> l<91:7> el<91:12>
                        n<state> u<685> t<STRING_CONST> p<686> l<91:7> el<91:12>
        n<> u<694> t<ENDMODULE> p<695> l<94:1> el<94:10>
    n<> u<747> t<Description> p<851> c<746> s<850> l<99:1> el<107:11>
      n<> u<746> t<Program_declaration> p<747> c<707> l<99:1> el<107:11>
        n<> u<707> t<Program_ansi_header> p<746> c<697> s<744> l<99:1> el<99:29>
          n<> u<697> t<PROGRAM> p<707> s<698> l<99:1> el<99:8>
          n<test> u<698> t<STRING_CONST> p<707> s<699> l<99:9> el<99:13>
          n<> u<699> t<Package_import_declaration_list> p<707> s<706> l<99:13> el<99:13>
          n<> u<706> t<Port_declaration_list> p<707> c<705> l<99:13> el<99:28>
            n<> u<705> t<Ansi_port_declaration> p<706> c<703> l<99:14> el<99:27>
              n<> u<703> t<Interface_port_header> p<705> c<702> s<704> l<99:14> el<99:23>
                n<mem_if.tb> u<702> t<Interface_identifier> p<703> c<700> l<99:14> el<99:23>
                  n<mem_if> u<700> t<STRING_CONST> p<702> s<701> l<99:14> el<99:20>
                  n<tb> u<701> t<STRING_CONST> p<702> l<99:21> el<99:23>
              n<tif> u<704> t<STRING_CONST> p<705> l<99:24> el<99:27>
        n<> u<744> t<Non_port_program_item> p<746> c<743> s<745> l<101:4> el<105:7>
          n<> u<743> t<Initial_construct> p<744> c<742> l<101:4> el<105:7>
            n<> u<742> t<Statement_or_null> p<743> c<741> l<101:12> el<105:7>
              n<> u<741> t<Statement> p<742> c<740> l<101:12> el<105:7>
                n<> u<740> t<Statement_item> p<741> c<739> l<101:12> el<105:7>
                  n<> u<739> t<Seq_block> p<740> c<721> l<101:12> el<105:7>
                    n<> u<721> t<Statement_or_null> p<739> c<720> s<737> l<102:7> el<102:22>
                      n<> u<720> t<Statement> p<721> c<719> l<102:7> el<102:22>
                        n<> u<719> t<Statement_item> p<720> c<718> l<102:7> el<102:22>
                          n<> u<718> t<Nonblocking_assignment> p<719> c<713> l<102:7> el<102:21>
                            n<> u<713> t<Variable_lvalue> p<718> c<709> s<717> l<102:7> el<102:16>
                              n<> u<709> t<Ps_or_hierarchical_identifier> p<713> c<708> s<712> l<102:7> el<102:10>
                                n<tif> u<708> t<STRING_CONST> p<709> l<102:7> el<102:10>
                              n<> u<712> t<Select> p<713> c<710> l<102:10> el<102:16>
                                n<reset> u<710> t<STRING_CONST> p<712> s<711> l<102:11> el<102:16>
                                n<> u<711> t<Bit_select> p<712> l<102:17> el<102:17>
                            n<> u<717> t<Expression> p<718> c<716> l<102:20> el<102:21>
                              n<> u<716> t<Primary> p<717> c<715> l<102:20> el<102:21>
                                n<> u<715> t<Primary_literal> p<716> c<714> l<102:20> el<102:21>
                                  n<1> u<714> t<INT_CONST> p<715> l<102:20> el<102:21>
                    n<> u<737> t<Statement_or_null> p<739> c<736> s<738> l<104:7> el<104:19>
                      n<> u<736> t<Statement> p<737> c<735> l<104:7> el<104:19>
                        n<> u<735> t<Statement_item> p<736> c<734> l<104:7> el<104:19>
                          n<> u<734> t<Procedural_timing_control_statement> p<735> c<724> l<104:7> el<104:19>
                            n<> u<724> t<Procedural_timing_control> p<734> c<723> s<733> l<104:7> el<104:10>
                              n<> u<723> t<Delay_control> p<724> c<722> l<104:7> el<104:10>
                                n<#10> u<722> t<INT_CONST> p<723> l<104:7> el<104:10>
                            n<> u<733> t<Statement_or_null> p<734> c<732> l<104:11> el<104:19>
                              n<> u<732> t<Statement> p<733> c<731> l<104:11> el<104:19>
                                n<> u<731> t<Statement_item> p<732> c<730> l<104:11> el<104:19>
                                  n<> u<730> t<Subroutine_call_statement> p<731> c<729> l<104:11> el<104:19>
                                    n<> u<729> t<Subroutine_call> p<730> c<725> l<104:11> el<104:18>
                                      n<> u<725> t<Dollar_keyword> p<729> s<726> l<104:11> el<104:12>
                                      n<finish> u<726> t<STRING_CONST> p<729> s<728> l<104:12> el<104:18>
                                      n<> u<728> t<Select> p<729> c<727> l<104:18> el<104:18>
                                        n<> u<727> t<Bit_select> p<728> l<104:18> el<104:18>
                    n<> u<738> t<END> p<739> l<105:4> el<105:7>
        n<> u<745> t<ENDPROGRAM> p<746> l<107:1> el<107:11>
    n<> u<850> t<Description> p<851> c<849> l<112:1> el<124:10>
      n<> u<849> t<Module_declaration> p<850> c<752> l<112:1> el<124:10>
        n<> u<752> t<Module_nonansi_header> p<849> c<748> s<769> l<112:1> el<112:29>
          n<module> u<748> t<Module_keyword> p<752> s<749> l<112:1> el<112:7>
          n<interface_modports> u<749> t<STRING_CONST> p<752> s<750> l<112:8> el<112:26>
          n<> u<750> t<Package_import_declaration_list> p<752> s<751> l<112:26> el<112:26>
          n<> u<751> t<Port_list> p<752> l<112:26> el<112:28>
        n<> u<769> t<Module_item> p<849> c<768> s<791> l<114:1> el<114:15>
          n<> u<768> t<Non_port_module_item> p<769> c<767> l<114:1> el<114:15>
            n<> u<767> t<Module_or_generate_item> p<768> c<766> l<114:1> el<114:15>
              n<> u<766> t<Module_common_item> p<767> c<765> l<114:1> el<114:15>
                n<> u<765> t<Module_or_generate_item_declaration> p<766> c<764> l<114:1> el<114:15>
                  n<> u<764> t<Package_or_generate_item_declaration> p<765> c<763> l<114:1> el<114:15>
                    n<> u<763> t<Data_declaration> p<764> c<762> l<114:1> el<114:15>
                      n<> u<762> t<Variable_declaration> p<763> c<754> l<114:1> el<114:15>
                        n<> u<754> t<Data_type> p<762> c<753> s<761> l<114:1> el<114:6>
                          n<> u<753> t<IntVec_TypeLogic> p<754> l<114:1> el<114:6>
                        n<> u<761> t<Variable_decl_assignment_list> p<762> c<760> l<114:7> el<114:14>
                          n<> u<760> t<Variable_decl_assignment> p<761> c<755> l<114:7> el<114:14>
                            n<clk> u<755> t<STRING_CONST> p<760> s<759> l<114:7> el<114:10>
                            n<> u<759> t<Expression> p<760> c<758> l<114:13> el<114:14>
                              n<> u<758> t<Primary> p<759> c<757> l<114:13> el<114:14>
                                n<> u<757> t<Primary_literal> p<758> c<756> l<114:13> el<114:14>
                                  n<0> u<756> t<INT_CONST> p<757> l<114:13> el<114:14>
        n<> u<791> t<Module_item> p<849> c<790> s<805> l<115:1> el<115:18>
          n<> u<790> t<Non_port_module_item> p<791> c<789> l<115:1> el<115:18>
            n<> u<789> t<Module_or_generate_item> p<790> c<788> l<115:1> el<115:18>
              n<> u<788> t<Module_common_item> p<789> c<787> l<115:1> el<115:18>
                n<> u<787> t<Always_construct> p<788> c<770> l<115:1> el<115:18>
                  n<> u<770> t<ALWAYS> p<787> s<786> l<115:1> el<115:7>
                  n<> u<786> t<Statement> p<787> c<785> l<115:8> el<115:18>
                    n<> u<785> t<Statement_item> p<786> c<784> l<115:8> el<115:18>
                      n<> u<784> t<Procedural_timing_control_statement> p<785> c<773> l<115:8> el<115:18>
                        n<> u<773> t<Procedural_timing_control> p<784> c<772> s<783> l<115:8> el<115:11>
                          n<> u<772> t<Delay_control> p<773> c<771> l<115:8> el<115:11>
                            n<#10> u<771> t<INT_CONST> p<772> l<115:8> el<115:11>
                        n<> u<783> t<Statement_or_null> p<784> c<782> l<115:12> el<115:18>
                          n<> u<782> t<Statement> p<783> c<781> l<115:12> el<115:18>
                            n<> u<781> t<Statement_item> p<782> c<780> l<115:12> el<115:18>
                              n<> u<780> t<Inc_or_dec_expression> p<781> c<778> l<115:12> el<115:17>
                                n<> u<778> t<Variable_lvalue> p<780> c<775> s<779> l<115:12> el<115:15>
                                  n<> u<775> t<Ps_or_hierarchical_identifier> p<778> c<774> s<777> l<115:12> el<115:15>
                                    n<clk> u<774> t<STRING_CONST> p<775> l<115:12> el<115:15>
                                  n<> u<777> t<Select> p<778> c<776> l<115:15> el<115:15>
                                    n<> u<776> t<Bit_select> p<777> l<115:15> el<115:15>
                                n<> u<779> t<IncDec_PlusPlus> p<780> l<115:15> el<115:17>
        n<> u<805> t<Module_item> p<849> c<804> s<819> l<119:1> el<119:18>
          n<> u<804> t<Non_port_module_item> p<805> c<803> l<119:1> el<119:18>
            n<> u<803> t<Module_or_generate_item> p<804> c<802> l<119:1> el<119:18>
              n<> u<802> t<Module_instantiation> p<803> c<792> l<119:1> el<119:18>
                n<mem_if> u<792> t<STRING_CONST> p<802> s<801> l<119:1> el<119:7>
                n<> u<801> t<Hierarchical_instance> p<802> c<794> l<119:8> el<119:17>
                  n<> u<794> t<Name_of_instance> p<801> c<793> s<800> l<119:8> el<119:12>
                    n<miff> u<793> t<STRING_CONST> p<794> l<119:8> el<119:12>
                  n<> u<800> t<Port_connection_list> p<801> c<799> l<119:13> el<119:16>
                    n<> u<799> t<Ordered_port_connection> p<800> c<798> l<119:13> el<119:16>
                      n<> u<798> t<Expression> p<799> c<797> l<119:13> el<119:16>
                        n<> u<797> t<Primary> p<798> c<796> l<119:13> el<119:16>
                          n<> u<796> t<Primary_literal> p<797> c<795> l<119:13> el<119:16>
                            n<clk> u<795> t<STRING_CONST> p<796> l<119:13> el<119:16>
        n<> u<819> t<Module_item> p<849> c<818> s<833> l<120:1> el<120:26>
          n<> u<818> t<Non_port_module_item> p<819> c<817> l<120:1> el<120:26>
            n<> u<817> t<Module_or_generate_item> p<818> c<816> l<120:1> el<120:26>
              n<> u<816> t<Module_instantiation> p<817> c<806> l<120:1> el<120:26>
                n<memory_ctrl> u<806> t<STRING_CONST> p<816> s<815> l<120:1> el<120:12>
                n<> u<815> t<Hierarchical_instance> p<816> c<808> l<120:13> el<120:25>
                  n<> u<808> t<Name_of_instance> p<815> c<807> s<814> l<120:13> el<120:19>
                    n<U_ctrl> u<807> t<STRING_CONST> p<808> l<120:13> el<120:19>
                  n<> u<814> t<Port_connection_list> p<815> c<813> l<120:20> el<120:24>
                    n<> u<813> t<Ordered_port_connection> p<814> c<812> l<120:20> el<120:24>
                      n<> u<812> t<Expression> p<813> c<811> l<120:20> el<120:24>
                        n<> u<811> t<Primary> p<812> c<810> l<120:20> el<120:24>
                          n<> u<810> t<Primary_literal> p<811> c<809> l<120:20> el<120:24>
                            n<miff> u<809> t<STRING_CONST> p<810> l<120:20> el<120:24>
        n<> u<833> t<Module_item> p<849> c<832> s<847> l<121:1> el<121:28>
          n<> u<832> t<Non_port_module_item> p<833> c<831> l<121:1> el<121:28>
            n<> u<831> t<Module_or_generate_item> p<832> c<830> l<121:1> el<121:28>
              n<> u<830> t<Module_instantiation> p<831> c<820> l<121:1> el<121:28>
                n<memory_model> u<820> t<STRING_CONST> p<830> s<829> l<121:1> el<121:13>
                n<> u<829> t<Hierarchical_instance> p<830> c<822> l<121:14> el<121:27>
                  n<> u<822> t<Name_of_instance> p<829> c<821> s<828> l<121:14> el<121:21>
                    n<U_model> u<821> t<STRING_CONST> p<822> l<121:14> el<121:21>
                  n<> u<828> t<Port_connection_list> p<829> c<827> l<121:22> el<121:26>
                    n<> u<827> t<Ordered_port_connection> p<828> c<826> l<121:22> el<121:26>
                      n<> u<826> t<Expression> p<827> c<825> l<121:22> el<121:26>
                        n<> u<825> t<Primary> p<826> c<824> l<121:22> el<121:26>
                          n<> u<824> t<Primary_literal> p<825> c<823> l<121:22> el<121:26>
                            n<miff> u<823> t<STRING_CONST> p<824> l<121:22> el<121:26>
        n<> u<847> t<Module_item> p<849> c<846> s<848> l<122:1> el<122:21>
          n<> u<846> t<Non_port_module_item> p<847> c<845> l<122:1> el<122:21>
            n<> u<845> t<Module_or_generate_item> p<846> c<844> l<122:1> el<122:21>
              n<> u<844> t<Module_instantiation> p<845> c<834> l<122:1> el<122:21>
                n<test> u<834> t<STRING_CONST> p<844> s<843> l<122:1> el<122:5>
                n<> u<843> t<Hierarchical_instance> p<844> c<836> l<122:8> el<122:20>
                  n<> u<836> t<Name_of_instance> p<843> c<835> s<842> l<122:8> el<122:14>
                    n<U_test> u<835> t<STRING_CONST> p<836> l<122:8> el<122:14>
                  n<> u<842> t<Port_connection_list> p<843> c<841> l<122:15> el<122:19>
                    n<> u<841> t<Ordered_port_connection> p<842> c<840> l<122:15> el<122:19>
                      n<> u<840> t<Expression> p<841> c<839> l<122:15> el<122:19>
                        n<> u<839> t<Primary> p<840> c<838> l<122:15> el<122:19>
                          n<> u<838> t<Primary_literal> p<839> c<837> l<122:15> el<122:19>
                            n<miff> u<837> t<STRING_CONST> p<838> l<122:15> el<122:19>
        n<> u<848> t<ENDMODULE> p<849> l<124:1> el<124:10>
AST_DEBUG_END
[INF:CM0029] Using global timescale: "1ns/1ns".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:112:1: Compile module "work@interface_modports".
[INF:CP0304] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:26:1: Compile interface "work@mem_if".
[INF:CP0304] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:1:1: Compile interface "work@mem_interface".
[INF:CP0303] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:87:1: Compile module "work@memory_ctrl".
[INF:CP0303] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:62:1: Compile module "work@memory_model".
[INF:CP0306] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:99:1: Compile program "work@test".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[WRN:CP0314] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:99:1: Using programs is discouraged "work@test", programs are obsoleted by UVM.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 3
ArrayNet                                               1
ArrayTypespec                                          1
Assignment                                             3
Begin                                                  3
BitSelect                                              2
BitTypespec                                            2
BitVar                                                 1
ClassDefn                                              8
ClassTypespec                                          8
ClockingBlock                                          1
ClockingIODecl                                         4
Constant                                              41
DelayControl                                           4
Design                                                 1
EnumConst                                              9
EnumNet                                                1
EnumTypespec                                           2
EventControl                                           3
Function                                               9
HierPath                                              11
IODecl                                                38
Identifier                                            52
IfStmt                                                 2
Initial                                                1
IntTypespec                                            9
Interface                                              2
InterfaceTypespec                                      7
LogicNet                                              18
LogicTypespec                                         35
LogicVar                                              16
Modport                                                4
Module                                                 4
ModuleTypespec                                         3
Operation                                              7
Package                                                1
ParamAssign                                            2
Parameter                                              2
Port                                                   9
Program                                                1
ProgramTypespec                                        1
Range                                                 16
RefModule                                              4
RefObj                                                30
RefTypespec                                           55
SourceFile                                             1
SysFuncCall                                            1
Task                                                   9
TypedefTypespec                                        2
=== UHDM Object Stats End ===
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:41:26: Parented to neither scope nor design: 400, IODecl, clk.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:41:30: Parented to neither scope nor design: 401, IODecl, reset.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:41:36: Parented to neither scope nor design: 402, IODecl, we_sys.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:41:44: Parented to neither scope nor design: 403, IODecl, cmd_valid_sys.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:42:20: Parented to neither scope nor design: 404, IODecl, addr_sys.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:42:30: Parented to neither scope nor design: 405, IODecl, datao_mem.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:43:27: Parented to neither scope nor design: 406, IODecl, we_mem.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:43:35: Parented to neither scope nor design: 407, IODecl, ce_mem.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:43:43: Parented to neither scope nor design: 408, IODecl, addr_mem.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:44:20: Parented to neither scope nor design: 409, IODecl, datai_mem.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:44:31: Parented to neither scope nor design: 410, IODecl, ready_sys.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:44:46: Parented to neither scope nor design: 411, IODecl, data_sys.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:48:26: Parented to neither scope nor design: 393, IODecl, clk.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:48:30: Parented to neither scope nor design: 394, IODecl, reset.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:48:36: Parented to neither scope nor design: 395, IODecl, we_mem.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:48:44: Parented to neither scope nor design: 396, IODecl, ce_mem.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:49:20: Parented to neither scope nor design: 397, IODecl, addr_mem.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:49:30: Parented to neither scope nor design: 398, IODecl, datai_mem.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:49:48: Parented to neither scope nor design: 399, IODecl, datao_mem.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:53:22: Parented to neither scope nor design: 412, IODecl, clk.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:53:27: Parented to neither scope nor design: 413, IODecl, ready_sys.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:54:23: Parented to neither scope nor design: 414, IODecl, reset.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:54:29: Parented to neither scope nor design: 415, IODecl, we_sys.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:54:37: Parented to neither scope nor design: 416, IODecl, cmd_valid_sys.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:54:52: Parented to neither scope nor design: 417, IODecl, addr_sys.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:55:19: Parented to neither scope nor design: 418, IODecl, data_sys.
[ERR:IG0805] ${SURELOG_DIR}/tests/InterfaceModPort/top.v:19:34: Parented to neither scope nor design: 442, IODecl, clock.
[ERR:IG0810] Invalid location: 9, InterfaceTypespec, mem_if.
[ERR:IG0810] Invalid location: 5, InterfaceTypespec, mem_interface.
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InterfaceModPort/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/InterfaceModPort/top.v
  |vpiParent:
  \_Design: (unnamed)
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (builtin)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (array)
      |vpiParent:
      \_ClassDefn: (builtin::array)
      |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (queue)
      |vpiParent:
      \_ClassDefn: (builtin::queue)
      |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (string)
      |vpiParent:
      \_ClassDefn: (builtin::string)
      |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (system)
      |vpiParent:
      \_ClassDefn: (builtin::system)
      |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (any_sverilog_class)
      |vpiParent:
      \_ClassDefn: (builtin::any_sverilog_class)
      |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (mailbox)
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiName:new
      |vpiFullName:builtin::mailbox::new
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (bound), line:3:23, endln:3:28
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiDirection:1
        |vpiName:bound
        |vpiExpr:
        \_Constant: , line:3:31, endln:3:32
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::mailbox::new::bound), line:3:19, endln:3:22
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiFullName:builtin::mailbox::new::bound
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (num)
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: 
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (put)
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (get)
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (peek)
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_peek)
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (process)
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:30:3, endln:52:11
      |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (self)
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process)
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (status)
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (kill)
        |vpiParent:
        \_Task: (builtin::process::kill), line:40:5, endln:41:12
        |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (await)
        |vpiParent:
        \_Task: (builtin::process::await), line:43:5, endln:44:12
        |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (suspend)
        |vpiParent:
        \_Task: (builtin::process::suspend), line:46:5, endln:47:12
        |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (resume)
        |vpiParent:
        \_Task: (builtin::process::resume), line:49:5, endln:50:12
        |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (state)
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (semaphore)
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:55:3, endln:69:11
      |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiName:new
      |vpiFullName:builtin::semaphore::new
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:57:22, endln:57:30
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:57:33, endln:57:34
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::new::keyCount), line:57:18, endln:57:21
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiFullName:builtin::semaphore::new::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (put)
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (get)
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: 
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: 
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: 
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiTypedef:
  \_ClassTypespec: (array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiClassDefn:
    \_ClassDefn: (builtin::array)
  |vpiTypedef:
  \_ClassTypespec: (queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiClassDefn:
    \_ClassDefn: (builtin::queue)
  |vpiTypedef:
  \_ClassTypespec: (string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiClassDefn:
    \_ClassDefn: (builtin::string)
  |vpiTypedef:
  \_ClassTypespec: (system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiClassDefn:
    \_ClassDefn: (builtin::system)
  |vpiTypedef:
  \_ClassTypespec: (any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiClassDefn:
    \_ClassDefn: (builtin::any_sverilog_class)
  |vpiTypedef:
  \_ClassTypespec: (mailbox)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiClassDefn:
    \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:1:3, endln:27:11
  |vpiTypedef:
  \_ClassTypespec: (process)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiClassDefn:
    \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:30:3, endln:52:11
  |vpiTypedef:
  \_ClassTypespec: (semaphore)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiClassDefn:
    \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassTypespec: (array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassTypespec: (queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassTypespec: (string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassTypespec: (system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassTypespec: (any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassTypespec: (mailbox)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassTypespec: (process)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassTypespec: (semaphore)
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/InterfaceModPort/builtin.sv, line:55:3, endln:69:11
|vpiAllInterfaces:
\_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@mem_if)
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiName:work@mem_if
  |vpiVariables:
  \_LogicVar: (work@mem_if.clk), line:26:30, endln:26:33
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.clk), line:26:25, endln:26:29
      |vpiParent:
      \_LogicVar: (work@mem_if.clk), line:26:30, endln:26:33
      |vpiFullName:work@mem_if.clk
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:clk
    |vpiFullName:work@mem_if.clk
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@mem_if.reset), line:27:16, endln:27:21
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.reset), line:27:3, endln:27:8
      |vpiParent:
      \_LogicVar: (work@mem_if.reset), line:27:16, endln:27:21
      |vpiFullName:work@mem_if.reset
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:reset
    |vpiFullName:work@mem_if.reset
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@mem_if.we_sys), line:28:16, endln:28:22
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.we_sys), line:28:3, endln:28:8
      |vpiParent:
      \_LogicVar: (work@mem_if.we_sys), line:28:16, endln:28:22
      |vpiFullName:work@mem_if.we_sys
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:we_sys
    |vpiFullName:work@mem_if.we_sys
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@mem_if.cmd_valid_sys), line:29:16, endln:29:29
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.cmd_valid_sys), line:29:3, endln:29:8
      |vpiParent:
      \_LogicVar: (work@mem_if.cmd_valid_sys), line:29:16, endln:29:29
      |vpiFullName:work@mem_if.cmd_valid_sys
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:cmd_valid_sys
    |vpiFullName:work@mem_if.cmd_valid_sys
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@mem_if.ready_sys), line:30:16, endln:30:25
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.ready_sys), line:30:3, endln:30:8
      |vpiParent:
      \_LogicVar: (work@mem_if.ready_sys), line:30:16, endln:30:25
      |vpiFullName:work@mem_if.ready_sys
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:ready_sys
    |vpiFullName:work@mem_if.ready_sys
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@mem_if.data_sys), line:31:16, endln:31:24
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.data_sys), line:31:3, endln:31:15
      |vpiParent:
      \_LogicVar: (work@mem_if.data_sys), line:31:16, endln:31:24
      |vpiFullName:work@mem_if.data_sys
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:data_sys
    |vpiFullName:work@mem_if.data_sys
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@mem_if.addr_sys), line:32:16, endln:32:24
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.addr_sys), line:32:3, endln:32:15
      |vpiParent:
      \_LogicVar: (work@mem_if.addr_sys), line:32:16, endln:32:24
      |vpiFullName:work@mem_if.addr_sys
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:addr_sys
    |vpiFullName:work@mem_if.addr_sys
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@mem_if.we_mem), line:33:16, endln:33:22
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.we_mem), line:33:3, endln:33:8
      |vpiParent:
      \_LogicVar: (work@mem_if.we_mem), line:33:16, endln:33:22
      |vpiFullName:work@mem_if.we_mem
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:we_mem
    |vpiFullName:work@mem_if.we_mem
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@mem_if.ce_mem), line:34:16, endln:34:22
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.ce_mem), line:34:3, endln:34:8
      |vpiParent:
      \_LogicVar: (work@mem_if.ce_mem), line:34:16, endln:34:22
      |vpiFullName:work@mem_if.ce_mem
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:ce_mem
    |vpiFullName:work@mem_if.ce_mem
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@mem_if.datao_mem), line:35:16, endln:35:25
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.datao_mem), line:35:3, endln:35:15
      |vpiParent:
      \_LogicVar: (work@mem_if.datao_mem), line:35:16, endln:35:25
      |vpiFullName:work@mem_if.datao_mem
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:datao_mem
    |vpiFullName:work@mem_if.datao_mem
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@mem_if.datai_mem), line:36:16, endln:36:25
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.datai_mem), line:36:3, endln:36:15
      |vpiParent:
      \_LogicVar: (work@mem_if.datai_mem), line:36:16, endln:36:25
      |vpiFullName:work@mem_if.datai_mem
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:datai_mem
    |vpiFullName:work@mem_if.datai_mem
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@mem_if.addr_mem), line:37:16, endln:37:24
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.addr_mem), line:37:3, endln:37:15
      |vpiParent:
      \_LogicVar: (work@mem_if.addr_mem), line:37:16, endln:37:24
      |vpiFullName:work@mem_if.addr_mem
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:addr_mem
    |vpiFullName:work@mem_if.addr_mem
    |vpiRandType:1
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@mem_if.clk), line:26:30, endln:26:33
  |vpiReg:
  \_LogicVar: (work@mem_if.reset), line:27:16, endln:27:21
  |vpiReg:
  \_LogicVar: (work@mem_if.we_sys), line:28:16, endln:28:22
  |vpiReg:
  \_LogicVar: (work@mem_if.cmd_valid_sys), line:29:16, endln:29:29
  |vpiReg:
  \_LogicVar: (work@mem_if.ready_sys), line:30:16, endln:30:25
  |vpiReg:
  \_LogicVar: (work@mem_if.data_sys), line:31:16, endln:31:24
  |vpiReg:
  \_LogicVar: (work@mem_if.addr_sys), line:32:16, endln:32:24
  |vpiReg:
  \_LogicVar: (work@mem_if.we_mem), line:33:16, endln:33:22
  |vpiReg:
  \_LogicVar: (work@mem_if.ce_mem), line:34:16, endln:34:22
  |vpiReg:
  \_LogicVar: (work@mem_if.datao_mem), line:35:16, endln:35:25
  |vpiReg:
  \_LogicVar: (work@mem_if.datai_mem), line:36:16, endln:36:25
  |vpiReg:
  \_LogicVar: (work@mem_if.addr_mem), line:37:16, endln:37:24
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiRange:
    \_Range: , line:31:10, endln:31:15
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:31:11, endln:31:12
        |vpiParent:
        \_Range: , line:31:10, endln:31:15
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:31:13, endln:31:14
        |vpiParent:
        \_Range: , line:31:10, endln:31:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiRange:
    \_Range: , line:32:10, endln:32:15
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:32:11, endln:32:12
        |vpiParent:
        \_Range: , line:32:10, endln:32:15
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:32:13, endln:32:14
        |vpiParent:
        \_Range: , line:32:10, endln:32:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiRange:
    \_Range: , line:35:10, endln:35:15
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:35:11, endln:35:12
        |vpiParent:
        \_Range: , line:35:10, endln:35:15
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:35:13, endln:35:14
        |vpiParent:
        \_Range: , line:35:10, endln:35:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiRange:
    \_Range: , line:36:10, endln:36:15
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:36:11, endln:36:12
        |vpiParent:
        \_Range: , line:36:10, endln:36:15
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:36:13, endln:36:14
        |vpiParent:
        \_Range: , line:36:10, endln:36:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiRange:
    \_Range: , line:37:10, endln:37:15
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:37:11, endln:37:12
        |vpiParent:
        \_Range: , line:37:10, endln:37:15
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:37:13, endln:37:14
        |vpiParent:
        \_Range: , line:37:10, endln:37:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicVar: (work@mem_if.clk), line:26:30, endln:26:33
  |vpiImportTypespec:
  \_LogicVar: (work@mem_if.reset), line:27:16, endln:27:21
  |vpiImportTypespec:
  \_LogicVar: (work@mem_if.we_sys), line:28:16, endln:28:22
  |vpiImportTypespec:
  \_LogicVar: (work@mem_if.cmd_valid_sys), line:29:16, endln:29:29
  |vpiImportTypespec:
  \_LogicVar: (work@mem_if.ready_sys), line:30:16, endln:30:25
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicVar: (work@mem_if.data_sys), line:31:16, endln:31:24
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicVar: (work@mem_if.addr_sys), line:32:16, endln:32:24
  |vpiImportTypespec:
  \_LogicVar: (work@mem_if.we_mem), line:33:16, endln:33:22
  |vpiImportTypespec:
  \_LogicVar: (work@mem_if.ce_mem), line:34:16, endln:34:22
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicVar: (work@mem_if.datao_mem), line:35:16, endln:35:25
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicVar: (work@mem_if.datai_mem), line:36:16, endln:36:25
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicVar: (work@mem_if.addr_mem), line:37:16, endln:37:24
  |vpiImportTypespec:
  \_LogicNet: (work@mem_if.clk), line:26:30, endln:26:33
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiName:clk
    |vpiFullName:work@mem_if.clk
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@mem_if.reset), line:27:16, endln:27:21
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.reset), line:27:3, endln:27:8
      |vpiParent:
      \_LogicNet: (work@mem_if.reset), line:27:16, endln:27:21
      |vpiFullName:work@mem_if.reset
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:reset
    |vpiFullName:work@mem_if.reset
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@mem_if.we_sys), line:28:16, endln:28:22
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.we_sys), line:28:3, endln:28:8
      |vpiParent:
      \_LogicNet: (work@mem_if.we_sys), line:28:16, endln:28:22
      |vpiFullName:work@mem_if.we_sys
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:we_sys
    |vpiFullName:work@mem_if.we_sys
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@mem_if.cmd_valid_sys), line:29:16, endln:29:29
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.cmd_valid_sys), line:29:3, endln:29:8
      |vpiParent:
      \_LogicNet: (work@mem_if.cmd_valid_sys), line:29:16, endln:29:29
      |vpiFullName:work@mem_if.cmd_valid_sys
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:cmd_valid_sys
    |vpiFullName:work@mem_if.cmd_valid_sys
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@mem_if.ready_sys), line:30:16, endln:30:25
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.ready_sys), line:30:3, endln:30:8
      |vpiParent:
      \_LogicNet: (work@mem_if.ready_sys), line:30:16, endln:30:25
      |vpiFullName:work@mem_if.ready_sys
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:ready_sys
    |vpiFullName:work@mem_if.ready_sys
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@mem_if.data_sys), line:31:16, endln:31:24
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.data_sys), line:31:3, endln:31:15
      |vpiParent:
      \_LogicNet: (work@mem_if.data_sys), line:31:16, endln:31:24
      |vpiFullName:work@mem_if.data_sys
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:data_sys
    |vpiFullName:work@mem_if.data_sys
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@mem_if.addr_sys), line:32:16, endln:32:24
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.addr_sys), line:32:3, endln:32:15
      |vpiParent:
      \_LogicNet: (work@mem_if.addr_sys), line:32:16, endln:32:24
      |vpiFullName:work@mem_if.addr_sys
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:addr_sys
    |vpiFullName:work@mem_if.addr_sys
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@mem_if.we_mem), line:33:16, endln:33:22
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.we_mem), line:33:3, endln:33:8
      |vpiParent:
      \_LogicNet: (work@mem_if.we_mem), line:33:16, endln:33:22
      |vpiFullName:work@mem_if.we_mem
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:we_mem
    |vpiFullName:work@mem_if.we_mem
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@mem_if.ce_mem), line:34:16, endln:34:22
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.ce_mem), line:34:3, endln:34:8
      |vpiParent:
      \_LogicNet: (work@mem_if.ce_mem), line:34:16, endln:34:22
      |vpiFullName:work@mem_if.ce_mem
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:ce_mem
    |vpiFullName:work@mem_if.ce_mem
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@mem_if.datao_mem), line:35:16, endln:35:25
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.datao_mem), line:35:3, endln:35:15
      |vpiParent:
      \_LogicNet: (work@mem_if.datao_mem), line:35:16, endln:35:25
      |vpiFullName:work@mem_if.datao_mem
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:datao_mem
    |vpiFullName:work@mem_if.datao_mem
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@mem_if.datai_mem), line:36:16, endln:36:25
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.datai_mem), line:36:3, endln:36:15
      |vpiParent:
      \_LogicNet: (work@mem_if.datai_mem), line:36:16, endln:36:25
      |vpiFullName:work@mem_if.datai_mem
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:datai_mem
    |vpiFullName:work@mem_if.datai_mem
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@mem_if.addr_mem), line:37:16, endln:37:24
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.addr_mem), line:37:3, endln:37:15
      |vpiParent:
      \_LogicNet: (work@mem_if.addr_mem), line:37:16, endln:37:24
      |vpiFullName:work@mem_if.addr_mem
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:addr_mem
    |vpiFullName:work@mem_if.addr_mem
    |vpiNetType:36
  |vpiDefName:work@mem_if
  |vpiNet:
  \_LogicNet: (work@mem_if.clk), line:26:30, endln:26:33
  |vpiNet:
  \_LogicNet: (work@mem_if.reset), line:27:16, endln:27:21
  |vpiNet:
  \_LogicNet: (work@mem_if.we_sys), line:28:16, endln:28:22
  |vpiNet:
  \_LogicNet: (work@mem_if.cmd_valid_sys), line:29:16, endln:29:29
  |vpiNet:
  \_LogicNet: (work@mem_if.ready_sys), line:30:16, endln:30:25
  |vpiNet:
  \_LogicNet: (work@mem_if.data_sys), line:31:16, endln:31:24
  |vpiNet:
  \_LogicNet: (work@mem_if.addr_sys), line:32:16, endln:32:24
  |vpiNet:
  \_LogicNet: (work@mem_if.we_mem), line:33:16, endln:33:22
  |vpiNet:
  \_LogicNet: (work@mem_if.ce_mem), line:34:16, endln:34:22
  |vpiNet:
  \_LogicNet: (work@mem_if.datao_mem), line:35:16, endln:35:25
  |vpiNet:
  \_LogicNet: (work@mem_if.datai_mem), line:36:16, endln:36:25
  |vpiNet:
  \_LogicNet: (work@mem_if.addr_mem), line:37:16, endln:37:24
  |vpiModport:
  \_Modport: (work@mem_if.system), line:41:12, endln:44:55
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiName:
    \_Identifier: (work@mem_if.system)
      |vpiParent:
      \_Modport: (work@mem_if.system), line:41:12, endln:44:55
      |vpiName:work@mem_if.system
    |vpiIODecl:
    \_IODecl: (clk), line:41:26, endln:41:29
      |vpiParent:
      \_Modport: (work@mem_if.system), line:41:12, endln:44:55
      |vpiDirection:1
      |vpiName:clk
    |vpiIODecl:
    \_IODecl: (reset), line:41:30, endln:41:35
      |vpiParent:
      \_Modport: (work@mem_if.system), line:41:12, endln:44:55
      |vpiDirection:1
      |vpiName:reset
    |vpiIODecl:
    \_IODecl: (we_sys), line:41:36, endln:41:42
      |vpiParent:
      \_Modport: (work@mem_if.system), line:41:12, endln:44:55
      |vpiDirection:1
      |vpiName:we_sys
    |vpiIODecl:
    \_IODecl: (cmd_valid_sys), line:41:44, endln:41:57
      |vpiParent:
      \_Modport: (work@mem_if.system), line:41:12, endln:44:55
      |vpiDirection:1
      |vpiName:cmd_valid_sys
    |vpiIODecl:
    \_IODecl: (addr_sys), line:42:20, endln:42:28
      |vpiParent:
      \_Modport: (work@mem_if.system), line:41:12, endln:44:55
      |vpiDirection:1
      |vpiName:addr_sys
    |vpiIODecl:
    \_IODecl: (datao_mem), line:42:30, endln:42:39
      |vpiParent:
      \_Modport: (work@mem_if.system), line:41:12, endln:44:55
      |vpiDirection:1
      |vpiName:datao_mem
    |vpiIODecl:
    \_IODecl: (we_mem), line:43:27, endln:43:33
      |vpiParent:
      \_Modport: (work@mem_if.system), line:41:12, endln:44:55
      |vpiDirection:2
      |vpiName:we_mem
    |vpiIODecl:
    \_IODecl: (ce_mem), line:43:35, endln:43:41
      |vpiParent:
      \_Modport: (work@mem_if.system), line:41:12, endln:44:55
      |vpiDirection:2
      |vpiName:ce_mem
    |vpiIODecl:
    \_IODecl: (addr_mem), line:43:43, endln:43:51
      |vpiParent:
      \_Modport: (work@mem_if.system), line:41:12, endln:44:55
      |vpiDirection:2
      |vpiName:addr_mem
    |vpiIODecl:
    \_IODecl: (datai_mem), line:44:20, endln:44:29
      |vpiParent:
      \_Modport: (work@mem_if.system), line:41:12, endln:44:55
      |vpiDirection:2
      |vpiName:datai_mem
    |vpiIODecl:
    \_IODecl: (ready_sys), line:44:31, endln:44:40
      |vpiParent:
      \_Modport: (work@mem_if.system), line:41:12, endln:44:55
      |vpiDirection:2
      |vpiName:ready_sys
    |vpiIODecl:
    \_IODecl: (data_sys), line:44:46, endln:44:54
      |vpiParent:
      \_Modport: (work@mem_if.system), line:41:12, endln:44:55
      |vpiDirection:3
      |vpiName:data_sys
    |vpiInterface:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
  |vpiModport:
  \_Modport: (work@mem_if.memory), line:48:12, endln:49:58
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiName:
    \_Identifier: (work@mem_if.memory)
      |vpiParent:
      \_Modport: (work@mem_if.memory), line:48:12, endln:49:58
      |vpiName:work@mem_if.memory
    |vpiIODecl:
    \_IODecl: (clk), line:48:26, endln:48:29
      |vpiParent:
      \_Modport: (work@mem_if.memory), line:48:12, endln:49:58
      |vpiDirection:1
      |vpiName:clk
    |vpiIODecl:
    \_IODecl: (reset), line:48:30, endln:48:35
      |vpiParent:
      \_Modport: (work@mem_if.memory), line:48:12, endln:49:58
      |vpiDirection:1
      |vpiName:reset
    |vpiIODecl:
    \_IODecl: (we_mem), line:48:36, endln:48:42
      |vpiParent:
      \_Modport: (work@mem_if.memory), line:48:12, endln:49:58
      |vpiDirection:1
      |vpiName:we_mem
    |vpiIODecl:
    \_IODecl: (ce_mem), line:48:44, endln:48:50
      |vpiParent:
      \_Modport: (work@mem_if.memory), line:48:12, endln:49:58
      |vpiDirection:1
      |vpiName:ce_mem
    |vpiIODecl:
    \_IODecl: (addr_mem), line:49:20, endln:49:28
      |vpiParent:
      \_Modport: (work@mem_if.memory), line:48:12, endln:49:58
      |vpiDirection:1
      |vpiName:addr_mem
    |vpiIODecl:
    \_IODecl: (datai_mem), line:49:30, endln:49:39
      |vpiParent:
      \_Modport: (work@mem_if.memory), line:48:12, endln:49:58
      |vpiDirection:1
      |vpiName:datai_mem
    |vpiIODecl:
    \_IODecl: (datao_mem), line:49:48, endln:49:57
      |vpiParent:
      \_Modport: (work@mem_if.memory), line:48:12, endln:49:58
      |vpiDirection:2
      |vpiName:datao_mem
    |vpiInterface:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
  |vpiModport:
  \_Modport: (work@mem_if.tb), line:53:12, endln:55:28
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiName:
    \_Identifier: (work@mem_if.tb)
      |vpiParent:
      \_Modport: (work@mem_if.tb), line:53:12, endln:55:28
      |vpiName:work@mem_if.tb
    |vpiIODecl:
    \_IODecl: (clk), line:53:22, endln:53:25
      |vpiParent:
      \_Modport: (work@mem_if.tb), line:53:12, endln:55:28
      |vpiDirection:1
      |vpiName:clk
    |vpiIODecl:
    \_IODecl: (ready_sys), line:53:27, endln:53:36
      |vpiParent:
      \_Modport: (work@mem_if.tb), line:53:12, endln:55:28
      |vpiDirection:1
      |vpiName:ready_sys
    |vpiIODecl:
    \_IODecl: (reset), line:54:23, endln:54:28
      |vpiParent:
      \_Modport: (work@mem_if.tb), line:53:12, endln:55:28
      |vpiDirection:2
      |vpiName:reset
    |vpiIODecl:
    \_IODecl: (we_sys), line:54:29, endln:54:35
      |vpiParent:
      \_Modport: (work@mem_if.tb), line:53:12, endln:55:28
      |vpiDirection:2
      |vpiName:we_sys
    |vpiIODecl:
    \_IODecl: (cmd_valid_sys), line:54:37, endln:54:50
      |vpiParent:
      \_Modport: (work@mem_if.tb), line:53:12, endln:55:28
      |vpiDirection:2
      |vpiName:cmd_valid_sys
    |vpiIODecl:
    \_IODecl: (addr_sys), line:54:52, endln:54:60
      |vpiParent:
      \_Modport: (work@mem_if.tb), line:53:12, endln:55:28
      |vpiDirection:2
      |vpiName:addr_sys
    |vpiIODecl:
    \_IODecl: (data_sys), line:55:19, endln:55:27
      |vpiParent:
      \_Modport: (work@mem_if.tb), line:53:12, endln:55:28
      |vpiDirection:3
      |vpiName:data_sys
    |vpiInterface:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
  |vpiPort:
  \_Port: (clk), line:26:30, endln:26:33
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@mem_if.clk.clk), line:26:30, endln:26:33
      |vpiParent:
      \_Port: (clk), line:26:30, endln:26:33
      |vpiName:clk
      |vpiFullName:work@mem_if.clk.clk
      |vpiActual:
      \_LogicNet: (work@mem_if.clk), line:26:30, endln:26:33
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.clk), line:26:25, endln:26:29
      |vpiParent:
      \_Port: (clk), line:26:30, endln:26:33
      |vpiFullName:work@mem_if.clk
      |vpiActual:
      \_LogicTypespec: 
|vpiAllInterfaces:
\_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@mem_interface)
    |vpiParent:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
    |vpiName:work@mem_interface
  |vpiVariables:
  \_BitVar: (work@mem_interface.clock), line:1:35, endln:1:40
    |vpiParent:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
    |vpiTypespec:
    \_RefTypespec: (work@mem_interface.clock), line:1:31, endln:1:34
      |vpiParent:
      \_BitVar: (work@mem_interface.clock), line:1:35, endln:1:40
      |vpiFullName:work@mem_interface.clock
      |vpiActual:
      \_BitTypespec: 
    |vpiName:clock
    |vpiFullName:work@mem_interface.clock
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@mem_interface.mem_data), line:6:15, endln:6:23
    |vpiParent:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
    |vpiTypespec:
    \_RefTypespec: (work@mem_interface.mem_data), line:6:4, endln:6:8
      |vpiParent:
      \_LogicVar: (work@mem_interface.mem_data), line:6:15, endln:6:23
      |vpiFullName:work@mem_interface.mem_data
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:mem_data
    |vpiFullName:work@mem_interface.mem_data
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@mem_interface.mem_add), line:7:15, endln:7:22
    |vpiParent:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
    |vpiTypespec:
    \_RefTypespec: (work@mem_interface.mem_add), line:7:4, endln:7:8
      |vpiParent:
      \_LogicVar: (work@mem_interface.mem_add), line:7:15, endln:7:22
      |vpiFullName:work@mem_interface.mem_add
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:mem_add
    |vpiFullName:work@mem_interface.mem_add
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@mem_interface.mem_en), line:8:15, endln:8:21
    |vpiParent:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
    |vpiTypespec:
    \_RefTypespec: (work@mem_interface.mem_en), line:8:4, endln:8:8
      |vpiParent:
      \_LogicVar: (work@mem_interface.mem_en), line:8:15, endln:8:21
      |vpiFullName:work@mem_interface.mem_en
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:mem_en
    |vpiFullName:work@mem_interface.mem_en
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@mem_interface.mem_rd_wr), line:9:15, endln:9:24
    |vpiParent:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
    |vpiTypespec:
    \_RefTypespec: (work@mem_interface.mem_rd_wr), line:9:4, endln:9:8
      |vpiParent:
      \_LogicVar: (work@mem_interface.mem_rd_wr), line:9:15, endln:9:24
      |vpiFullName:work@mem_interface.mem_rd_wr
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:mem_rd_wr
    |vpiFullName:work@mem_interface.mem_rd_wr
    |vpiRandType:1
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@mem_interface.mem_data), line:6:15, endln:6:23
  |vpiReg:
  \_LogicVar: (work@mem_interface.mem_add), line:7:15, endln:7:22
  |vpiReg:
  \_LogicVar: (work@mem_interface.mem_en), line:8:15, endln:8:21
  |vpiReg:
  \_LogicVar: (work@mem_interface.mem_rd_wr), line:9:15, endln:9:24
  |vpiParameter:
  \_Parameter: (work@mem_interface.setup_time), line:3:14, endln:3:30
    |vpiParent:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
    |UINT:5000000
    |vpiName:setup_time
    |vpiFullName:work@mem_interface.setup_time
  |vpiParameter:
  \_Parameter: (work@mem_interface.hold_time), line:4:14, endln:4:29
    |vpiParent:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
    |UINT:3000000
    |vpiName:hold_time
    |vpiFullName:work@mem_interface.hold_time
  |vpiParamAssign:
  \_ParamAssign: , line:3:14, endln:3:30
    |vpiParent:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
    |vpiRhs:
    \_Constant: , line:3:27, endln:3:30
      |vpiParent:
      \_ParamAssign: , line:3:14, endln:3:30
      |vpiSize:64
      |UINT:5000000
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@mem_interface.setup_time), line:3:14, endln:3:30
  |vpiParamAssign:
  \_ParamAssign: , line:4:14, endln:4:29
    |vpiParent:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
    |vpiRhs:
    \_Constant: , line:4:26, endln:4:29
      |vpiParent:
      \_ParamAssign: , line:4:14, endln:4:29
      |vpiSize:64
      |UINT:3000000
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@mem_interface.hold_time), line:4:14, endln:4:29
  |vpiInternalScope:
  \_ClockingBlock: (work@mem_interface.cb), line:11:4, endln:17:18
    |vpiParent:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
    |vpiName:
    \_Identifier: (cb)
      |vpiParent:
      \_ClockingBlock: (work@mem_interface.cb), line:11:4, endln:17:18
      |vpiName:cb
    |vpiFullName:work@mem_interface.cb
    |vpiInputSkew:
    \_DelayControl: , line:12:21, endln:12:32
      |vpiParent:
      \_ClockingBlock: (work@mem_interface.cb), line:11:4, endln:17:18
    |vpiOutputSkew:
    \_DelayControl: , line:12:40, endln:12:50
      |vpiParent:
      \_ClockingBlock: (work@mem_interface.cb), line:11:4, endln:17:18
    |vpiClockingEvent:
    \_EventControl: , line:11:15, endln:11:31
      |vpiParent:
      \_ClockingBlock: (work@mem_interface.cb), line:11:4, endln:17:18
      |vpiCondition:
      \_Operation: , line:11:17, endln:11:30
        |vpiParent:
        \_EventControl: , line:11:15, endln:11:31
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@mem_interface.cb.clock), line:11:25, endln:11:30
          |vpiParent:
          \_Operation: , line:11:17, endln:11:30
          |vpiName:clock
          |vpiFullName:work@mem_interface.cb.clock
          |vpiActual:
          \_Port: (clock), line:1:35, endln:1:40
    |vpiClockingIODecl:
    \_ClockingIODecl: (mem_data), line:13:18, endln:13:26
      |vpiParent:
      \_ClockingBlock: (work@mem_interface.cb), line:11:4, endln:17:18
      |vpiDirection:2
      |vpiName:
      \_Identifier: (mem_data)
        |vpiParent:
        \_ClockingIODecl: (mem_data), line:13:18, endln:13:26
        |vpiName:mem_data
    |vpiClockingIODecl:
    \_ClockingIODecl: (mem_add), line:14:19, endln:14:26
      |vpiParent:
      \_ClockingBlock: (work@mem_interface.cb), line:11:4, endln:17:18
      |vpiDirection:2
      |vpiName:
      \_Identifier: (mem_add)
        |vpiParent:
        \_ClockingIODecl: (mem_add), line:14:19, endln:14:26
        |vpiName:mem_add
    |vpiClockingIODecl:
    \_ClockingIODecl: (mem_en), line:15:14, endln:15:20
      |vpiParent:
      \_ClockingBlock: (work@mem_interface.cb), line:11:4, endln:17:18
      |vpiDirection:2
      |vpiName:
      \_Identifier: (mem_en)
        |vpiParent:
        \_ClockingIODecl: (mem_en), line:15:14, endln:15:20
        |vpiName:mem_en
    |vpiClockingIODecl:
    \_ClockingIODecl: (mem_rd_wr), line:16:14, endln:16:23
      |vpiParent:
      \_ClockingBlock: (work@mem_interface.cb), line:11:4, endln:17:18
      |vpiDirection:2
      |vpiName:
      \_Identifier: (mem_rd_wr)
        |vpiParent:
        \_ClockingIODecl: (mem_rd_wr), line:16:14, endln:16:23
        |vpiName:mem_rd_wr
  |vpiTypedef:
  \_BitTypespec: 
    |vpiParent:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
    |vpiRange:
    \_Range: , line:6:9, endln:6:14
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:6:10, endln:6:11
        |vpiParent:
        \_Range: , line:6:9, endln:6:14
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:12, endln:6:13
        |vpiParent:
        \_Range: , line:6:9, endln:6:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
    |vpiRange:
    \_Range: , line:7:9, endln:7:14
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:7:10, endln:7:11
        |vpiParent:
        \_Range: , line:7:9, endln:7:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:7:12, endln:7:13
        |vpiParent:
        \_Range: , line:7:9, endln:7:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_BitVar: (work@mem_interface.clock), line:1:35, endln:1:40
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicVar: (work@mem_interface.mem_data), line:6:15, endln:6:23
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicVar: (work@mem_interface.mem_add), line:7:15, endln:7:22
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicVar: (work@mem_interface.mem_en), line:8:15, endln:8:21
  |vpiImportTypespec:
  \_LogicVar: (work@mem_interface.mem_rd_wr), line:9:15, endln:9:24
  |vpiImportTypespec:
  \_LogicNet: (work@mem_interface.clock), line:1:35, endln:1:40
    |vpiParent:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
    |vpiName:clock
    |vpiFullName:work@mem_interface.clock
  |vpiImportTypespec:
  \_LogicNet: (work@mem_interface.mem_data), line:6:15, endln:6:23
    |vpiParent:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
    |vpiTypespec:
    \_RefTypespec: (work@mem_interface.mem_data), line:6:4, endln:6:8
      |vpiParent:
      \_LogicNet: (work@mem_interface.mem_data), line:6:15, endln:6:23
      |vpiFullName:work@mem_interface.mem_data
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:mem_data
    |vpiFullName:work@mem_interface.mem_data
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@mem_interface.mem_add), line:7:15, endln:7:22
    |vpiParent:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
    |vpiTypespec:
    \_RefTypespec: (work@mem_interface.mem_add), line:7:4, endln:7:8
      |vpiParent:
      \_LogicNet: (work@mem_interface.mem_add), line:7:15, endln:7:22
      |vpiFullName:work@mem_interface.mem_add
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:mem_add
    |vpiFullName:work@mem_interface.mem_add
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@mem_interface.mem_en), line:8:15, endln:8:21
    |vpiParent:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
    |vpiTypespec:
    \_RefTypespec: (work@mem_interface.mem_en), line:8:4, endln:8:8
      |vpiParent:
      \_LogicNet: (work@mem_interface.mem_en), line:8:15, endln:8:21
      |vpiFullName:work@mem_interface.mem_en
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:mem_en
    |vpiFullName:work@mem_interface.mem_en
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@mem_interface.mem_rd_wr), line:9:15, endln:9:24
    |vpiParent:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
    |vpiTypespec:
    \_RefTypespec: (work@mem_interface.mem_rd_wr), line:9:4, endln:9:8
      |vpiParent:
      \_LogicNet: (work@mem_interface.mem_rd_wr), line:9:15, endln:9:24
      |vpiFullName:work@mem_interface.mem_rd_wr
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:mem_rd_wr
    |vpiFullName:work@mem_interface.mem_rd_wr
    |vpiNetType:1
  |vpiDefName:work@mem_interface
  |vpiNet:
  \_LogicNet: (work@mem_interface.clock), line:1:35, endln:1:40
  |vpiNet:
  \_LogicNet: (work@mem_interface.mem_data), line:6:15, endln:6:23
  |vpiNet:
  \_LogicNet: (work@mem_interface.mem_add), line:7:15, endln:7:22
  |vpiNet:
  \_LogicNet: (work@mem_interface.mem_en), line:8:15, endln:8:21
  |vpiNet:
  \_LogicNet: (work@mem_interface.mem_rd_wr), line:9:15, endln:9:24
  |vpiModport:
  \_Modport: (work@mem_interface.MEM), line:19:12, endln:19:40
    |vpiParent:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
    |vpiName:
    \_Identifier: (work@mem_interface.MEM)
      |vpiParent:
      \_Modport: (work@mem_interface.MEM), line:19:12, endln:19:40
      |vpiName:work@mem_interface.MEM
    |vpiIODecl:
    \_IODecl: (clock), line:19:34, endln:19:39
      |vpiParent:
      \_Modport: (work@mem_interface.MEM), line:19:12, endln:19:40
      |vpiDirection:1
      |vpiName:clock
    |vpiInterface:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
  |vpiClockingBlock:
  \_ClockingBlock: (work@mem_interface.cb), line:11:4, endln:17:18
  |vpiPort:
  \_Port: (clock), line:1:35, endln:1:40
    |vpiParent:
    \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
    |vpiName:clock
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@mem_interface.clock.clock), line:1:35, endln:1:40
      |vpiParent:
      \_Port: (clock), line:1:35, endln:1:40
      |vpiName:clock
      |vpiFullName:work@mem_interface.clock.clock
      |vpiActual:
      \_LogicNet: (work@mem_interface.clock), line:1:35, endln:1:40
    |vpiTypespec:
    \_RefTypespec: (work@mem_interface.clock), line:1:31, endln:1:34
      |vpiParent:
      \_Port: (clock), line:1:35, endln:1:40
      |vpiFullName:work@mem_interface.clock
      |vpiActual:
      \_BitTypespec: 
  |vpiEndLabel:mem_interface
|vpiAllPrograms:
\_Program: work@test (work@test), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:99:1, endln:107:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@test)
    |vpiParent:
    \_Program: work@test (work@test), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:99:1, endln:107:11
    |vpiName:work@test
  |vpiTypedef:
  \_InterfaceTypespec: (work@mem_if.tb), line:99:21, endln:99:23
    |vpiParent:
    \_Program: work@test (work@test), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:99:1, endln:107:11
    |vpiName:
    \_Identifier: (work@mem_if.tb)
      |vpiParent:
      \_InterfaceTypespec: (work@mem_if.tb), line:99:21, endln:99:23
      |vpiName:work@mem_if.tb
    |vpiModport:
    \_Modport: (work@mem_if.tb), line:53:12, endln:55:28
    |vpiInterface:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
  |vpiImportTypespec:
  \_InterfaceTypespec: (work@mem_if.tb), line:99:21, endln:99:23
  |vpiDefName:work@test
  |vpiProcess:
  \_Initial: , line:101:4, endln:105:7
    |vpiParent:
    \_Program: work@test (work@test), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:99:1, endln:107:11
    |vpiStmt:
    \_Begin: (work@test), line:101:12, endln:105:7
      |vpiParent:
      \_Initial: , line:101:4, endln:105:7
      |vpiFullName:work@test
      |vpiStmt:
      \_Assignment: , line:102:7, endln:102:21
        |vpiParent:
        \_Begin: (work@test), line:101:12, endln:105:7
        |vpiOpType:82
        |vpiRhs:
        \_Constant: , line:102:20, endln:102:21
          |vpiParent:
          \_Assignment: , line:102:7, endln:102:21
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_HierPath: (tif.reset), line:102:10, endln:102:16
          |vpiParent:
          \_Assignment: , line:102:7, endln:102:21
          |vpiActual:
          \_RefObj: (tif), line:102:10, endln:102:16
            |vpiParent:
            \_HierPath: (tif.reset), line:102:10, endln:102:16
            |vpiName:tif
            |vpiActual:
            \_Port: (tif), line:99:24, endln:99:27
          |vpiActual:
          \_RefObj: (reset), line:102:11, endln:102:16
            |vpiParent:
            \_HierPath: (tif.reset), line:102:10, endln:102:16
            |vpiName:reset
            |vpiActual:
            \_LogicNet: (work@mem_if.reset), line:27:16, endln:27:21
          |vpiName:tif.reset
      |vpiStmt:
      \_DelayControl: , line:104:7, endln:104:18
        |vpiParent:
        \_Begin: (work@test), line:101:12, endln:105:7
        |#10
        |vpiStmt:
        \_SysFuncCall: ($finish), line:104:11, endln:104:18
          |vpiParent:
          \_DelayControl: , line:104:7, endln:104:18
          |vpiName:
          \_Identifier: ($finish)
            |vpiParent:
            \_SysFuncCall: ($finish), line:104:11, endln:104:18
            |vpiName:$finish
  |vpiPort:
  \_Port: (tif), line:99:24, endln:99:27
    |vpiParent:
    \_Program: work@test (work@test), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:99:1, endln:107:11
    |vpiName:tif
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@test.tif.work@mem_if.tb), line:99:14, endln:99:20
      |vpiParent:
      \_Port: (tif), line:99:24, endln:99:27
      |vpiName:work@mem_if.tb
      |vpiFullName:work@test.tif.work@mem_if.tb
      |vpiActual:
      \_InterfaceTypespec: (work@mem_if.tb), line:99:21, endln:99:23
|vpiAllModules:
\_Module: work@interface_modports (work@interface_modports), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:112:1, endln:124:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@interface_modports)
    |vpiParent:
    \_Module: work@interface_modports (work@interface_modports), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:112:1, endln:124:10
    |vpiName:work@interface_modports
  |vpiTypedef:
  \_InterfaceTypespec: (mem_if)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:
    \_Identifier: (mem_if)
      |vpiParent:
      \_InterfaceTypespec: (mem_if)
      |vpiName:mem_if
    |vpiInterface:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
  |vpiTypedef:
  \_ModuleTypespec: (memory_ctrl)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:memory_ctrl
    |vpiModule:
    \_Module: work@memory_ctrl (work@memory_ctrl), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:87:1, endln:94:10
  |vpiTypedef:
  \_ModuleTypespec: (memory_model)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:memory_model
    |vpiModule:
    \_Module: work@memory_model (work@memory_model), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:62:1, endln:82:10
  |vpiTypedef:
  \_ProgramTypespec: (test)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:test
    |vpiProgram:
    \_Program: work@test (work@test), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:99:1, endln:107:11
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@interface_modports (work@interface_modports), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:112:1, endln:124:10
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@interface_modports.clk), line:114:7, endln:114:10
    |vpiParent:
    \_Module: work@interface_modports (work@interface_modports), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:112:1, endln:124:10
    |vpiTypespec:
    \_RefTypespec: (work@interface_modports.clk), line:114:1, endln:114:6
      |vpiParent:
      \_LogicNet: (work@interface_modports.clk), line:114:7, endln:114:10
      |vpiFullName:work@interface_modports.clk
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:clk
    |vpiFullName:work@interface_modports.clk
    |vpiNetType:36
  |vpiDefName:work@interface_modports
  |vpiNet:
  \_LogicNet: (work@interface_modports.clk), line:114:7, endln:114:10
  |vpiProcess:
  \_Always: , line:115:1, endln:115:18
    |vpiParent:
    \_Module: work@interface_modports (work@interface_modports), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:112:1, endln:124:10
    |vpiStmt:
    \_DelayControl: , line:115:8, endln:115:17
      |vpiParent:
      \_Always: , line:115:1, endln:115:18
      |#10
      |vpiStmt:
      \_Operation: , line:115:12, endln:115:17
        |vpiParent:
        \_DelayControl: , line:115:8, endln:115:17
        |vpiOpType:62
        |vpiOperand:
        \_RefObj: (work@interface_modports.clk), line:115:12, endln:115:15
          |vpiParent:
          \_Operation: , line:115:12, endln:115:17
          |vpiName:clk
          |vpiFullName:work@interface_modports.clk
          |vpiActual:
          \_LogicNet: (work@interface_modports.clk), line:114:7, endln:114:10
    |vpiAlwaysType:1
  |vpiRefModule:
  \_RefModule: work@mem_if (miff), line:119:1, endln:119:7
    |vpiParent:
    \_Module: work@interface_modports (work@interface_modports), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:112:1, endln:124:10
    |vpiName:miff
    |vpiDefName:work@mem_if
    |vpiActual:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
    |vpiPort:
    \_Port: (clk), line:119:13, endln:119:16
      |vpiParent:
      \_RefModule: work@mem_if (miff), line:119:1, endln:119:7
      |vpiName:clk
      |vpiHighConn:
      \_RefObj: (work@interface_modports.miff.clk.clk), line:119:13, endln:119:16
        |vpiParent:
        \_Port: (clk), line:119:13, endln:119:16
        |vpiName:clk
        |vpiFullName:work@interface_modports.miff.clk.clk
        |vpiActual:
        \_LogicNet: (work@interface_modports.clk), line:114:7, endln:114:10
  |vpiRefModule:
  \_RefModule: work@memory_ctrl (U_ctrl), line:120:1, endln:120:12
    |vpiParent:
    \_Module: work@interface_modports (work@interface_modports), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:112:1, endln:124:10
    |vpiName:U_ctrl
    |vpiDefName:work@memory_ctrl
    |vpiActual:
    \_Module: work@memory_ctrl (work@memory_ctrl), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:87:1, endln:94:10
    |vpiPort:
    \_Port: (miff), line:120:20, endln:120:24
      |vpiParent:
      \_RefModule: work@memory_ctrl (U_ctrl), line:120:1, endln:120:12
      |vpiName:miff
      |vpiHighConn:
      \_RefObj: (work@interface_modports.U_ctrl.miff.miff), line:120:20, endln:120:24
        |vpiParent:
        \_Port: (miff), line:120:20, endln:120:24
        |vpiName:miff
        |vpiFullName:work@interface_modports.U_ctrl.miff.miff
        |vpiActual:
        \_RefModule: work@mem_if (miff), line:119:1, endln:119:7
  |vpiRefModule:
  \_RefModule: work@memory_model (U_model), line:121:1, endln:121:13
    |vpiParent:
    \_Module: work@interface_modports (work@interface_modports), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:112:1, endln:124:10
    |vpiName:U_model
    |vpiDefName:work@memory_model
    |vpiActual:
    \_Module: work@memory_model (work@memory_model), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:62:1, endln:82:10
    |vpiPort:
    \_Port: (miff), line:121:22, endln:121:26
      |vpiParent:
      \_RefModule: work@memory_model (U_model), line:121:1, endln:121:13
      |vpiName:miff
      |vpiHighConn:
      \_RefObj: (work@interface_modports.U_model.miff.miff), line:121:22, endln:121:26
        |vpiParent:
        \_Port: (miff), line:121:22, endln:121:26
        |vpiName:miff
        |vpiFullName:work@interface_modports.U_model.miff.miff
        |vpiActual:
        \_RefModule: work@mem_if (miff), line:119:1, endln:119:7
  |vpiRefModule:
  \_RefModule: work@test (U_test), line:122:1, endln:122:5
    |vpiParent:
    \_Module: work@interface_modports (work@interface_modports), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:112:1, endln:124:10
    |vpiName:U_test
    |vpiDefName:work@test
    |vpiActual:
    \_Program: work@test (work@test), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:99:1, endln:107:11
    |vpiPort:
    \_Port: (miff), line:122:15, endln:122:19
      |vpiParent:
      \_RefModule: work@test (U_test), line:122:1, endln:122:5
      |vpiName:miff
      |vpiHighConn:
      \_RefObj: (work@interface_modports.U_test.miff.miff), line:122:15, endln:122:19
        |vpiParent:
        \_Port: (miff), line:122:15, endln:122:19
        |vpiName:miff
        |vpiFullName:work@interface_modports.U_test.miff.miff
        |vpiActual:
        \_RefModule: work@mem_if (miff), line:119:1, endln:119:7
|vpiAllModules:
\_Module: work@memory_ctrl (work@memory_ctrl), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:87:1, endln:94:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@memory_ctrl)
    |vpiParent:
    \_Module: work@memory_ctrl (work@memory_ctrl), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:87:1, endln:94:10
    |vpiName:work@memory_ctrl
  |vpiTypedef:
  \_EnumTypespec: , line:89:10, endln:89:43
    |vpiParent:
    \_Module: work@memory_ctrl (work@memory_ctrl), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:87:1, endln:94:10
    |vpiEnumConst:
    \_EnumConst: (IDLE), line:89:16, endln:89:20
      |vpiParent:
      \_EnumTypespec: , line:89:10, endln:89:43
      |vpiName:IDLE
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_EnumConst: (WRITE), line:89:21, endln:89:26
      |vpiParent:
      \_EnumTypespec: , line:89:10, endln:89:43
      |vpiName:WRITE
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_EnumConst: (READ), line:89:27, endln:89:31
      |vpiParent:
      \_EnumTypespec: , line:89:10, endln:89:43
      |vpiName:READ
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_EnumConst: (DONE), line:89:32, endln:89:36
      |vpiParent:
      \_EnumTypespec: , line:89:10, endln:89:43
      |vpiName:DONE
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
  |vpiTypedef:
  \_TypedefTypespec: (fsm_t), line:89:38, endln:89:43
    |vpiParent:
    \_Module: work@memory_ctrl (work@memory_ctrl), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:87:1, endln:94:10
    |vpiName:
    \_Identifier: (fsm_t)
      |vpiParent:
      \_TypedefTypespec: (fsm_t), line:89:38, endln:89:43
      |vpiName:fsm_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@memory_ctrl.fsm_t), line:89:10, endln:89:37
      |vpiParent:
      \_TypedefTypespec: (fsm_t), line:89:38, endln:89:43
      |vpiFullName:work@memory_ctrl.fsm_t
      |vpiActual:
      \_EnumTypespec: , line:89:10, endln:89:43
  |vpiTypedef:
  \_InterfaceTypespec: (work@mem_if.system), line:87:28, endln:87:34
    |vpiParent:
    \_Module: work@memory_ctrl (work@memory_ctrl), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:87:1, endln:94:10
    |vpiName:
    \_Identifier: (work@mem_if.system)
      |vpiParent:
      \_InterfaceTypespec: (work@mem_if.system), line:87:28, endln:87:34
      |vpiName:work@mem_if.system
    |vpiModport:
    \_Modport: (work@mem_if.system), line:41:12, endln:44:55
    |vpiInterface:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
  |vpiImportTypespec:
  \_EnumTypespec: , line:89:10, endln:89:43
  |vpiImportTypespec:
  \_TypedefTypespec: (fsm_t), line:89:38, endln:89:43
  |vpiImportTypespec:
  \_EnumNet: (work@memory_ctrl.state), line:91:7, endln:91:12
    |vpiParent:
    \_Module: work@memory_ctrl (work@memory_ctrl), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:87:1, endln:94:10
    |vpiTypespec:
    \_RefTypespec: (work@memory_ctrl.state.fsm_t), line:91:1, endln:91:6
      |vpiParent:
      \_EnumNet: (work@memory_ctrl.state), line:91:7, endln:91:12
      |vpiName:fsm_t
      |vpiFullName:work@memory_ctrl.state.fsm_t
      |vpiActual:
      \_TypedefTypespec: (fsm_t), line:89:38, endln:89:43
    |vpiName:state
    |vpiFullName:work@memory_ctrl.state
  |vpiImportTypespec:
  \_InterfaceTypespec: (work@mem_if.system), line:87:28, endln:87:34
  |vpiDefName:work@memory_ctrl
  |vpiNet:
  \_EnumNet: (work@memory_ctrl.state), line:91:7, endln:91:12
  |vpiPort:
  \_Port: (sif), line:87:35, endln:87:38
    |vpiParent:
    \_Module: work@memory_ctrl (work@memory_ctrl), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:87:1, endln:94:10
    |vpiName:sif
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@memory_ctrl.sif.work@mem_if.system), line:87:21, endln:87:27
      |vpiParent:
      \_Port: (sif), line:87:35, endln:87:38
      |vpiName:work@mem_if.system
      |vpiFullName:work@memory_ctrl.sif.work@mem_if.system
      |vpiActual:
      \_InterfaceTypespec: (work@mem_if.system), line:87:28, endln:87:34
|vpiAllModules:
\_Module: work@memory_model (work@memory_model), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:62:1, endln:82:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@memory_model)
    |vpiParent:
    \_Module: work@memory_model (work@memory_model), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:62:1, endln:82:10
    |vpiName:work@memory_model
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@memory_model (work@memory_model), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:62:1, endln:82:10
    |vpiRange:
    \_Range: , line:64:7, endln:64:12
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:64:8, endln:64:9
        |vpiParent:
        \_Range: , line:64:7, endln:64:12
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:64:10, endln:64:11
        |vpiParent:
        \_Range: , line:64:7, endln:64:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@memory_model (work@memory_model), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:62:1, endln:82:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:64:17, endln:64:24
      |vpiParent:
      \_ArrayTypespec: 
      |vpiLeftRange:
      \_Constant: , line:64:18, endln:64:19
        |vpiParent:
        \_Range: , line:64:17, endln:64:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:64:20, endln:64:23
        |vpiParent:
        \_Range: , line:64:17, endln:64:24
        |vpiDecompile:255
        |vpiSize:64
        |UINT:255
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@memory_model), line:64:1, endln:64:12
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@memory_model
      |vpiActual:
      \_LogicTypespec: 
  |vpiTypedef:
  \_InterfaceTypespec: (work@mem_if.memory), line:62:29, endln:62:35
    |vpiParent:
    \_Module: work@memory_model (work@memory_model), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:62:1, endln:82:10
    |vpiName:
    \_Identifier: (work@mem_if.memory)
      |vpiParent:
      \_InterfaceTypespec: (work@mem_if.memory), line:62:29, endln:62:35
      |vpiName:work@mem_if.memory
    |vpiModport:
    \_Modport: (work@mem_if.memory), line:48:12, endln:49:58
    |vpiInterface:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:26:1, endln:57:13
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiImportTypespec:
  \_ArrayNet: (work@memory_model.mem), line:64:13, endln:64:16
    |vpiParent:
    \_Module: work@memory_model (work@memory_model), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:62:1, endln:82:10
    |vpiTypespec:
    \_RefTypespec: (work@memory_model.mem), line:64:1, endln:64:12
      |vpiParent:
      \_ArrayNet: (work@memory_model.mem), line:64:13, endln:64:16
      |vpiFullName:work@memory_model.mem
      |vpiActual:
      \_ArrayTypespec: 
    |vpiName:mem
    |vpiFullName:work@memory_model.mem
    |vpiNetType:36
  |vpiImportTypespec:
  \_InterfaceTypespec: (work@mem_if.memory), line:62:29, endln:62:35
  |vpiDefName:work@memory_model
  |vpiArrayNet:
  \_ArrayNet: (work@memory_model.mem), line:64:13, endln:64:16
  |vpiPort:
  \_Port: (mif), line:62:36, endln:62:39
    |vpiParent:
    \_Module: work@memory_model (work@memory_model), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:62:1, endln:82:10
    |vpiName:mif
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@memory_model.mif.work@mem_if.memory), line:62:22, endln:62:28
      |vpiParent:
      \_Port: (mif), line:62:36, endln:62:39
      |vpiName:work@mem_if.memory
      |vpiFullName:work@memory_model.mif.work@mem_if.memory
      |vpiActual:
      \_InterfaceTypespec: (work@mem_if.memory), line:62:29, endln:62:35
  |vpiProcess:
  \_Always: , line:69:1, endln:72:5
    |vpiParent:
    \_Module: work@memory_model (work@memory_model), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:62:1, endln:82:10
    |vpiStmt:
    \_EventControl: , line:69:8, endln:69:27
      |vpiParent:
      \_Always: , line:69:1, endln:72:5
      |vpiCondition:
      \_Operation: , line:69:11, endln:69:26
        |vpiParent:
        \_EventControl: , line:69:8, endln:69:27
        |vpiOpType:39
        |vpiOperand:
        \_HierPath: (mif.clk), line:69:19, endln:69:26
          |vpiParent:
          \_Operation: , line:69:11, endln:69:26
          |vpiActual:
          \_RefObj: (mif), line:69:19, endln:69:22
            |vpiParent:
            \_HierPath: (mif.clk), line:69:19, endln:69:26
            |vpiName:mif
            |vpiActual:
            \_Port: (mif), line:62:36, endln:62:39
          |vpiActual:
          \_RefObj: (work@memory_model.clk), line:69:23, endln:69:26
            |vpiParent:
            \_HierPath: (mif.clk), line:69:19, endln:69:26
            |vpiName:clk
            |vpiFullName:work@memory_model.clk
            |vpiActual:
            \_Port: (clk), line:26:30, endln:26:33
          |vpiName:mif.clk
      |vpiStmt:
      \_IfStmt: , line:70:2, endln:72:5
        |vpiParent:
        \_EventControl: , line:69:8, endln:69:27
        |vpiCondition:
        \_Operation: , line:70:6, endln:70:30
          |vpiParent:
          \_IfStmt: , line:70:2, endln:72:5
          |vpiOpType:26
          |vpiOperand:
          \_HierPath: (mif.ce_mem), line:70:6, endln:70:16
            |vpiParent:
            \_Operation: , line:70:6, endln:70:30
            |vpiActual:
            \_RefObj: (mif), line:70:6, endln:70:9
              |vpiParent:
              \_HierPath: (mif.ce_mem), line:70:6, endln:70:16
              |vpiName:mif
              |vpiActual:
              \_Port: (mif), line:62:36, endln:62:39
            |vpiActual:
            \_RefObj: (work@memory_model.ce_mem), line:70:10, endln:70:16
              |vpiParent:
              \_HierPath: (mif.ce_mem), line:70:6, endln:70:16
              |vpiName:ce_mem
              |vpiFullName:work@memory_model.ce_mem
              |vpiActual:
              \_LogicNet: (work@mem_if.ce_mem), line:34:16, endln:34:22
            |vpiName:mif.ce_mem
          |vpiOperand:
          \_HierPath: (mif.we_mem), line:70:20, endln:70:30
            |vpiParent:
            \_Operation: , line:70:6, endln:70:30
            |vpiActual:
            \_RefObj: (mif), line:70:20, endln:70:23
              |vpiParent:
              \_HierPath: (mif.we_mem), line:70:20, endln:70:30
              |vpiName:mif
              |vpiActual:
              \_Port: (mif), line:62:36, endln:62:39
            |vpiActual:
            \_RefObj: (work@memory_model.we_mem), line:70:24, endln:70:30
              |vpiParent:
              \_HierPath: (mif.we_mem), line:70:20, endln:70:30
              |vpiName:we_mem
              |vpiFullName:work@memory_model.we_mem
              |vpiActual:
              \_LogicNet: (work@mem_if.we_mem), line:33:16, endln:33:22
            |vpiName:mif.we_mem
        |vpiStmt:
        \_Begin: (work@memory_model), line:70:32, endln:72:5
          |vpiParent:
          \_IfStmt: , line:70:2, endln:72:5
          |vpiFullName:work@memory_model
          |vpiStmt:
          \_Assignment: , line:71:4, endln:71:38
            |vpiParent:
            \_Begin: (work@memory_model), line:70:32, endln:72:5
            |vpiOpType:82
            |vpiRhs:
            \_HierPath: (mif.datai_mem), line:71:25, endln:71:38
              |vpiParent:
              \_Assignment: , line:71:4, endln:71:38
              |vpiActual:
              \_RefObj: (mif), line:71:25, endln:71:28
                |vpiParent:
                \_HierPath: (mif.datai_mem), line:71:25, endln:71:38
                |vpiName:mif
                |vpiActual:
                \_Port: (mif), line:62:36, endln:62:39
              |vpiActual:
              \_RefObj: (work@memory_model.datai_mem), line:71:29, endln:71:38
                |vpiParent:
                \_HierPath: (mif.datai_mem), line:71:25, endln:71:38
                |vpiName:datai_mem
                |vpiFullName:work@memory_model.datai_mem
                |vpiActual:
                \_LogicNet: (work@mem_if.datai_mem), line:36:16, endln:36:25
              |vpiName:mif.datai_mem
            |vpiLhs:
            \_BitSelect: (work@memory_model.mem), line:71:7, endln:71:21
              |vpiParent:
              \_Assignment: , line:71:4, endln:71:38
              |vpiName:mem
              |vpiFullName:work@memory_model.mem
              |vpiActual:
              \_ArrayNet: (work@memory_model.mem), line:64:13, endln:64:16
              |vpiIndex:
              \_HierPath: (mif.addr_mem), line:71:8, endln:71:20
                |vpiParent:
                \_BitSelect: (work@memory_model.mem), line:71:7, endln:71:21
                |vpiActual:
                \_RefObj: (mif), line:71:8, endln:71:11
                  |vpiParent:
                  \_HierPath: (mif.addr_mem), line:71:8, endln:71:20
                  |vpiName:mif
                  |vpiActual:
                  \_Port: (mif), line:62:36, endln:62:39
                |vpiActual:
                \_RefObj: (work@memory_model.mem.addr_mem), line:71:12, endln:71:20
                  |vpiParent:
                  \_HierPath: (mif.addr_mem), line:71:8, endln:71:20
                  |vpiName:addr_mem
                  |vpiFullName:work@memory_model.mem.addr_mem
                  |vpiActual:
                  \_LogicNet: (work@mem_if.addr_mem), line:37:16, endln:37:24
                |vpiName:mif.addr_mem
    |vpiAlwaysType:1
  |vpiProcess:
  \_Always: , line:77:1, endln:80:5
    |vpiParent:
    \_Module: work@memory_model (work@memory_model), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:62:1, endln:82:10
    |vpiStmt:
    \_EventControl: , line:77:8, endln:77:27
      |vpiParent:
      \_Always: , line:77:1, endln:80:5
      |vpiCondition:
      \_Operation: , line:77:11, endln:77:26
        |vpiParent:
        \_EventControl: , line:77:8, endln:77:27
        |vpiOpType:39
        |vpiOperand:
        \_HierPath: (mif.clk), line:77:19, endln:77:26
          |vpiParent:
          \_Operation: , line:77:11, endln:77:26
          |vpiActual:
          \_RefObj: (mif), line:77:19, endln:77:22
            |vpiParent:
            \_HierPath: (mif.clk), line:77:19, endln:77:26
            |vpiName:mif
            |vpiActual:
            \_Port: (mif), line:62:36, endln:62:39
          |vpiActual:
          \_RefObj: (work@memory_model.clk), line:77:23, endln:77:26
            |vpiParent:
            \_HierPath: (mif.clk), line:77:19, endln:77:26
            |vpiName:clk
            |vpiFullName:work@memory_model.clk
            |vpiActual:
            \_Port: (clk), line:26:30, endln:26:33
          |vpiName:mif.clk
      |vpiStmt:
      \_IfStmt: , line:78:2, endln:80:5
        |vpiParent:
        \_EventControl: , line:77:8, endln:77:27
        |vpiCondition:
        \_Operation: , line:78:6, endln:78:31
          |vpiParent:
          \_IfStmt: , line:78:2, endln:80:5
          |vpiOpType:26
          |vpiOperand:
          \_HierPath: (mif.ce_mem), line:78:6, endln:78:16
            |vpiParent:
            \_Operation: , line:78:6, endln:78:31
            |vpiActual:
            \_RefObj: (mif), line:78:6, endln:78:9
              |vpiParent:
              \_HierPath: (mif.ce_mem), line:78:6, endln:78:16
              |vpiName:mif
              |vpiActual:
              \_Port: (mif), line:62:36, endln:62:39
            |vpiActual:
            \_RefObj: (work@memory_model.ce_mem), line:78:10, endln:78:16
              |vpiParent:
              \_HierPath: (mif.ce_mem), line:78:6, endln:78:16
              |vpiName:ce_mem
              |vpiFullName:work@memory_model.ce_mem
              |vpiActual:
              \_LogicNet: (work@mem_if.ce_mem), line:34:16, endln:34:22
            |vpiName:mif.ce_mem
          |vpiOperand:
          \_Operation: , line:78:20, endln:78:31
            |vpiParent:
            \_Operation: , line:78:6, endln:78:31
            |vpiOpType:4
            |vpiOperand:
            \_HierPath: (mif.we_mem), line:78:21, endln:78:31
              |vpiParent:
              \_Operation: , line:78:20, endln:78:31
              |vpiActual:
              \_RefObj: (mif), line:78:21, endln:78:24
                |vpiParent:
                \_HierPath: (mif.we_mem), line:78:21, endln:78:31
                |vpiName:mif
                |vpiActual:
                \_Port: (mif), line:62:36, endln:62:39
              |vpiActual:
              \_RefObj: (work@memory_model.we_mem), line:78:25, endln:78:31
                |vpiParent:
                \_HierPath: (mif.we_mem), line:78:21, endln:78:31
                |vpiName:we_mem
                |vpiFullName:work@memory_model.we_mem
                |vpiActual:
                \_LogicNet: (work@mem_if.we_mem), line:33:16, endln:33:22
              |vpiName:mif.we_mem
        |vpiStmt:
        \_Begin: (work@memory_model), line:78:34, endln:80:5
          |vpiParent:
          \_IfStmt: , line:78:2, endln:80:5
          |vpiFullName:work@memory_model
          |vpiStmt:
          \_Assignment: , line:79:4, endln:79:38
            |vpiParent:
            \_Begin: (work@memory_model), line:78:34, endln:80:5
            |vpiOpType:82
            |vpiRhs:
            \_BitSelect: (work@memory_model.mem), line:79:24, endln:79:38
              |vpiParent:
              \_Assignment: , line:79:4, endln:79:38
              |vpiName:mem
              |vpiFullName:work@memory_model.mem
              |vpiActual:
              \_ArrayNet: (work@memory_model.mem), line:64:13, endln:64:16
              |vpiIndex:
              \_HierPath: (mif.addr_mem), line:79:25, endln:79:37
                |vpiParent:
                \_BitSelect: (work@memory_model.mem), line:79:24, endln:79:38
                |vpiActual:
                \_RefObj: (mif), line:79:25, endln:79:28
                  |vpiParent:
                  \_HierPath: (mif.addr_mem), line:79:25, endln:79:37
                  |vpiName:mif
                  |vpiActual:
                  \_Port: (mif), line:62:36, endln:62:39
                |vpiActual:
                \_RefObj: (work@memory_model.mem.addr_mem), line:79:29, endln:79:37
                  |vpiParent:
                  \_HierPath: (mif.addr_mem), line:79:25, endln:79:37
                  |vpiName:addr_mem
                  |vpiFullName:work@memory_model.mem.addr_mem
                  |vpiActual:
                  \_LogicNet: (work@mem_if.addr_mem), line:37:16, endln:37:24
                |vpiName:mif.addr_mem
            |vpiLhs:
            \_HierPath: (mif.datao_mem), line:79:7, endln:79:17
              |vpiParent:
              \_Assignment: , line:79:4, endln:79:38
              |vpiActual:
              \_RefObj: (mif), line:79:7, endln:79:17
                |vpiParent:
                \_HierPath: (mif.datao_mem), line:79:7, endln:79:17
                |vpiName:mif
                |vpiActual:
                \_Port: (mif), line:62:36, endln:62:39
              |vpiActual:
              \_RefObj: (datao_mem), line:79:8, endln:79:17
                |vpiParent:
                \_HierPath: (mif.datao_mem), line:79:7, endln:79:17
                |vpiName:datao_mem
                |vpiActual:
                \_LogicNet: (work@mem_if.datao_mem), line:35:16, endln:35:25
              |vpiName:mif.datao_mem
    |vpiAlwaysType:1
|vpiTypedef:
\_ProgramTypespec: (test)
|vpiTypedef:
\_InterfaceTypespec: (mem_if)
|vpiTypedef:
\_InterfaceTypespec: (mem_interface)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (mem_interface)
    |vpiParent:
    \_InterfaceTypespec: (mem_interface)
    |vpiName:mem_interface
  |vpiInterface:
  \_Interface: work@mem_interface (work@mem_interface), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:1:1, endln:21:28
|vpiTypedef:
\_ModuleTypespec: (interface_modports)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:interface_modports
  |vpiModule:
  \_Module: work@interface_modports (work@interface_modports), file:${SURELOG_DIR}/tests/InterfaceModPort/top.v, line:112:1, endln:124:10
|vpiTypedef:
\_ModuleTypespec: (memory_ctrl)
|vpiTypedef:
\_ModuleTypespec: (memory_model)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 29
[WARNING] : 1
[   NOTE] : 2
