Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Jun 11 22:52:53 2023
| Host         : NAVAID_WORKSTATION running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file processor_control_sets_placed.rpt
| Design       : processor
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            2 |
|      8 |            3 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------+------------------------------+------------------+----------------+
|    Clock Signal   |   Enable Signal  |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------+------------------+------------------------------+------------------+----------------+
|  Slow_Clk_0/CLK   |                  |                              |                1 |              6 |
|  Clk_in_IBUF_BUFG |                  |                              |                2 |              6 |
|  Slow_Clk_0/CLK   | PC/E[0]          | PC/SR[0]                     |                1 |              8 |
|  Slow_Clk_0/CLK   | PC/Q_reg[0]_3[0] | PC/Q_reg[0]_2[0]             |                1 |              8 |
|  Slow_Clk_0/CLK   | PC/Q_reg[0]_1[0] | PC/Q_reg[0]_0[0]             |                1 |              8 |
|  Clk_in_IBUF_BUFG |                  | Slow_Clk_0/count[31]_i_1_n_0 |                8 |             62 |
+-------------------+------------------+------------------------------+------------------+----------------+


