module registers(read1_reg, read2_reg, write_reg, WriteReg, read1_data, read2_data);
  
  input [2:0]read1_reg, read2_reg, write_reg;
  input WriteReg;
  
  output [31:0]read1_data, read2_data;
  
 
  //internal registers
  
  //read results
  
  //write
  
endmodule 
