{
  "module_name": "psoc_pci_pll_regs.h",
  "hash_id": "7eb8522d3657d5f753484275e2e977f3b595919d5698138ce52e5d914aee2f60",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/psoc_pci_pll_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_PSOC_PCI_PLL_REGS_H_\n#define ASIC_REG_PSOC_PCI_PLL_REGS_H_\n\n \n\n#define mmPSOC_PCI_PLL_NR                                            0xC72100\n\n#define mmPSOC_PCI_PLL_NF                                            0xC72104\n\n#define mmPSOC_PCI_PLL_OD                                            0xC72108\n\n#define mmPSOC_PCI_PLL_NB                                            0xC7210C\n\n#define mmPSOC_PCI_PLL_CFG                                           0xC72110\n\n#define mmPSOC_PCI_PLL_LOSE_MASK                                     0xC72120\n\n#define mmPSOC_PCI_PLL_LOCK_INTR                                     0xC72128\n\n#define mmPSOC_PCI_PLL_LOCK_BYPASS                                   0xC7212C\n\n#define mmPSOC_PCI_PLL_DATA_CHNG                                     0xC72130\n\n#define mmPSOC_PCI_PLL_RST                                           0xC72134\n\n#define mmPSOC_PCI_PLL_SLIP_WD_CNTR                                  0xC72150\n\n#define mmPSOC_PCI_PLL_DIV_FACTOR_0                                  0xC72200\n\n#define mmPSOC_PCI_PLL_DIV_FACTOR_1                                  0xC72204\n\n#define mmPSOC_PCI_PLL_DIV_FACTOR_2                                  0xC72208\n\n#define mmPSOC_PCI_PLL_DIV_FACTOR_3                                  0xC7220C\n\n#define mmPSOC_PCI_PLL_DIV_FACTOR_CMD_0                              0xC72220\n\n#define mmPSOC_PCI_PLL_DIV_FACTOR_CMD_1                              0xC72224\n\n#define mmPSOC_PCI_PLL_DIV_FACTOR_CMD_2                              0xC72228\n\n#define mmPSOC_PCI_PLL_DIV_FACTOR_CMD_3                              0xC7222C\n\n#define mmPSOC_PCI_PLL_DIV_SEL_0                                     0xC72280\n\n#define mmPSOC_PCI_PLL_DIV_SEL_1                                     0xC72284\n\n#define mmPSOC_PCI_PLL_DIV_SEL_2                                     0xC72288\n\n#define mmPSOC_PCI_PLL_DIV_SEL_3                                     0xC7228C\n\n#define mmPSOC_PCI_PLL_DIV_EN_0                                      0xC722A0\n\n#define mmPSOC_PCI_PLL_DIV_EN_1                                      0xC722A4\n\n#define mmPSOC_PCI_PLL_DIV_EN_2                                      0xC722A8\n\n#define mmPSOC_PCI_PLL_DIV_EN_3                                      0xC722AC\n\n#define mmPSOC_PCI_PLL_DIV_FACTOR_BUSY_0                             0xC722C0\n\n#define mmPSOC_PCI_PLL_DIV_FACTOR_BUSY_1                             0xC722C4\n\n#define mmPSOC_PCI_PLL_DIV_FACTOR_BUSY_2                             0xC722C8\n\n#define mmPSOC_PCI_PLL_DIV_FACTOR_BUSY_3                             0xC722CC\n\n#define mmPSOC_PCI_PLL_CLK_GATER                                     0xC72300\n\n#define mmPSOC_PCI_PLL_CLK_RLX_0                                     0xC72310\n\n#define mmPSOC_PCI_PLL_CLK_RLX_1                                     0xC72314\n\n#define mmPSOC_PCI_PLL_CLK_RLX_2                                     0xC72318\n\n#define mmPSOC_PCI_PLL_CLK_RLX_3                                     0xC7231C\n\n#define mmPSOC_PCI_PLL_REF_CNTR_PERIOD                               0xC72400\n\n#define mmPSOC_PCI_PLL_REF_LOW_THRESHOLD                             0xC72410\n\n#define mmPSOC_PCI_PLL_REF_HIGH_THRESHOLD                            0xC72420\n\n#define mmPSOC_PCI_PLL_PLL_NOT_STABLE                                0xC72430\n\n#define mmPSOC_PCI_PLL_FREQ_CALC_EN                                  0xC72440\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}