0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/ADD_tb.v,1536038528,verilog,,,,ADD_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/COMP_tb.v,1536040082,verilog,,,,COMP_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/DEC_tb.v,1536040680,verilog,,,,DEC_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/DIV_tb.v,1536043092,verilog,,,,DIV_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/INC_tb.v,1536040627,verilog,,,,INC_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/MOD_tb.v,1536043177,verilog,,,,MOD_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/MUL_tb.v,1536042519,verilog,,,,MUL_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/MUX2x1_tb.v,1536041526,verilog,,,,MUX2x1_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/SHL_tb.v,1536041973,verilog,,,,SHL_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/SHR_tb.v,1536042885,verilog,,,,SHR_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/SUB_tb.v,1536042401,verilog,,,,SUB_tb,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/ADD.v,1535699323,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/ADD_tb.v,,ADD,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/COMP.v,1536038143,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/COMP_tb.v,,COMP,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/DEC.v,1536038169,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/DEC_tb.v,,DEC,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/DIV.v,1536038186,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/DIV_tb.v,,DIV,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/INC.v,1536038200,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/INC_tb.v,,INC,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/MOD.v,1536038213,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/MOD_tb.v,,MOD,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/MUL.v,1535699313,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/MUL_tb.v,,MUL,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/MUX2x1.v,1535699308,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/MUX2x1_tb.v,,MUX2x1,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SHL.v,1536038090,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/SHL_tb.v,,SHL,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SHR.v,1536038110,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/SHR_tb.v,,SHR,,,,,,,,
C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/SUB.v,1535699279,verilog,,C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/SUB_tb.v,,SUB,,,,,,,,
