OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/wrapped_instrumented_adder/runs/RUN_2022.05.18_14.08.09/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/wrapped_instrumented_adder/runs/RUN_2022.05.18_14.08.09/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/wrapped_instrumented_adder/runs/RUN_2022.05.18_14.08.09/results/routing/instrumented_adder.def
[INFO ODB-0128] Design: instrumented_adder
[INFO ODB-0130]     Created 9 pins.
[INFO ODB-0131]     Created 150 components and 662 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 576 connections.
[INFO ODB-0133]     Created 33 nets and 86 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/wrapped_instrumented_adder/runs/RUN_2022.05.18_14.08.09/results/routing/instrumented_adder.def
###############################################################################
# Created by write_sdc
# Wed May 18 14:08:47 2022
###############################################################################
current_design instrumented_adder
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_propagated_clock [get_clocks {clk}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {chain}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {outputs[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {outputs[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {outputs[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {outputs[3]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {chain}]
set_load -pin_load 0.0334 [get_ports {outputs[3]}]
set_load -pin_load 0.0334 [get_ports {outputs[2]}]
set_load -pin_load 0.0334 [get_ports {outputs[1]}]
set_load -pin_load 0.0334 [get_ports {outputs[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _27_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _27_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.03    0.03 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.14 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.09    0.24 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.04    0.00    0.24 ^ _27_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.15    0.40    0.64 ^ _27_/Q (sky130_fd_sc_hd__dfxtp_4)
     5    0.04                           outputs[2] (net)
                  0.15    0.00    0.64 ^ _18_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.05    0.06    0.69 v _18_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _07_ (net)
                  0.05    0.00    0.69 v _20_/A (sky130_fd_sc_hd__nor2_1)
                  0.06    0.08    0.77 ^ _20_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _02_ (net)
                  0.06    0.00    0.77 ^ _27_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.77   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.16 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.26 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.04    0.00    0.26 ^ _27_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.25    0.51   clock uncertainty
                         -0.02    0.49   clock reconvergence pessimism
                         -0.04    0.45   library hold time
                                  0.45   data required time
-----------------------------------------------------------------------------
                                  0.45   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _25_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _25_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.03    0.03 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.14 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.09    0.24 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.04    0.00    0.24 ^ _25_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.08    0.37    0.60 v _25_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.04                           outputs[0] (net)
                  0.08    0.00    0.61 v _13_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.10    0.19    0.80 v _13_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _04_ (net)
                  0.10    0.00    0.80 v _14_/B (sky130_fd_sc_hd__nor2_1)
                  0.07    0.09    0.89 ^ _14_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _00_ (net)
                  0.07    0.00    0.89 ^ _25_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.89   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.16 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.26 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.04    0.00    0.26 ^ _25_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.25    0.51   clock uncertainty
                         -0.03    0.49   clock reconvergence pessimism
                         -0.04    0.45   library hold time
                                  0.45   data required time
-----------------------------------------------------------------------------
                                  0.45   data required time
                                 -0.89   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: _27_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _28_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.03    0.03 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.14 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.09    0.24 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.04    0.00    0.24 ^ _27_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.15    0.40    0.64 ^ _27_/Q (sky130_fd_sc_hd__dfxtp_4)
     5    0.04                           outputs[2] (net)
                  0.15    0.00    0.64 ^ _22_/A3 (sky130_fd_sc_hd__a31o_1)
                  0.04    0.15    0.78 ^ _22_/X (sky130_fd_sc_hd__a31o_1)
     1    0.00                           _10_ (net)
                  0.04    0.00    0.78 ^ _23_/B (sky130_fd_sc_hd__and2b_1)
                  0.04    0.11    0.89 ^ _23_/X (sky130_fd_sc_hd__and2b_1)
     1    0.00                           _11_ (net)
                  0.04    0.00    0.89 ^ _24_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.07    0.96 ^ _24_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _03_ (net)
                  0.04    0.00    0.96 ^ _28_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.96   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.16 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.26 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.04    0.00    0.26 ^ _28_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    0.51   clock uncertainty
                         -0.02    0.50   clock reconvergence pessimism
                         -0.03    0.47   library hold time
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _25_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _26_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.03    0.03 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.14 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.09    0.24 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.04    0.00    0.24 ^ _25_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.14    0.39    0.63 ^ _25_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.04                           outputs[0] (net)
                  0.14    0.00    0.63 ^ _13_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.19    0.21    0.85 ^ _13_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _04_ (net)
                  0.19    0.00    0.85 ^ _17_/A1 (sky130_fd_sc_hd__o21a_1)
                  0.04    0.14    0.99 ^ _17_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _01_ (net)
                  0.04    0.00    0.99 ^ _26_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.99   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.16 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.26 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.04    0.00    0.26 ^ _26_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    0.51   clock uncertainty
                         -0.02    0.50   clock reconvergence pessimism
                         -0.03    0.47   library hold time
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -0.99   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _26_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.03    0.03 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.03 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.14 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.14 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.09    0.24 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.04    0.00    0.24 ^ _26_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.10    0.36    0.60 v _26_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.04                           outputs[1] (net)
                  0.10    0.00    0.60 v outputs[1] (out)
                                  0.60   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  2.35   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: chain (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00    2.01 v input1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.14    2.15 v input1/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net1 (net)
                  0.08    0.00    2.15 v _12_/A (sky130_fd_sc_hd__nor2_1)
                  0.12    0.15    2.29 ^ _12_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.01                           buffers_in[0] (net)
                  0.12    0.00    2.29 ^ buffers[0]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    2.34 v buffers[0]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[1] (net)
                  0.03    0.00    2.34 v buffers[1]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    2.39 ^ buffers[1]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[2] (net)
                  0.03    0.00    2.39 ^ buffers[2]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.41 v buffers[2]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[3] (net)
                  0.02    0.00    2.41 v buffers[3]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.45 ^ buffers[3]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[4] (net)
                  0.03    0.00    2.45 ^ buffers[4]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.48 v buffers[4]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[5] (net)
                  0.02    0.00    2.48 v buffers[5]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.52 ^ buffers[5]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[6] (net)
                  0.03    0.00    2.52 ^ buffers[6]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.55 v buffers[6]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[7] (net)
                  0.02    0.00    2.55 v buffers[7]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.59 ^ buffers[7]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[8] (net)
                  0.03    0.00    2.59 ^ buffers[8]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.62 v buffers[8]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[9] (net)
                  0.02    0.00    2.62 v buffers[9]/A (sky130_fd_sc_hd__inv_2)
                  0.18    0.15    2.77 ^ buffers[9]/Y (sky130_fd_sc_hd__inv_2)
     2    0.04                           chain (net)
                  0.18    0.00    2.77 ^ chain (out)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: _28_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.16 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.26 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.04    0.00    0.26 ^ _28_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.22    0.47    0.73 ^ _28_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.04                           outputs[3] (net)
                  0.22    0.00    0.74 ^ outputs[3] (out)
                                  0.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  7.01   slack (MET)


Startpoint: _26_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.16 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.26 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.04    0.00    0.26 ^ _26_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.22    0.46    0.73 ^ _26_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.04                           outputs[1] (net)
                  0.22    0.00    0.73 ^ outputs[1] (out)
                                  0.73   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  7.02   slack (MET)


Startpoint: _27_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.16 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.26 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.04    0.00    0.26 ^ _27_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.15    0.44    0.70 ^ _27_/Q (sky130_fd_sc_hd__dfxtp_4)
     5    0.04                           outputs[2] (net)
                  0.15    0.00    0.70 ^ outputs[2] (out)
                                  0.70   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  7.05   slack (MET)


Startpoint: _25_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.05    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.05    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.16 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.26 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.04    0.00    0.26 ^ _25_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.14    0.44    0.70 ^ _25_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.04                           outputs[0] (net)
                  0.14    0.00    0.70 ^ outputs[0] (out)
                                  0.70   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  7.05   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: chain (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00    2.01 v input1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.14    2.15 v input1/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net1 (net)
                  0.08    0.00    2.15 v _12_/A (sky130_fd_sc_hd__nor2_1)
                  0.12    0.15    2.29 ^ _12_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.01                           buffers_in[0] (net)
                  0.12    0.00    2.29 ^ buffers[0]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    2.34 v buffers[0]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[1] (net)
                  0.03    0.00    2.34 v buffers[1]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    2.39 ^ buffers[1]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[2] (net)
                  0.03    0.00    2.39 ^ buffers[2]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.41 v buffers[2]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[3] (net)
                  0.02    0.00    2.41 v buffers[3]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.45 ^ buffers[3]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[4] (net)
                  0.03    0.00    2.45 ^ buffers[4]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.48 v buffers[4]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[5] (net)
                  0.02    0.00    2.48 v buffers[5]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.52 ^ buffers[5]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[6] (net)
                  0.03    0.00    2.52 ^ buffers[6]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.55 v buffers[6]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[7] (net)
                  0.02    0.00    2.55 v buffers[7]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.59 ^ buffers[7]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[8] (net)
                  0.03    0.00    2.59 ^ buffers[8]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.62 v buffers[8]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[9] (net)
                  0.02    0.00    2.62 v buffers[9]/A (sky130_fd_sc_hd__inv_2)
                  0.18    0.15    2.77 ^ buffers[9]/Y (sky130_fd_sc_hd__inv_2)
     2    0.04                           chain (net)
                  0.18    0.00    2.77 ^ chain (out)
                                  2.77   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 4.98

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.32
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_25_/CLK ^
   0.26
_27_/CLK ^
   0.24     -0.02       0.01

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             1.71e-05   3.18e-06   3.45e-11   2.03e-05  36.8%
Combinational          2.50e-05   9.86e-06   4.17e-10   3.49e-05  63.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.21e-05   1.30e-05   4.52e-10   5.52e-05 100.0%
                          76.4%      23.6%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 1022 u^2 97% utilization.
area_report_end
