// Seed: 2355347844
macromodule module_0 ();
  wire id_2;
  assign module_3.type_0 = 0;
  assign module_2.id_6   = 0;
endmodule
module module_1 ();
  wor id_1 = 1 << id_1;
  module_0 modCall_1 ();
  wire id_2;
  wire id_3;
endmodule
module module_2 (
    output tri0 id_0,
    input  tri0 id_1,
    input  tri  id_2,
    input  tri0 id_3,
    output wor  id_4
);
  wand id_6 = 1;
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input logic id_0
    , id_3,
    input logic id_1
);
  tri1 id_4;
  id_5 :
  assert property (@(posedge id_0) 1)
  else begin : LABEL_0
    id_5 <= 1;
    id_3 = 1;
    id_5 = id_1;
  end
  assign id_4 = id_5 - 1;
  assign id_5 = id_3;
  module_0 modCall_1 ();
  wand  id_6;
  logic id_7;
  assign id_5 = 1;
  assign id_7 = id_1;
  wire id_8;
  wire id_9;
  assign id_6 = 1;
  wire id_10;
endmodule
