// Seed: 2437835321
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wand id_1;
  wire [1 : 1] id_5;
  assign id_1 = -1;
  wire [1 : 1 'd0] id_6;
  assign id_1 = id_6 & id_2 ? 1'h0 : id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output logic [7:0] id_5;
  output wire id_4;
  input wire id_3;
  output wor id_2;
  inout tri1 id_1;
  assign id_4 = id_6;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_1,
      id_2
  );
  wire id_7;
  assign id_5[1'b0] = (id_3);
  assign id_2 = 1'b0;
  logic id_8 = id_1;
  wire  id_9;
  assign id_1 = id_8 ? -1'b0 : id_6;
endmodule
