Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 12 05:11:27 2023
| Host         : DESKTOP-J38DFM6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cordic_rtl6_timing_summary_routed.rpt -pb cordic_rtl6_timing_summary_routed.pb -rpx cordic_rtl6_timing_summary_routed.rpx -warn_on_violation
| Design       : cordic_rtl6
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.297        0.000                      0                  272        0.206        0.000                      0                  272        1.000        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 1.500}        3.500           285.714         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.297        0.000                      0                  272        0.206        0.000                      0                  272        1.000        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 angle_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Destination:            angle_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clock rise@3.500ns - clock rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 1.976ns (62.212%)  route 1.200ns (37.788%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 8.083 - 3.500 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.822     5.102    clock_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  angle_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.558 r  angle_reg[15]/Q
                         net (fo=47, routed)          0.911     6.469    angle_reg_n_0_[15]
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.593 r  angle[3]_i_5/O
                         net (fo=1, routed)           0.000     6.593    angle[3]_i_5_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.126 r  angle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    angle_reg[3]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  angle_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.243    angle_reg[7]_i_2_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  angle_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.360    angle_reg[11]_i_2_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.683 r  angle_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.289     7.972    angle[13]
    SLICE_X1Y31          LUT3 (Prop_lut3_I0_O)        0.306     8.278 r  angle[13]_i_1/O
                         net (fo=1, routed)           0.000     8.278    angle[13]_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  angle_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.500     3.500 r  
    AA9                                               0.000     3.500 r  clock (IN)
                         net (fo=0)                   0.000     3.500    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.374 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.346    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.437 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.646     8.083    clock_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  angle_reg[13]/C
                         clock pessimism              0.497     8.580    
                         clock uncertainty           -0.035     8.544    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)        0.031     8.575    angle_reg[13]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 angle_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Destination:            angle_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clock rise@3.500ns - clock rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 1.969ns (61.876%)  route 1.213ns (38.124%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 8.082 - 3.500 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.822     5.102    clock_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  angle_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.558 r  angle_reg[15]/Q
                         net (fo=47, routed)          0.911     6.469    angle_reg_n_0_[15]
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.593 r  angle[3]_i_5/O
                         net (fo=1, routed)           0.000     6.593    angle[3]_i_5_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.126 r  angle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    angle_reg[3]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  angle_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.243    angle_reg[7]_i_2_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  angle_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.360    angle_reg[11]_i_2_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.675 r  angle_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.302     7.977    angle[15]
    SLICE_X3Y29          LUT3 (Prop_lut3_I0_O)        0.307     8.284 r  angle[15]_i_1/O
                         net (fo=1, routed)           0.000     8.284    angle[15]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  angle_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.500     3.500 r  
    AA9                                               0.000     3.500 r  clock (IN)
                         net (fo=0)                   0.000     3.500    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.374 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.346    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.437 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.645     8.082    clock_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  angle_reg[15]/C
                         clock pessimism              0.520     8.602    
                         clock uncertainty           -0.035     8.566    
    SLICE_X3Y29          FDRE (Setup_fdre_C_D)        0.032     8.598    angle_reg[15]
  -------------------------------------------------------------------
                         required time                          8.598    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 angle_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Destination:            angle_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clock rise@3.500ns - clock rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 1.887ns (61.173%)  route 1.198ns (38.827%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 8.083 - 3.500 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.822     5.102    clock_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  angle_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.558 r  angle_reg[15]/Q
                         net (fo=47, routed)          0.911     6.469    angle_reg_n_0_[15]
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.593 r  angle[3]_i_5/O
                         net (fo=1, routed)           0.000     6.593    angle[3]_i_5_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.126 r  angle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    angle_reg[3]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  angle_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.243    angle_reg[7]_i_2_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  angle_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.360    angle_reg[11]_i_2_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.599 r  angle_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.287     7.885    angle[14]
    SLICE_X1Y31          LUT3 (Prop_lut3_I0_O)        0.301     8.186 r  angle[14]_i_1/O
                         net (fo=1, routed)           0.000     8.186    angle[14]_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  angle_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.500     3.500 r  
    AA9                                               0.000     3.500 r  clock (IN)
                         net (fo=0)                   0.000     3.500    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.374 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.346    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.437 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.646     8.083    clock_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  angle_reg[14]/C
                         clock pessimism              0.497     8.580    
                         clock uncertainty           -0.035     8.544    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)        0.031     8.575    angle_reg[14]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 angle_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Destination:            angle_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clock rise@3.500ns - clock rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 1.859ns (60.386%)  route 1.220ns (39.614%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 8.083 - 3.500 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.822     5.102    clock_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  angle_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.558 r  angle_reg[15]/Q
                         net (fo=47, routed)          0.911     6.469    angle_reg_n_0_[15]
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.593 r  angle[3]_i_5/O
                         net (fo=1, routed)           0.000     6.593    angle[3]_i_5_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.126 r  angle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    angle_reg[3]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  angle_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.243    angle_reg[7]_i_2_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.566 r  angle_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.308     7.874    angle[9]
    SLICE_X1Y31          LUT3 (Prop_lut3_I0_O)        0.306     8.180 r  angle[9]_i_1/O
                         net (fo=1, routed)           0.000     8.180    angle[9]_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  angle_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.500     3.500 r  
    AA9                                               0.000     3.500 r  clock (IN)
                         net (fo=0)                   0.000     3.500    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.374 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.346    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.437 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.646     8.083    clock_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  angle_reg[9]/C
                         clock pessimism              0.497     8.580    
                         clock uncertainty           -0.035     8.544    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)        0.029     8.573    angle_reg[9]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 angle_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Destination:            angle_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clock rise@3.500ns - clock rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 1.861ns (60.763%)  route 1.202ns (39.237%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 8.083 - 3.500 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.822     5.102    clock_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  angle_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.558 r  angle_reg[15]/Q
                         net (fo=47, routed)          0.911     6.469    angle_reg_n_0_[15]
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.593 r  angle[3]_i_5/O
                         net (fo=1, routed)           0.000     6.593    angle[3]_i_5_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.126 r  angle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    angle_reg[3]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  angle_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.243    angle_reg[7]_i_2_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.360 r  angle_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.360    angle_reg[11]_i_2_n_0
    SLICE_X2Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.579 r  angle_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.291     7.869    angle[12]
    SLICE_X1Y31          LUT3 (Prop_lut3_I0_O)        0.295     8.164 r  angle[12]_i_1/O
                         net (fo=1, routed)           0.000     8.164    angle[12]_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  angle_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.500     3.500 r  
    AA9                                               0.000     3.500 r  clock (IN)
                         net (fo=0)                   0.000     3.500    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.374 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.346    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.437 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.646     8.083    clock_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  angle_reg[12]/C
                         clock pessimism              0.497     8.580    
                         clock uncertainty           -0.035     8.544    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)        0.032     8.576    angle_reg[12]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -8.164    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 angle_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Destination:            angle_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clock rise@3.500ns - clock rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 1.852ns (60.643%)  route 1.202ns (39.357%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 8.082 - 3.500 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.822     5.102    clock_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  angle_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.558 r  angle_reg[15]/Q
                         net (fo=47, routed)          0.911     6.469    angle_reg_n_0_[15]
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.593 r  angle[3]_i_5/O
                         net (fo=1, routed)           0.000     6.593    angle[3]_i_5_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.126 r  angle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    angle_reg[3]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  angle_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.243    angle_reg[7]_i_2_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.558 r  angle_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.291     7.849    angle[11]
    SLICE_X1Y30          LUT3 (Prop_lut3_I0_O)        0.307     8.156 r  angle[11]_i_1/O
                         net (fo=1, routed)           0.000     8.156    angle[11]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  angle_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.500     3.500 r  
    AA9                                               0.000     3.500 r  clock (IN)
                         net (fo=0)                   0.000     3.500    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.374 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.346    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.437 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.645     8.082    clock_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  angle_reg[11]/C
                         clock pessimism              0.497     8.579    
                         clock uncertainty           -0.035     8.543    
    SLICE_X1Y30          FDRE (Setup_fdre_C_D)        0.029     8.572    angle_reg[11]
  -------------------------------------------------------------------
                         required time                          8.572    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 cos_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Destination:            cos_frac_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clock rise@3.500ns - clock rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.890ns (28.819%)  route 2.198ns (71.181%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 8.085 - 3.500 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.829     5.109    clock_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  cos_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.518     5.627 r  cos_reg[15]/Q
                         net (fo=18, routed)          1.126     6.753    cos_reg_n_0_[15]
    SLICE_X2Y32          LUT5 (Prop_lut5_I2_O)        0.124     6.877 r  cos_frac[8]_i_2/O
                         net (fo=3, routed)           0.318     7.195    cos_frac[8]_i_2_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I5_O)        0.124     7.319 r  cos_frac[10]_i_2/O
                         net (fo=2, routed)           0.754     8.073    cos_frac[10]_i_2_n_0
    SLICE_X6Y33          LUT3 (Prop_lut3_I0_O)        0.124     8.197 r  cos_frac[9]_i_1/O
                         net (fo=1, routed)           0.000     8.197    cos_frac[9]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  cos_frac_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.500     3.500 r  
    AA9                                               0.000     3.500 r  clock (IN)
                         net (fo=0)                   0.000     3.500    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.374 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.346    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.437 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.648     8.085    clock_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  cos_frac_reg[9]/C
                         clock pessimism              0.497     8.582    
                         clock uncertainty           -0.035     8.546    
    SLICE_X6Y33          FDRE (Setup_fdre_C_D)        0.081     8.627    cos_frac_reg[9]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 cos_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Destination:            cos_frac_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clock rise@3.500ns - clock rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.766ns (25.682%)  route 2.217ns (74.318%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 8.081 - 3.500 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.829     5.109    clock_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  cos_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.518     5.627 r  cos_reg[15]/Q
                         net (fo=18, routed)          1.398     7.025    cos_reg_n_0_[15]
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.124     7.149 r  cos_frac[3]_i_2/O
                         net (fo=4, routed)           0.819     7.967    cos_frac[3]_i_2_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.124     8.091 r  cos_frac[2]_i_1/O
                         net (fo=1, routed)           0.000     8.091    cos_frac[2]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  cos_frac_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.500     3.500 r  
    AA9                                               0.000     3.500 r  clock (IN)
                         net (fo=0)                   0.000     3.500    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.374 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.346    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.437 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.644     8.081    clock_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  cos_frac_reg[2]/C
                         clock pessimism              0.497     8.578    
                         clock uncertainty           -0.035     8.542    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)        0.029     8.571    cos_frac_reg[2]
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 angle_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Destination:            cos_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clock rise@3.500ns - clock rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 1.188ns (39.157%)  route 1.846ns (60.843%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 8.087 - 3.500 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.822     5.102    clock_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  angle_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.558 r  angle_reg[15]/Q
                         net (fo=47, routed)          1.846     7.404    angle_reg_n_0_[15]
    SLICE_X4Y35          LUT3 (Prop_lut3_I1_O)        0.124     7.528 r  cos[15]_i_5/O
                         net (fo=1, routed)           0.000     7.528    cos[15]_i_5_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     8.136 r  cos_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.136    cos[15]
    SLICE_X4Y35          FDRE                                         r  cos_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.500     3.500 r  
    AA9                                               0.000     3.500 r  clock (IN)
                         net (fo=0)                   0.000     3.500    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.374 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.346    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.437 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.650     8.087    clock_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  cos_reg[15]/C
                         clock pessimism              0.458     8.545    
                         clock uncertainty           -0.035     8.509    
    SLICE_X4Y35          FDRE (Setup_fdre_C_D)        0.109     8.618    cos_reg[15]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 angle_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Destination:            angle_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clock rise@3.500ns - clock rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 1.770ns (59.542%)  route 1.203ns (40.458%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 8.082 - 3.500 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.822     5.102    clock_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  angle_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     5.558 r  angle_reg[15]/Q
                         net (fo=47, routed)          0.911     6.469    angle_reg_n_0_[15]
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.593 r  angle[3]_i_5/O
                         net (fo=1, routed)           0.000     6.593    angle[3]_i_5_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.126 r  angle_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    angle_reg[3]_i_1_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  angle_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.243    angle_reg[7]_i_2_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.482 r  angle_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.292     7.773    angle[10]
    SLICE_X1Y30          LUT3 (Prop_lut3_I0_O)        0.301     8.074 r  angle[10]_i_1/O
                         net (fo=1, routed)           0.000     8.074    angle[10]_i_1_n_0
    SLICE_X1Y30          FDRE                                         r  angle_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      3.500     3.500 r  
    AA9                                               0.000     3.500 r  clock (IN)
                         net (fo=0)                   0.000     3.500    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     4.374 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     6.346    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.437 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.645     8.082    clock_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  angle_reg[10]/C
                         clock pessimism              0.497     8.579    
                         clock uncertainty           -0.035     8.543    
    SLICE_X1Y30          FDRE (Setup_fdre_C_D)        0.032     8.575    angle_reg[10]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                  0.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 cos_frac_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Destination:            sin_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.275ns (84.849%)  route 0.049ns (15.151%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.616     1.541    clock_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  cos_frac_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.164     1.705 r  cos_frac_reg[6]/Q
                         net (fo=1, routed)           0.049     1.754    cos_frac[6]
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.045     1.799 r  sin[7]_i_3/O
                         net (fo=1, routed)           0.000     1.799    sin[7]_i_3_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.865 r  sin_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    sin[6]
    SLICE_X5Y31          FDRE                                         r  sin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.883     2.056    clock_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  sin_reg[6]/C
                         clock pessimism             -0.503     1.554    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.105     1.659    sin_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 angle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Destination:            angle_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.293ns (83.979%)  route 0.056ns (16.021%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.613     1.538    clock_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  angle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  angle_reg[2]/Q
                         net (fo=2, routed)           0.056     1.758    angle_reg_n_0_[2]
    SLICE_X2Y28          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.887 r  angle_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    angle[3]
    SLICE_X2Y28          FDRE                                         r  angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.881     2.054    clock_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  angle_reg[3]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.134     1.672    angle_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 sin_frac_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Destination:            cos_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.273ns (73.949%)  route 0.096ns (26.051%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.618     1.543    clock_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  sin_frac_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164     1.707 r  sin_frac_reg[7]/Q
                         net (fo=1, routed)           0.096     1.803    sin_frac_reg_n_0_[7]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.045     1.848 r  cos[5]_i_2/O
                         net (fo=1, routed)           0.000     1.848    cos[5]_i_2_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.912 r  cos_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.912    cos[7]
    SLICE_X4Y33          FDSE                                         r  cos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.885     2.058    clock_IBUF_BUFG
    SLICE_X4Y33          FDSE                                         r  cos_reg[7]/C
                         clock pessimism             -0.502     1.557    
    SLICE_X4Y33          FDSE (Hold_fdse_C_D)         0.134     1.691    cos_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 cos_frac_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Destination:            sin_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.274ns (76.728%)  route 0.083ns (23.272%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.616     1.541    clock_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  cos_frac_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.164     1.705 r  cos_frac_reg[5]/Q
                         net (fo=1, routed)           0.083     1.788    cos_frac[5]
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.045     1.833 r  sin[7]_i_4/O
                         net (fo=1, routed)           0.000     1.833    sin[7]_i_4_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.898 r  sin_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.898    sin[5]
    SLICE_X5Y31          FDRE                                         r  sin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.883     2.056    clock_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  sin_reg[5]/C
                         clock pessimism             -0.503     1.554    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.105     1.659    sin_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 cos_frac_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Destination:            sin_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.308ns (86.249%)  route 0.049ns (13.751%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.616     1.541    clock_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  cos_frac_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.164     1.705 r  cos_frac_reg[6]/Q
                         net (fo=1, routed)           0.049     1.754    cos_frac[6]
    SLICE_X5Y31          LUT3 (Prop_lut3_I0_O)        0.045     1.799 r  sin[7]_i_3/O
                         net (fo=1, routed)           0.000     1.799    sin[7]_i_3_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.898 r  sin_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    sin[7]
    SLICE_X5Y31          FDRE                                         r  sin_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.883     2.056    clock_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  sin_reg[7]/C
                         clock pessimism             -0.503     1.554    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.105     1.659    sin_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 cos_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Destination:            cos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.293ns (78.050%)  route 0.082ns (21.950%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.618     1.543    clock_IBUF_BUFG
    SLICE_X4Y33          FDSE                                         r  cos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDSE (Prop_fdse_C_Q)         0.164     1.707 r  cos_reg[4]/Q
                         net (fo=6, routed)           0.082     1.789    cos_reg_n_0_[4]
    SLICE_X4Y33          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.918 r  cos_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.918    cos[5]
    SLICE_X4Y33          FDRE                                         r  cos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.885     2.058    clock_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  cos_reg[5]/C
                         clock pessimism             -0.516     1.543    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.134     1.677    cos_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 sin_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Destination:            sin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.615     1.540    clock_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  sin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  sin_reg[2]/Q
                         net (fo=3, routed)           0.079     1.760    sin_reg_n_0_[2]
    SLICE_X5Y30          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.887 r  sin_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    sin[3]
    SLICE_X5Y30          FDRE                                         r  sin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.882     2.055    clock_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  sin_reg[3]/C
                         clock pessimism             -0.516     1.540    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.105     1.645    sin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 angle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Destination:            angle_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.322ns (85.208%)  route 0.056ns (14.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.613     1.538    clock_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  angle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  angle_reg[0]/Q
                         net (fo=1, routed)           0.056     1.758    angle_reg_n_0_[0]
    SLICE_X2Y28          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.916 r  angle_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    angle[0]
    SLICE_X2Y28          FDRE                                         r  angle_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.881     2.054    clock_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  angle_reg[0]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.134     1.672    angle_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 angle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Destination:            angle_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.313ns (82.413%)  route 0.067ns (17.587%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.613     1.538    clock_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  angle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  angle_reg[1]/Q
                         net (fo=2, routed)           0.067     1.769    angle_reg_n_0_[1]
    SLICE_X2Y28          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.918 r  angle_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.918    angle[2]
    SLICE_X2Y28          FDRE                                         r  angle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.881     2.054    clock_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  angle_reg[2]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.134     1.672    angle_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 sin_frac_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Destination:            cos_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@1.500ns period=3.500ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.251ns (63.197%)  route 0.146ns (36.803%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.619     1.544    clock_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  sin_frac_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.685 r  sin_frac_reg[6]/Q
                         net (fo=1, routed)           0.146     1.831    sin_frac_reg_n_0_[6]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.045     1.876 r  cos[5]_i_3/O
                         net (fo=1, routed)           0.000     1.876    cos[5]_i_3_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.941 r  cos_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.941    cos[6]
    SLICE_X4Y33          FDSE                                         r  cos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clock_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.885     2.058    clock_IBUF_BUFG
    SLICE_X4Y33          FDSE                                         r  cos_reg[6]/C
                         clock pessimism             -0.502     1.557    
    SLICE_X4Y33          FDSE (Hold_fdse_C_D)         0.134     1.691    cos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.500
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         3.500       1.345      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         3.500       2.500      SLICE_X1Y31    angle_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.500       2.500      SLICE_X1Y31    angle_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.500       2.500      SLICE_X1Y31    angle_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.500       2.500      SLICE_X3Y29    angle_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.500       2.500      SLICE_X2Y28    angle_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.500       2.500      SLICE_X2Y28    angle_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.500       2.500      SLICE_X2Y28    angle_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.500       2.500      SLICE_X0Y29    angle_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.500       2.500      SLICE_X3Y29    angle_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X2Y28    angle_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X2Y28    angle_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X2Y28    angle_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X2Y33    cos_frac_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y27    cos_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y26    cos_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y26    cos_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y26    cos_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y26    cos_out_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500      SLICE_X0Y27    cos_out_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X0Y26    cos_out_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X0Y26    cos_out_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X0Y26    cos_out_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X0Y26    cos_out_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X3Y30    sin_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X3Y30    sin_out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X3Y30    sin_out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X3Y30    sin_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X1Y30    angle_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.500       1.000      SLICE_X1Y30    angle_reg[11]/C



