# Simple Multi Cycle Processor
## To design and verify a simple multi RISC processor in Verilog
![DATA1 (5)](https://github.com/Rana-Odeh/ENCS4370-project2/assets/144602671/8a16f809-c862-4c41-bb53-536ab78c08a2)
