// Seed: 3124321885
module module_0 (
    output wand id_0,
    input supply0 id_1,
    input uwire id_2,
    output uwire id_3,
    output uwire id_4
);
  id_6(
      .id_0(1), .id_1(1), .id_2(id_0)
  );
  if (1) assign id_0 = id_2;
  assign id_3 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    output wire  id_1,
    input  tri   id_2,
    output uwire id_3,
    output tri0  id_4
);
  reg id_6;
  module_0(
      id_3, id_0, id_2, id_1, id_1
  );
  assign id_3 = id_2;
  always @* id_6 <= 1;
endmodule
