5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd for1.vcd -o for1.cdd -v for1.v
3 0 $root $root NA 0 0 1
3 0 main main for1.v 1 23 1
2 1 6 8000c 1 3d 121002 0 0 1 2 2 $u0
1 i 3 83000b 1 0 31 0 32 1 ffaa aa aa aa aa aa aa aa
1 a 4 83000b 1 0 2 0 3 1 772a
4 1 0 0
3 1 main.$u0 main.$u0 for1.v 0 12 1
2 2 7 80008 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 3 7 60006 0 1 400 0 0 i
2 4 7 60008 1 37 11006 2 3
2 5 7 d000e 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 6 7 b000b b 1 1c 0 0 i
2 7 7 b000e b d 2029e 5 6 1 2 1102
2 8 11 50008 1 0 20004 0 0 3 4 0
2 9 11 10001 0 1 400 0 0 i
2 10 11 10008 1 37 6 8 9
2 11 8 a000e a 3d 120002 0 0 1 2 2 $u1
2 12 7 150015 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 13 7 130013 a 1 1c 0 0 i
2 14 7 130015 a 6 20298 12 13 32 2 1e1eaa faa faa faa faa faa faa faa
2 15 7 110011 0 1 400 0 0 i
2 16 7 110015 a 37 602a 14 15
4 10 0 0
4 16 7 7
4 11 16 0
4 7 11 10
4 4 7 7
3 1 main.$u0.$u1 main.$u0.$u1 for1.v 0 10 1
2 17 9 f000f a 1 1c 0 0 i
2 18 9 b000b 0 1 400 0 0 a
2 19 9 b000f a 37 1102e 17 18
4 19 0 0
3 1 main.$u2 main.$u2 for1.v 0 21 1
