Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'read_reg1' [C:/Users/Pranav/Downloads/Jose_miniproject/Jose_miniproject.srcs/sources_1/new/ALU.v:254]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'read_reg2' [C:/Users/Pranav/Downloads/Jose_miniproject/Jose_miniproject.srcs/sources_1/new/ALU.v:255]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'write_reg' [C:/Users/Pranav/Downloads/Jose_miniproject/Jose_miniproject.srcs/sources_1/new/ALU.v:256]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'operation' [C:/Users/Pranav/Downloads/Jose_miniproject/Jose_miniproject.srcs/sources_1/new/ALU.v:270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'product' [C:/Users/Pranav/Downloads/Jose_miniproject/Jose_miniproject.srcs/sources_1/new/ALU.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cout' [C:/Users/Pranav/Downloads/Jose_miniproject/Jose_miniproject.srcs/sources_1/new/ALU.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Pranav/Downloads/Jose_miniproject/Jose_miniproject.srcs/sources_1/new/ALU.v:161]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cout' [C:/Users/Pranav/Downloads/Jose_miniproject/Jose_miniproject.srcs/sources_1/new/ALU.v:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Pranav/Downloads/Jose_miniproject/Jose_miniproject.srcs/sources_1/new/ALU.v:170]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'alu_result' is not permitted [C:/Users/Pranav/Downloads/Jose_miniproject/Jose_miniproject.srcs/sources_1/new/ALU.v:272]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'alu_result' [C:/Users/Pranav/Downloads/Jose_miniproject/Jose_miniproject.srcs/sources_1/new/ALU.v:316]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
