case__33: case__33
logic__54: logic__54
logic__13: logic__13
T_to_m: T_to_m
muxpart__17: muxpart__17
case__29: case__29
datapath__14: datapath__14
case__14: case__14
case__39: case__39
muxpart: muxpart
reg__2: reg__2
tetrimino: tetrimino
case__3: case__3
block_color: block_color
datapath__25: datapath__1
logic__11: logic__11
counter__1: counter__1
logic__68: logic__68
oled_to_grid_coords: oled_to_grid_coords
datapath__5: datapath__5
reg__5: reg__5
datapath__15: datapath__15
case__1: case__1
case: case
logic__2: logic__2
datapath__16: datapath__16
case__22: case__22
datapath__18__GD: datapath__18__GD
case__34: case__34
datapath__4: datapath__4
case__25: case__25
case__20: case__20
logic__4: logic__4
datapath__23: datapath__23
datapath__19: datapath__19
logic__49: logic__49
reg__6: reg__6
case__30: case__30
keep: keep
datapath: datapath
datapath__26: datapath
case__37: case__37
logic__12: logic__12
logic__9: logic__9
logic__75: logic
logic__7: logic__7
case__19: case__19
case__17: case__17
logic__38: logic__38
case__15: case__15
case__38: case__38
logic__76: logic
datapath__12: datapath__12
muxpart__10: muxpart__10
main__GB1: main__GB1
logic: logic
datapath__22: datapath__22
case__36: case__36
reg__1: reg__1
logic__10: logic__10
datapath__13: datapath__13
case__11: case__11
flexi_clock_D__1: flexi_clock_D
reg: reg
datapath__2: datapath__2
case__35: case__35
get_coords: get_coords
logic__34: logic__34
case__21: case__21
Oled_Display: Oled_Display
logic__35: logic__35
counter__3: counter__3
reg__7: reg__7
logic__65: logic__65
case__26: case__26
oled_to_grid_coords__1: oled_to_grid_coords
case__13: case__13
keep__1: keep__1
logic__40: logic__40
datapath__24: datapath__2
logic__43: logic__43
case__28: case__28
logic__62: logic__62
logic__29: logic__29
counter__4: counter
T_to_m__1: T_to_m
datapath__28: datapath__1
datapath__29: datapath
reg__8: reg__8
counter__2: counter__2
logic__8: logic__8
datapath__17: datapath__17
case__23: case__23
case__31: case__31
logic__39: logic__39
datapath__10: datapath__10
datapath__18: datapath__18
case__32: case__32
logic__6: logic__6
case__10: case__10
datapath__1: datapath__1
muxpart__15: muxpart__15
flexi_clock_D: flexi_clock_D
case__18: case__18
case__16: case__16
datapath__20__GD: datapath__20__GD
show_grid: show_grid
logic__58: logic__58
datapath__6: datapath__6
muxpart__9: muxpart__9
case__2: case__2
T_to_m__2: T_to_m
logic__59: logic__59
muxpart__1: muxpart__1
pix_to_vertical_rowcol: pix_to_vertical_rowcol
logic__53: logic__53
datapath__27: datapath__2
datapath__7: datapath__7
muxpart__16: muxpart__16
logic__51: logic__51
case__40: case__40
datapath__9: datapath__9
case__4: case__4
flexi_clock_D__2: flexi_clock_D
reg__9: reg
datapath__3: datapath__3
case__24: case__24
logic__3: logic__3
reg__10: reg
counter: counter
case__27: case__27
datapath__11: datapath__11
logic__55: logic__55
logic__50: logic__50
muxpart__12: muxpart__12
datapath__8: datapath__8
datapath__21: datapath__21
counter__5: counter
logic__71: logic__71
muxpart__13: muxpart__13
datapath__20: datapath__20
