# MIPS-Single-Cycle-CPU
VHDL implementation of a MIPS single-cycle processor based on the classic Harvard architecture. Supports instruction fetch, decode, execute, memory access, and write-back stages in one clock cycle. Includes ALU, register file, instruction memory, and data memory. Fully verified using testbenches and ModelSim simulations.
