<div id="pf177" class="pf w0 h0" data-page-no="177"><div class="pc pc177 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg177.png"/><div class="t m0 x26 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">MCG_C4 field descriptions</div><div class="t m0 x12c h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y1a7 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x4f h7 y1a8 ff2 fs4 fc0 sc0 ls0">DMX32</div><div class="t m0 x83 h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">DCO Maximum Frequency with 32.768 kHz Reference</div><div class="t m0 x83 h7 y103a ff2 fs4 fc0 sc0 ls0 ws0">The DMX32 bit controls whether the DCO frequency range is narrowed to its maximum frequency with a</div><div class="t m0 x83 h7 y1f31 ff2 fs4 fc0 sc0 ls0 ws0">32.768 kHz reference.</div><div class="t m0 x83 h7 y2141 ff2 fs4 fc0 sc0 ls0 ws0">The following table identifies settings for the DCO frequency range.</div><div class="t m0 x83 h10 y2142 ff1 fs4 fc0 sc0 ls0 ws212">NOTE: <span class="ff2 ws0">The system clocks derived from this source should not exceed their specified maximums.</span></div><div class="t m0 xd7 h7 y2143 ff2 fs4 fc0 sc0 ls0 ws0">DRST_DRS<span class="_ _54"> </span>DMX32<span class="_ _3e"> </span>Reference Range<span class="_ _149"> </span>FLL Factor<span class="_ _b6"> </span>DCO Range</div><div class="t m0 xaa h7 y2144 ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _24"> </span>0<span class="_ _98"> </span>31.25–39.0625 kHz<span class="_ _1c3"> </span>640<span class="_ _14a"> </span>20–25 MHz</div><div class="t m0 x131 h7 y2145 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _131"> </span>32.768 kHz<span class="_ _14a"> </span>732<span class="_ _19d"> </span>24 MHz</div><div class="t m0 xaa h7 y2146 ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _24"> </span>0<span class="_ _98"> </span>31.25–39.0625 kHz<span class="_ _4b"> </span>1280<span class="_ _93"> </span>40–50 MHz</div><div class="t m0 x131 h7 y2147 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _131"> </span>32.768 kHz<span class="_ _92"> </span>1464<span class="_ _4f"> </span>48 MHz</div><div class="t m0 xaa h7 y2148 ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _24"> </span>0<span class="_ _98"> </span>31.25–39.0625 kHz<span class="_ _4b"> </span>1920<span class="_ _93"> </span>60–75 MHz</div><div class="t m0 x131 h7 y2149 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _131"> </span>32.768 kHz<span class="_ _92"> </span>2197<span class="_ _4f"> </span>72 MHz</div><div class="t m0 xaa h7 y214a ff2 fs4 fc0 sc0 ls0 ws0">11<span class="_ _24"> </span>0<span class="_ _98"> </span>31.25–39.0625 kHz<span class="_ _4b"> </span>2560<span class="_ _119"> </span>80–100 MHz</div><div class="t m0 x131 h7 y214b ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _131"> </span>32.768 kHz<span class="_ _92"> </span>2929<span class="_ _4f"> </span>96 MHz</div><div class="t m0 x83 h7 y214c ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>DCO has a default range of 25%.</div><div class="t m0 x83 h7 y214d ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>DCO is fine-tuned for maximum frequency with 32.768 kHz reference.</div><div class="t m0 x1 h7 y214e ff2 fs4 fc0 sc0 ls0">6–5</div><div class="t m0 x33 h7 y214f ff2 fs4 fc0 sc0 ls0">DRST_DRS</div><div class="t m0 x83 h7 y214e ff2 fs4 fc0 sc0 ls0 ws0">DCO Range Select</div><div class="t m0 x83 h7 y2150 ff2 fs4 fc0 sc0 ls0 ws0">The DRS bits select the frequency range for the FLL output, DCOOUT. When the LP bit is set, writes to</div><div class="t m0 x83 h7 y2151 ff2 fs4 fc0 sc0 ls0 ws0">the DRS bits are ignored. The DRST read field indicates the current frequency range for DCOOUT. The</div><div class="t m0 x83 h7 y2152 ff2 fs4 fc0 sc0 ls0 ws0">DRST field does not update immediately after a write to the DRS field due to internal synchronization</div><div class="t m0 x83 h7 y2153 ff2 fs4 fc0 sc0 ls0 ws0">between clock domains. See the DCO Frequency Range table for more details.</div><div class="t m0 x83 h7 y1be3 ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _28"> </span>Encoding 0 — Low range (reset default).</div><div class="t m0 x83 h7 y2154 ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _28"> </span>Encoding 1 — Mid range.</div><div class="t m0 x83 h7 y2155 ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _28"> </span>Encoding 2 — Mid-high range.</div><div class="t m0 x83 h7 y1b8b ff2 fs4 fc0 sc0 ls0 ws0">11<span class="_ _28"> </span>Encoding 3 — High range.</div><div class="t m0 x1 h7 y2156 ff2 fs4 fc0 sc0 ls0">4–1</div><div class="t m0 x60 h7 y2157 ff2 fs4 fc0 sc0 ls0">FCTRIM</div><div class="t m0 x83 h7 y2156 ff2 fs4 fc0 sc0 ls0 ws0">Fast Internal Reference Clock Trim Setting</div><div class="t m0 x83 h17 y2158 ff2 fs4 fc0 sc0 ls0 ws0">FCTRIM <span class="fs9 fc1 ws1a4 v4">1</span> controls the fast internal reference clock frequency by controlling the fast internal reference</div><div class="t m0 x83 h7 y2159 ff2 fs4 fc0 sc0 ls0 ws0">clock period. The FCTRIM bits are binary weighted, that is, bit 1 adjusts twice as much as bit 0. Increasing</div><div class="t m0 x83 h7 y215a ff2 fs4 fc0 sc0 ls0 ws0">the binary value increases the period, and decreasing the value decreases the period.</div><div class="t m0 x83 h7 y1c57 ff2 fs4 fc0 sc0 ls0 ws0">If an FCTRIM[3:0] value stored in nonvolatile memory is to be used, it is your responsibility to copy that</div><div class="t m0 x83 h7 y1f46 ff2 fs4 fc0 sc0 ls0 ws0">value from the nonvolatile memory location to this register.</div><div class="t m0 x97 h7 y1c59 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x91 h7 y215b ff2 fs4 fc0 sc0 ls0">SCFTRIM</div><div class="t m0 x83 h7 y1c59 ff2 fs4 fc0 sc0 ls0 ws0">Slow Internal Reference Clock Fine Trim</div><div class="t m0 x83 h17 y215c ff2 fs4 fc0 sc0 ls0 ws0">SCFTRIM <span class="fs9 fc1 ws1a4 v4">2</span> controls the smallest adjustment of the slow internal reference clock frequency. Setting</div><div class="t m0 x83 h7 y215d ff2 fs4 fc0 sc0 ls0 ws0">SCFTRIM increases the period and clearing SCFTRIM decreases the period by the smallest amount</div><div class="t m0 x83 h7 y215e ff2 fs4 fc0 sc0 ls0">possible.</div><div class="t m0 x83 h7 y215f ff2 fs4 fc0 sc0 ls0 ws0">If an SCFTRIM value stored in nonvolatile memory is to be used, it is your responsibility to copy that value</div><div class="t m0 x83 h7 y2160 ff2 fs4 fc0 sc0 ls0 ws0">from the nonvolatile memory location to this bit.</div><div class="t m0 x9 h7 y2161 ff2 fs4 fc0 sc0 ls0 ws0">1.<span class="_ _1c0"> </span>A value for FCTRIM is loaded during reset from a factory programmed location .</div><div class="t m0 x9 h7 y2162 ff2 fs4 fc0 sc0 ls0 ws0">2.<span class="_ _1c0"> </span>A value for SCFTRIM is loaded during reset from a factory programmed location .</div><div class="t m0 x102 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 24 Multipurpose Clock Generator (MCG)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>375</div><a class="l" href="#pf177" data-dest-detail='[375,"XYZ",null,94.65,null]'><div class="d m1" style="border-style:none;position:absolute;left:168.345000px;bottom:246.991000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf177" data-dest-detail='[375,"XYZ",null,79.65,null]'><div class="d m1" style="border-style:none;position:absolute;left:174.348000px;bottom:163.091000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
