5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd enum1.2.vcd -o enum1.2.cdd -v enum1.2.v
3 0 $root $root NA 0 0 1
3 0 main main enum1.2.v 1 20 1
2 1 6 70007 0 1 0 0 0 B
2 2 6 10003 0 1 400 0 0 foo
2 3 6 10007 1 37 100a 1 2
2 4 7 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 5 7 10003 2 2c 12000a 4 0 32 2 aa aa aa aa aa aa aa aa
2 6 8 70007 0 1 0 0 0 A
2 7 8 10003 0 1 400 0 0 foo
2 8 8 10007 1 37 6 6 7
1 A 3 a000f 1 0 15 0 16 1 0 0 0 0
1 B 3 a0012 1 0 15 0 16 1 1 0 0 0
1 C 3 a0015 1 0 15 0 16 1 4 0 0 0
1 foo 3 830018 1 0 15 0 16 1 10aa aa aa aa
4 8 0 0
4 5 8 0
4 3 5 5
