 <html> 
  <head>
    <script type="text/javascript" src="file:///C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\report\reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="file:///C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\report\reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="synthesis-menu" class="treeview" style="padding-left:12;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">Top_syn (synthesis)</b> 
         <ul rel="open" style="font-size:small;">

<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Synthesis -  </b> 
<ul rel="open">
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#compilerReport1" target="srrFrame" title="">Compiler Report</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#compilerReport4" target="srrFrame" title="">Compiler Constraint Applicator</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#mapperReport6" target="srrFrame" title="">Pre-mapping Report</a>  
<ul rel="open" >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#mapperReport7" target="srrFrame" title="">Clock Summary</a>  </li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#mapperReport8" target="srrFrame" title="">Mapper Report</a>  
<ul rel="open" >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#mapperReport9" target="srrFrame" title="">Compile Point Summary</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#clockReport10" target="srrFrame" title="">Clock Conversion</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#timingReport11" target="srrFrame" title="">Timing Report</a>  
<ul rel="open" >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#performanceSummary12" target="srrFrame" title="">Performance Summary</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#clockRelationships13" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#interfaceInfo14" target="srrFrame" title="">Interface Information</a>  </li>
<li><a href="file:///#" target="srrFrame" title="">Detailed Report for Clocks</a>  
<ul  >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#clockReport15" target="srrFrame" title="">Clock: Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV</a>  
<ul  >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#startingSlack16" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#endingSlack17" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#worstPaths18" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#clockReport19" target="srrFrame" title="">Clock: DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R</a>  
<ul  >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#startingSlack20" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#endingSlack21" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#worstPaths22" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#clockReport23" target="srrFrame" title="">Clock: DataSource_Transcievers_0/OneLane_Transciever_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R</a>  
<ul  >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#startingSlack24" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#endingSlack25" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#worstPaths26" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#clockReport27" target="srrFrame" title="">Clock: DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R</a>  
<ul  >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#startingSlack28" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#endingSlack29" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#worstPaths30" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#clockReport31" target="srrFrame" title="">Clock: DataSource_Transcievers_0/OneLane_Transciever_0_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R</a>  
<ul  >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#startingSlack32" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#endingSlack33" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#worstPaths34" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#clockReport35" target="srrFrame" title="">Clock: FTDI_CLK</a>  
<ul  >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#startingSlack36" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#endingSlack37" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#worstPaths38" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#clockReport39" target="srrFrame" title="">Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#startingSlack40" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#endingSlack41" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#worstPaths42" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#clockReport43" target="srrFrame" title="">Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#startingSlack44" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#endingSlack45" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#worstPaths46" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#clockReport47" target="srrFrame" title="">Clock: Top|N_4_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#startingSlack48" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#endingSlack49" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#worstPaths50" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#clockReport51" target="srrFrame" title="">Clock: System</a>  
<ul  >
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#startingSlack52" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#endingSlack53" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#worstPaths54" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li></ul></li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top_dsp_rpt.txt" target="srrFrame" title="">DSP Report (23:14 07-Feb)</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top_ram_rpt.txt" target="srrFrame" title="">RAM Report (23:14 07-Feb)</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top_fanout_rpt.txt" target="srrFrame" title="">Fanout Report (23:14 07-Feb)</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\syntmp\Top_srr.htm#resourceUsage55" target="srrFrame" title="">Resource Utilization</a>  </li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top_cck.rpt" target="srrFrame" title="">Constraint Checker Report (23:14 07-Feb)</a>  </li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\rpt_Top.areasrr" target="srrFrame" title="">Hierarchical Area Report(Top) (23:14 07-Feb)</a>  </li></ul></li>
<li><a href="file:///C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\stdout.log" target="srrFrame" title="">Session Log (22:14 13-Sep)</a>  
<ul  ></ul></li>         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("synthesis-menu")</script>

  </body>
 </html>