# do runsim.do
# Model Technology ModelSim DE vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap work work 
# Copying /tools/mentor/ModelSim/2024.2/modelsim_dlx/linuxpe/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 18:40:10 on Nov 17,2024
# vlog -reportprogress 300 "+acc" -incr ../../rtl/alu/alu.v 
# -- Compiling module alu_mac
# 
# Top level modules:
# 	alu_mac
# End time: 18:40:10 on Nov 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 18:40:10 on Nov 17,2024
# vlog -reportprogress 300 "+acc" -incr test_alu.v 
# ** Error: (vlog-13027) test_alu.v(61): near "i": Syntax error. 'for' loop variable declaration only allowed in SystemVerilog.
# ** Error: test_alu.v(61): (vlog-2730) Undefined variable: 'i'.
# ** Error: (vlog-13069) test_alu.v(61): near ")": syntax error, unexpected ')', expecting ';'.
# ** Error: test_alu.v(66): Declarations not allowed in unnamed block.
# ** Error: test_alu.v(67): Declarations not allowed in unnamed block.
# ** Error: test_alu.v(68): Illegal declaration after the statement near line '63'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: test_alu.v(73): (vlog-13161) unexpected '$fwrite'
# ** Error: (vlog-13069) test_alu.v(76): near "=": syntax error, unexpected '='.
# ** Error: test_alu.v(76): (vlog-13205) Syntax error found in the scope following 'error_count'. Is there a missing '::'?
# End time: 18:40:11 on Nov 17,2024, Elapsed time: 0:00:01
# Errors: 9, Warnings: 0
# ** Error: /tools/mentor/ModelSim/2024.2/modelsim_dlx/linuxpe/vlog failed.
# Error in macro ./runsim.do line 11
# /tools/mentor/ModelSim/2024.2/modelsim_dlx/linuxpe/vlog failed.
#     while executing
# "vlog +acc -incr test_alu.v "
