Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Sep 21 14:03:50 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PCB_Test1_wrapper_timing_summary_routed.rpt -pb PCB_Test1_wrapper_timing_summary_routed.pb -rpx PCB_Test1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : PCB_Test1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3655)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10525)
5. checking no_input_delay (20)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3655)
---------------------------
 There are 3655 register/latch pins with no clock driven by root clock pin: sysclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10525)
----------------------------------------------------
 There are 10525 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                10568          inf        0.000                      0                10568           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         10568 Endpoints
Min Delay         10568 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.505ns  (logic 2.437ns (23.199%)  route 8.068ns (76.801%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE                         0.000     0.000 r  PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.819     1.198    PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.743 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.743    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.943 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[2]
                         net (fo=218, routed)         4.051     5.994    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_5
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.253     6.247 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_410/O
                         net (fo=1, routed)           0.000     6.247    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_410_n_0
    SLICE_X43Y53         MUXF7 (Prop_muxf7_I1_O)      0.182     6.429 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_203/O
                         net (fo=1, routed)           0.000     6.429    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_203_n_0
    SLICE_X43Y53         MUXF8 (Prop_muxf8_I1_O)      0.079     6.508 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_81/O
                         net (fo=3, routed)           0.992     7.500    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_81_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I3_O)        0.264     7.764 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_10/O
                         net (fo=3, routed)           1.414     9.178    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_10_n_0
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.105     9.283 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_5/O
                         net (fo=1, routed)           0.000     9.283    PCB_Test1_i/TM_packet_sender_0/U0/p_0_out[1]
    SLICE_X26Y44         MUXF7 (Prop_muxf7_I0_O)      0.178     9.461 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]_i_2/O
                         net (fo=1, routed)           0.792    10.253    PCB_Test1_i/TM_packet_sender_0/U0/in15[1]
    SLICE_X18Y44         LUT5 (Prop_lut5_I0_O)        0.252    10.505 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    10.505    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_1_n_0
    SLICE_X18Y44         FDRE                                         r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.381ns  (logic 2.122ns (20.441%)  route 8.259ns (79.559%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT5=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE                         0.000     0.000 r  PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.819     1.198    PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.743 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.743    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.943 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[2]
                         net (fo=218, routed)         3.657     5.600    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_5
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.253     5.853 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_194/O
                         net (fo=2, routed)           0.804     6.657    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_194_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I0_O)        0.105     6.762 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_23/O
                         net (fo=2, routed)           0.603     7.365    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_23_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.105     7.470 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_10/O
                         net (fo=4, routed)           1.577     9.047    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_10_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I0_O)        0.105     9.152 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_5/O
                         net (fo=1, routed)           0.000     9.152    PCB_Test1_i/TM_packet_sender_0/U0/p_0_out[4]
    SLICE_X25Y44         MUXF7 (Prop_muxf7_I0_O)      0.178     9.330 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]_i_2/O
                         net (fo=1, routed)           0.799    10.129    PCB_Test1_i/TM_packet_sender_0/U0/in15[4]
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.252    10.381 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    10.381    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.083ns  (logic 2.460ns (24.397%)  route 7.623ns (75.603%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE                         0.000     0.000 r  PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.819     1.198    PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.743 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.743    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.943 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[2]
                         net (fo=218, routed)         4.119     6.062    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_5
    SLICE_X45Y56         LUT6 (Prop_lut6_I4_O)        0.253     6.315 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_387/O
                         net (fo=1, routed)           0.000     6.315    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_387_n_0
    SLICE_X45Y56         MUXF7 (Prop_muxf7_I0_O)      0.199     6.514 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_180/O
                         net (fo=1, routed)           0.000     6.514    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_180_n_0
    SLICE_X45Y56         MUXF8 (Prop_muxf8_I0_O)      0.085     6.599 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_73/O
                         net (fo=3, routed)           0.997     7.596    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_73_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.264     7.860 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_13/O
                         net (fo=4, routed)           1.092     8.952    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_13_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.105     9.057 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_5/O
                         net (fo=1, routed)           0.000     9.057    PCB_Test1_i/TM_packet_sender_0/U0/p_0_out[3]
    SLICE_X26Y45         MUXF7 (Prop_muxf7_I0_O)      0.178     9.235 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]_i_2/O
                         net (fo=1, routed)           0.596     9.831    PCB_Test1_i/TM_packet_sender_0/U0/in15[3]
    SLICE_X23Y46         LUT5 (Prop_lut5_I0_O)        0.252    10.083 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_1/O
                         net (fo=1, routed)           0.000    10.083    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_1_n_0
    SLICE_X23Y46         FDRE                                         r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.947ns  (logic 2.341ns (23.534%)  route 7.606ns (76.466%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE                         0.000     0.000 r  PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.819     1.198    PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.743 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.743    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.943 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[2]
                         net (fo=218, routed)         3.972     5.915    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_5
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.253     6.168 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_412/O
                         net (fo=1, routed)           0.000     6.168    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_412_n_0
    SLICE_X43Y55         MUXF7 (Prop_muxf7_I1_O)      0.206     6.374 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_208/O
                         net (fo=1, routed)           0.000     6.374    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_208_n_0
    SLICE_X43Y55         MUXF8 (Prop_muxf8_I0_O)      0.085     6.459 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_83/O
                         net (fo=3, routed)           0.968     7.426    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_83_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I1_O)        0.264     7.690 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_29/O
                         net (fo=3, routed)           1.068     8.758    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_29_n_0
    SLICE_X27Y46         LUT6 (Prop_lut6_I0_O)        0.105     8.863 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_4/O
                         net (fo=1, routed)           0.780     9.643    PCB_Test1_i/TM_packet_sender_0/U0/p_0_out[6]
    SLICE_X22Y45         LUT6 (Prop_lut6_I1_O)        0.105     9.748 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_2/O
                         net (fo=1, routed)           0.000     9.748    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_2_n_0
    SLICE_X22Y45         MUXF7 (Prop_muxf7_I0_O)      0.199     9.947 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.947    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]_i_1_n_0
    SLICE_X22Y45         FDRE                                         r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.892ns  (logic 2.122ns (21.451%)  route 7.770ns (78.549%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT5=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE                         0.000     0.000 r  PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.819     1.198    PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.743 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.743    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.943 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[2]
                         net (fo=218, routed)         3.657     5.600    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_5
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.253     5.853 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_194/O
                         net (fo=2, routed)           0.940     6.793    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_194_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I3_O)        0.105     6.898 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_78/O
                         net (fo=1, routed)           0.759     7.657    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_78_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.105     7.762 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_28/O
                         net (fo=1, routed)           1.083     8.845    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_28_n_0
    SLICE_X27Y45         LUT6 (Prop_lut6_I3_O)        0.105     8.950 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_9/O
                         net (fo=1, routed)           0.000     8.950    PCB_Test1_i/TM_packet_sender_0/U0/p_0_out[7]
    SLICE_X27Y45         MUXF7 (Prop_muxf7_I0_O)      0.178     9.128 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_5/O
                         net (fo=1, routed)           0.512     9.640    PCB_Test1_i/TM_packet_sender_0/U0/in15[7]
    SLICE_X18Y45         LUT5 (Prop_lut5_I0_O)        0.252     9.892 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_3/O
                         net (fo=1, routed)           0.000     9.892    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_3_n_0
    SLICE_X18Y45         FDRE                                         r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.828ns  (logic 2.313ns (23.534%)  route 7.515ns (76.466%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE                         0.000     0.000 r  PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.819     1.198    PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.743 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.743    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.943 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[2]
                         net (fo=218, routed)         4.119     6.062    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_5
    SLICE_X45Y56         LUT6 (Prop_lut6_I4_O)        0.253     6.315 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_387/O
                         net (fo=1, routed)           0.000     6.315    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_387_n_0
    SLICE_X45Y56         MUXF7 (Prop_muxf7_I0_O)      0.199     6.514 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_180/O
                         net (fo=1, routed)           0.000     6.514    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_180_n_0
    SLICE_X45Y56         MUXF8 (Prop_muxf8_I0_O)      0.085     6.599 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_73/O
                         net (fo=3, routed)           0.997     7.596    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_73_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.264     7.860 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_13/O
                         net (fo=4, routed)           0.947     8.807    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_13_n_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I3_O)        0.105     8.912 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_4/O
                         net (fo=1, routed)           0.633     9.545    PCB_Test1_i/TM_packet_sender_0/U0/p_0_out[2]
    SLICE_X22Y45         LUT6 (Prop_lut6_I1_O)        0.105     9.650 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_2/O
                         net (fo=1, routed)           0.000     9.650    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_2_n_0
    SLICE_X22Y45         MUXF7 (Prop_muxf7_I0_O)      0.178     9.828 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.828    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]_i_1_n_0
    SLICE_X22Y45         FDRE                                         r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.708ns  (logic 2.290ns (23.588%)  route 7.418ns (76.412%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE                         0.000     0.000 r  PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.819     1.198    PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.743 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.743    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.943 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[2]
                         net (fo=218, routed)         4.051     5.994    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_5
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.253     6.247 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_410/O
                         net (fo=1, routed)           0.000     6.247    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_410_n_0
    SLICE_X43Y53         MUXF7 (Prop_muxf7_I1_O)      0.182     6.429 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_203/O
                         net (fo=1, routed)           0.000     6.429    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_203_n_0
    SLICE_X43Y53         MUXF8 (Prop_muxf8_I1_O)      0.079     6.508 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_81/O
                         net (fo=3, routed)           0.992     7.500    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_81_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I3_O)        0.264     7.764 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_10/O
                         net (fo=3, routed)           1.059     8.823    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_10_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I0_O)        0.105     8.928 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_4/O
                         net (fo=1, routed)           0.497     9.425    PCB_Test1_i/TM_packet_sender_0/U0/p_0_out[0]
    SLICE_X22Y46         LUT6 (Prop_lut6_I1_O)        0.105     9.530 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_2/O
                         net (fo=1, routed)           0.000     9.530    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_2_n_0
    SLICE_X22Y46         MUXF7 (Prop_muxf7_I0_O)      0.178     9.708 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.708    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.587ns  (logic 2.122ns (22.135%)  route 7.465ns (77.865%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT5=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE                         0.000     0.000 r  PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.819     1.198    PCB_Test1_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X19Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     1.743 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.743    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.943 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[2]
                         net (fo=218, routed)         3.657     5.600    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_5
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.253     5.853 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_194/O
                         net (fo=2, routed)           0.804     6.657    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_194_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I0_O)        0.105     6.762 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_23/O
                         net (fo=2, routed)           0.603     7.365    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_23_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I5_O)        0.105     7.470 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_10/O
                         net (fo=4, routed)           1.313     8.784    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_10_n_0
    SLICE_X25Y45         LUT6 (Prop_lut6_I5_O)        0.105     8.889 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_5/O
                         net (fo=1, routed)           0.000     8.889    PCB_Test1_i/TM_packet_sender_0/U0/p_0_out[5]
    SLICE_X25Y45         MUXF7 (Prop_muxf7_I0_O)      0.178     9.067 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]_i_2/O
                         net (fo=1, routed)           0.268     9.335    PCB_Test1_i/TM_packet_sender_0/U0/in15[5]
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.252     9.587 r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1/O
                         net (fo=1, routed)           0.000     9.587    PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  PCB_Test1_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[143]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.113ns  (logic 0.630ns (6.913%)  route 8.483ns (93.087%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE                         0.000     0.000 r  PCB_Test1_i/Switchmod_0/U0/o_signal_reg/C
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  PCB_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          3.749     4.147    PCB_Test1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.232     4.379 f  PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         4.734     9.113    PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X39Y55         FDCE                                         f  PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[143]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[156]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.894ns  (logic 0.630ns (7.084%)  route 8.264ns (92.916%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE                         0.000     0.000 r  PCB_Test1_i/Switchmod_0/U0/o_signal_reg/C
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  PCB_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=88, routed)          3.749     4.147    PCB_Test1_i/GNSS_Fetcher_mod_0/U0/reset_n
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.232     4.379 f  PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2/O
                         net (fo=356, routed)         4.515     8.894    PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf[351]_i_2_n_0
    SLICE_X40Y56         FDCE                                         f  PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[156]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PCB_Test1_i/I2C_full_sensor_data_0/U0/rtc_data_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_Test1_i/I2C_full_sensor_data_0/U0/o_TX_RTC_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.185ns  (logic 0.128ns (69.182%)  route 0.057ns (30.818%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE                         0.000     0.000 r  PCB_Test1_i/I2C_full_sensor_data_0/U0/rtc_data_reg[8]/C
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  PCB_Test1_i/I2C_full_sensor_data_0/U0/rtc_data_reg[8]/Q
                         net (fo=1, routed)           0.057     0.185    PCB_Test1_i/I2C_full_sensor_data_0/U0/rtc_data_reg_n_0_[8]
    SLICE_X33Y51         FDRE                                         r  PCB_Test1_i/I2C_full_sensor_data_0/U0/o_TX_RTC_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[63]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PCB_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[63]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.188ns  (logic 0.128ns (68.143%)  route 0.060ns (31.857%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDCE                         0.000     0.000 r  PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[63]/C
    SLICE_X49Y56         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[63]/Q
                         net (fo=1, routed)           0.060     0.188    PCB_Test1_i/GNSS_Sender_0/U0/i_gnss_data[63]
    SLICE_X48Y56         FDCE                                         r  PCB_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[63]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PCB_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.230ns  (logic 0.128ns (55.744%)  route 0.102ns (44.256%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE                         0.000     0.000 r  PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[20]/C
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[20]/Q
                         net (fo=1, routed)           0.102     0.230    PCB_Test1_i/GNSS_Sender_0/U0/i_gnss_data[20]
    SLICE_X48Y45         FDCE                                         r  PCB_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[183]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PCB_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[183]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.128ns (55.411%)  route 0.103ns (44.589%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDCE                         0.000     0.000 r  PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[183]/C
    SLICE_X48Y49         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[183]/Q
                         net (fo=1, routed)           0.103     0.231    PCB_Test1_i/GNSS_Sender_0/U0/i_gnss_data[183]
    SLICE_X46Y50         FDCE                                         r  PCB_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[183]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_Test1_i/Read1_100MHZ_0/U0/A_buf_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PCB_Test1_i/Read1_100MHZ_0/U0/BF_data_buf_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (55.046%)  route 0.105ns (44.954%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDCE                         0.000     0.000 r  PCB_Test1_i/Read1_100MHZ_0/U0/A_buf_reg[4]/C
    SLICE_X4Y56          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  PCB_Test1_i/Read1_100MHZ_0/U0/A_buf_reg[4]/Q
                         net (fo=1, routed)           0.105     0.233    PCB_Test1_i/Read1_100MHZ_0/U0/in17[29]
    SLICE_X5Y56          FDRE                                         r  PCB_Test1_i/Read1_100MHZ_0/U0/BF_data_buf_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[203]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PCB_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[203]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.141ns (60.399%)  route 0.092ns (39.601%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDCE                         0.000     0.000 r  PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[203]/C
    SLICE_X33Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[203]/Q
                         net (fo=1, routed)           0.092     0.233    PCB_Test1_i/GNSS_Sender_0/U0/i_gnss_data[203]
    SLICE_X32Y41         FDCE                                         r  PCB_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[203]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[228]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PCB_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[228]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.141ns (59.856%)  route 0.095ns (40.144%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDCE                         0.000     0.000 r  PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[228]/C
    SLICE_X27Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[228]/Q
                         net (fo=1, routed)           0.095     0.236    PCB_Test1_i/GNSS_Sender_0/U0/i_gnss_data[228]
    SLICE_X25Y38         FDCE                                         r  PCB_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[228]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[131]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PCB_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[131]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.141ns (59.673%)  route 0.095ns (40.327%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDCE                         0.000     0.000 r  PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[131]/C
    SLICE_X40Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[131]/Q
                         net (fo=1, routed)           0.095     0.236    PCB_Test1_i/GNSS_Sender_0/U0/i_gnss_data[131]
    SLICE_X39Y42         FDCE                                         r  PCB_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[131]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_Test1_i/I2C_full_sensor_data_0/U0/rtc_data_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCB_Test1_i/I2C_full_sensor_data_0/U0/o_TX_RTC_data_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.704%)  route 0.110ns (46.296%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE                         0.000     0.000 r  PCB_Test1_i/I2C_full_sensor_data_0/U0/rtc_data_reg[23]/C
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  PCB_Test1_i/I2C_full_sensor_data_0/U0/rtc_data_reg[23]/Q
                         net (fo=1, routed)           0.110     0.238    PCB_Test1_i/I2C_full_sensor_data_0/U0/rtc_data_reg_n_0_[23]
    SLICE_X30Y50         FDRE                                         r  PCB_Test1_i/I2C_full_sensor_data_0/U0/o_TX_RTC_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[82]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PCB_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[82]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (58.888%)  route 0.098ns (41.112%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDCE                         0.000     0.000 r  PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[82]/C
    SLICE_X49Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PCB_Test1_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[82]/Q
                         net (fo=1, routed)           0.098     0.239    PCB_Test1_i/GNSS_Sender_0/U0/i_gnss_data[82]
    SLICE_X46Y44         FDCE                                         r  PCB_Test1_i/GNSS_Sender_0/U0/gnss_data_buf_reg[82]/D
  -------------------------------------------------------------------    -------------------





