#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5b4431766590 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5b4431737a60 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0x5b443173bcd0 .functor NOT 1, L_0x5b443178a470, C4<0>, C4<0>, C4<0>;
L_0x5b443178a2f0 .functor XOR 9, L_0x5b443178a120, L_0x5b443178a250, C4<000000000>, C4<000000000>;
L_0x5b443178a400 .functor XOR 9, L_0x5b443178a2f0, L_0x5b443178a360, C4<000000000>, C4<000000000>;
v0x5b4431787180_0 .net *"_ivl_10", 8 0, L_0x5b443178a360;  1 drivers
v0x5b4431787280_0 .net *"_ivl_12", 8 0, L_0x5b443178a400;  1 drivers
v0x5b4431787360_0 .net *"_ivl_2", 8 0, L_0x5b443178a080;  1 drivers
v0x5b4431787420_0 .net *"_ivl_4", 8 0, L_0x5b443178a120;  1 drivers
v0x5b4431787500_0 .net *"_ivl_6", 8 0, L_0x5b443178a250;  1 drivers
v0x5b4431787630_0 .net *"_ivl_8", 8 0, L_0x5b443178a2f0;  1 drivers
v0x5b4431787710_0 .net "a", 7 0, v0x5b44317854a0_0;  1 drivers
v0x5b44317877d0_0 .net "b", 7 0, v0x5b4431785560_0;  1 drivers
v0x5b4431787890_0 .var "clk", 0 0;
v0x5b4431787930_0 .net "overflow_dut", 0 0, L_0x5b4431789d80;  1 drivers
v0x5b44317879d0_0 .net "overflow_ref", 0 0, L_0x5b443173c720;  1 drivers
v0x5b4431787a70_0 .net "s_dut", 7 0, L_0x5b4431789f30;  1 drivers
v0x5b4431787b40_0 .net "s_ref", 7 0, L_0x5b4431788550;  1 drivers
v0x5b4431787c10_0 .var/2u "stats1", 223 0;
v0x5b4431787cb0_0 .var/2u "strobe", 0 0;
v0x5b4431787d50_0 .net "tb_match", 0 0, L_0x5b443178a470;  1 drivers
v0x5b4431787e10_0 .net "tb_mismatch", 0 0, L_0x5b443173bcd0;  1 drivers
v0x5b4431787fe0_0 .net "wavedrom_enable", 0 0, v0x5b44317856a0_0;  1 drivers
v0x5b44317880b0_0 .net "wavedrom_title", 511 0, v0x5b4431785740_0;  1 drivers
L_0x5b443178a080 .concat [ 1 8 0 0], L_0x5b443173c720, L_0x5b4431788550;
L_0x5b443178a120 .concat [ 1 8 0 0], L_0x5b443173c720, L_0x5b4431788550;
L_0x5b443178a250 .concat [ 1 8 0 0], L_0x5b4431789d80, L_0x5b4431789f30;
L_0x5b443178a360 .concat [ 1 8 0 0], L_0x5b443173c720, L_0x5b4431788550;
L_0x5b443178a470 .cmp/eeq 9, L_0x5b443178a080, L_0x5b443178a400;
S_0x5b443174da50 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x5b4431737a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x5b443173c040 .functor XOR 1, L_0x5b44317886c0, L_0x5b4431788760, C4<0>, C4<0>;
L_0x5b443173c3b0 .functor XOR 1, L_0x5b44317889d0, L_0x5b4431788ac0, C4<0>, C4<0>;
L_0x5b443173c720 .functor AND 1, L_0x5b44317888e0, L_0x5b443173c3b0, C4<1>, C4<1>;
v0x5b443173b3c0_0 .net *"_ivl_0", 8 0, L_0x5b44317881e0;  1 drivers
v0x5b443173b700_0 .net *"_ivl_13", 0 0, L_0x5b44317886c0;  1 drivers
v0x5b443173ba70_0 .net *"_ivl_15", 0 0, L_0x5b4431788760;  1 drivers
v0x5b443173bde0_0 .net *"_ivl_16", 0 0, L_0x5b443173c040;  1 drivers
v0x5b443173c150_0 .net *"_ivl_19", 0 0, L_0x5b44317888e0;  1 drivers
v0x5b443173c4c0_0 .net *"_ivl_21", 0 0, L_0x5b44317889d0;  1 drivers
v0x5b443173c830_0 .net *"_ivl_23", 0 0, L_0x5b4431788ac0;  1 drivers
v0x5b44317844f0_0 .net *"_ivl_24", 0 0, L_0x5b443173c3b0;  1 drivers
L_0x79becf7cb018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b44317845b0_0 .net *"_ivl_3", 0 0, L_0x79becf7cb018;  1 drivers
v0x5b4431784690_0 .net *"_ivl_4", 8 0, L_0x5b44317882e0;  1 drivers
L_0x79becf7cb060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b4431784770_0 .net *"_ivl_7", 0 0, L_0x79becf7cb060;  1 drivers
v0x5b4431784850_0 .net "a", 7 0, v0x5b44317854a0_0;  alias, 1 drivers
v0x5b4431784930_0 .net "b", 7 0, v0x5b4431785560_0;  alias, 1 drivers
v0x5b4431784a10_0 .net "overflow", 0 0, L_0x5b443173c720;  alias, 1 drivers
v0x5b4431784ad0_0 .net "s", 7 0, L_0x5b4431788550;  alias, 1 drivers
v0x5b4431784bb0_0 .net "sum", 8 0, L_0x5b4431788460;  1 drivers
L_0x5b44317881e0 .concat [ 8 1 0 0], v0x5b44317854a0_0, L_0x79becf7cb018;
L_0x5b44317882e0 .concat [ 8 1 0 0], v0x5b4431785560_0, L_0x79becf7cb060;
L_0x5b4431788460 .arith/sum 9, L_0x5b44317881e0, L_0x5b44317882e0;
L_0x5b4431788550 .part L_0x5b4431788460, 0, 8;
L_0x5b44317886c0 .part v0x5b44317854a0_0, 7, 1;
L_0x5b4431788760 .part v0x5b4431785560_0, 7, 1;
L_0x5b44317888e0 .reduce/nor L_0x5b443173c040;
L_0x5b44317889d0 .part v0x5b44317854a0_0, 7, 1;
L_0x5b4431788ac0 .part L_0x5b4431788550, 7, 1;
S_0x5b4431784d10 .scope module, "stim1" "stimulus_gen" 3 98, 3 18 0, S_0x5b4431737a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x5b44317854a0_0 .var "a", 7 0;
v0x5b4431785560_0 .var "b", 7 0;
v0x5b4431785600_0 .net "clk", 0 0, v0x5b4431787890_0;  1 drivers
v0x5b44317856a0_0 .var "wavedrom_enable", 0 0;
v0x5b4431785740_0 .var "wavedrom_title", 511 0;
E_0x5b443174c7a0/0 .event negedge, v0x5b4431785600_0;
E_0x5b443174c7a0/1 .event posedge, v0x5b4431785600_0;
E_0x5b443174c7a0 .event/or E_0x5b443174c7a0/0, E_0x5b443174c7a0/1;
E_0x5b443174c4e0 .event negedge, v0x5b4431785600_0;
E_0x5b443174cc90 .event posedge, v0x5b4431785600_0;
S_0x5b4431784fa0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x5b4431784d10;
 .timescale -12 -12;
v0x5b44317851a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5b44317852a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x5b4431784d10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5b4431785910 .scope module, "top_module1" "top_module" 3 109, 4 1 0, S_0x5b4431737a60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x5b4431753e70 .functor AND 1, L_0x5b4431789010, L_0x5b44317891f0, C4<1>, C4<1>;
L_0x5b4431789460 .functor NOT 1, L_0x5b4431789330, C4<0>, C4<0>, C4<0>;
L_0x5b4431789520 .functor AND 1, L_0x5b4431753e70, L_0x5b4431789460, C4<1>, C4<1>;
L_0x5b44317896d0 .functor NOT 1, L_0x5b4431789630, C4<0>, C4<0>, C4<0>;
L_0x5b44317899c0 .functor NOT 1, L_0x5b44317897c0, C4<0>, C4<0>, C4<0>;
L_0x5b4431789a80 .functor AND 1, L_0x5b44317896d0, L_0x5b44317899c0, C4<1>, C4<1>;
L_0x5b4431789c70 .functor AND 1, L_0x5b4431789a80, L_0x5b4431789bd0, C4<1>, C4<1>;
L_0x5b4431789d80 .functor OR 1, L_0x5b4431789520, L_0x5b4431789c70, C4<0>, C4<0>;
v0x5b4431785af0_0 .net *"_ivl_0", 8 0, L_0x5b4431788cf0;  1 drivers
v0x5b4431785bd0_0 .net *"_ivl_11", 0 0, L_0x5b4431789010;  1 drivers
v0x5b4431785cb0_0 .net *"_ivl_13", 0 0, L_0x5b44317891f0;  1 drivers
v0x5b4431785d70_0 .net *"_ivl_14", 0 0, L_0x5b4431753e70;  1 drivers
v0x5b4431785e50_0 .net *"_ivl_17", 0 0, L_0x5b4431789330;  1 drivers
v0x5b4431785f80_0 .net *"_ivl_18", 0 0, L_0x5b4431789460;  1 drivers
v0x5b4431786060_0 .net *"_ivl_20", 0 0, L_0x5b4431789520;  1 drivers
v0x5b4431786140_0 .net *"_ivl_23", 0 0, L_0x5b4431789630;  1 drivers
v0x5b4431786220_0 .net *"_ivl_24", 0 0, L_0x5b44317896d0;  1 drivers
v0x5b4431786390_0 .net *"_ivl_27", 0 0, L_0x5b44317897c0;  1 drivers
v0x5b4431786470_0 .net *"_ivl_28", 0 0, L_0x5b44317899c0;  1 drivers
L_0x79becf7cb0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b4431786550_0 .net *"_ivl_3", 0 0, L_0x79becf7cb0a8;  1 drivers
v0x5b4431786630_0 .net *"_ivl_30", 0 0, L_0x5b4431789a80;  1 drivers
v0x5b4431786710_0 .net *"_ivl_33", 0 0, L_0x5b4431789bd0;  1 drivers
v0x5b44317867f0_0 .net *"_ivl_34", 0 0, L_0x5b4431789c70;  1 drivers
v0x5b44317868d0_0 .net *"_ivl_4", 8 0, L_0x5b4431788de0;  1 drivers
L_0x79becf7cb0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b44317869b0_0 .net *"_ivl_7", 0 0, L_0x79becf7cb0f0;  1 drivers
v0x5b4431786a90_0 .net "a", 7 0, v0x5b44317854a0_0;  alias, 1 drivers
v0x5b4431786b50_0 .net "b", 7 0, v0x5b4431785560_0;  alias, 1 drivers
v0x5b4431786c60_0 .net "overflow", 0 0, L_0x5b4431789d80;  alias, 1 drivers
v0x5b4431786d20_0 .net "s", 7 0, L_0x5b4431789f30;  alias, 1 drivers
v0x5b4431786e00_0 .net "sum", 8 0, L_0x5b4431788ed0;  1 drivers
L_0x5b4431788cf0 .concat [ 8 1 0 0], v0x5b44317854a0_0, L_0x79becf7cb0a8;
L_0x5b4431788de0 .concat [ 8 1 0 0], v0x5b4431785560_0, L_0x79becf7cb0f0;
L_0x5b4431788ed0 .arith/sum 9, L_0x5b4431788cf0, L_0x5b4431788de0;
L_0x5b4431789010 .part v0x5b44317854a0_0, 7, 1;
L_0x5b44317891f0 .part v0x5b4431785560_0, 7, 1;
L_0x5b4431789330 .part L_0x5b4431788ed0, 7, 1;
L_0x5b4431789630 .part v0x5b44317854a0_0, 7, 1;
L_0x5b44317897c0 .part v0x5b4431785560_0, 7, 1;
L_0x5b4431789bd0 .part L_0x5b4431788ed0, 7, 1;
L_0x5b4431789f30 .part L_0x5b4431788ed0, 0, 8;
S_0x5b4431786f60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 117, 3 117 0, S_0x5b4431737a60;
 .timescale -12 -12;
E_0x5b4431734760 .event anyedge, v0x5b4431787cb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5b4431787cb0_0;
    %nor/r;
    %assign/vec4 v0x5b4431787cb0_0, 0;
    %wait E_0x5b4431734760;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5b4431784d10;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5b4431785560_0, 0;
    %assign/vec4 v0x5b44317854a0_0, 0;
    %wait E_0x5b443174c4e0;
    %wait E_0x5b443174cc90;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5b4431785560_0, 0;
    %assign/vec4 v0x5b44317854a0_0, 0;
    %wait E_0x5b443174cc90;
    %pushi/vec4 112, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5b4431785560_0, 0;
    %assign/vec4 v0x5b44317854a0_0, 0;
    %wait E_0x5b443174cc90;
    %pushi/vec4 28784, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5b4431785560_0, 0;
    %assign/vec4 v0x5b44317854a0_0, 0;
    %wait E_0x5b443174cc90;
    %pushi/vec4 28816, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5b4431785560_0, 0;
    %assign/vec4 v0x5b44317854a0_0, 0;
    %wait E_0x5b443174cc90;
    %pushi/vec4 36976, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5b4431785560_0, 0;
    %assign/vec4 v0x5b44317854a0_0, 0;
    %wait E_0x5b443174cc90;
    %pushi/vec4 37008, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5b4431785560_0, 0;
    %assign/vec4 v0x5b44317854a0_0, 0;
    %wait E_0x5b443174cc90;
    %pushi/vec4 37119, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5b4431785560_0, 0;
    %assign/vec4 v0x5b44317854a0_0, 0;
    %wait E_0x5b443174c4e0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5b44317852a0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5b443174c7a0;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 16;
    %split/vec4 8;
    %assign/vec4 v0x5b4431785560_0, 0;
    %assign/vec4 v0x5b44317854a0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5b4431737a60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b4431787890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b4431787cb0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5b4431737a60;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5b4431787890_0;
    %inv;
    %store/vec4 v0x5b4431787890_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5b4431737a60;
T_6 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5b4431785600_0, v0x5b4431787e10_0, v0x5b4431787710_0, v0x5b44317877d0_0, v0x5b4431787b40_0, v0x5b4431787a70_0, v0x5b44317879d0_0, v0x5b4431787930_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5b4431737a60;
T_7 ;
    %load/vec4 v0x5b4431787c10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5b4431787c10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5b4431787c10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "s", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "s" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5b4431787c10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5b4431787c10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5b4431787c10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "overflow", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "overflow" {0 0 0};
T_7.3 ;
    %load/vec4 v0x5b4431787c10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5b4431787c10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 132 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5b4431787c10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5b4431787c10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5b4431737a60;
T_8 ;
    %wait E_0x5b443174c7a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5b4431787c10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b4431787c10_0, 4, 32;
    %load/vec4 v0x5b4431787d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5b4431787c10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b4431787c10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5b4431787c10_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b4431787c10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5b4431787b40_0;
    %load/vec4 v0x5b4431787b40_0;
    %load/vec4 v0x5b4431787a70_0;
    %xor;
    %load/vec4 v0x5b4431787b40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5b4431787c10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b4431787c10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5b4431787c10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b4431787c10_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x5b44317879d0_0;
    %load/vec4 v0x5b44317879d0_0;
    %load/vec4 v0x5b4431787930_0;
    %xor;
    %load/vec4 v0x5b44317879d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x5b4431787c10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b4431787c10_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x5b4431787c10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b4431787c10_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/ece241_2014_q1c/ece241_2014_q1c_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates3_depth10/ece241_2014_q1c/iter0/response1/top_module.sv";
