;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* Channel_1 */
Channel_1__0__DR EQU CYREG_GPIO_PRT2_DR
Channel_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Channel_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Channel_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Channel_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Channel_1__0__HSIOM_MASK EQU 0x0000000F
Channel_1__0__HSIOM_SHIFT EQU 0
Channel_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Channel_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
Channel_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Channel_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Channel_1__0__MASK EQU 0x01
Channel_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Channel_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Channel_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Channel_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Channel_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Channel_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Channel_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Channel_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Channel_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Channel_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Channel_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Channel_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Channel_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Channel_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Channel_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Channel_1__0__PC EQU CYREG_GPIO_PRT2_PC
Channel_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Channel_1__0__PORT EQU 2
Channel_1__0__PS EQU CYREG_GPIO_PRT2_PS
Channel_1__0__SHIFT EQU 0
Channel_1__1__DR EQU CYREG_GPIO_PRT2_DR
Channel_1__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Channel_1__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Channel_1__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Channel_1__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Channel_1__1__HSIOM_MASK EQU 0x000000F0
Channel_1__1__HSIOM_SHIFT EQU 4
Channel_1__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Channel_1__1__INTR EQU CYREG_GPIO_PRT2_INTR
Channel_1__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Channel_1__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Channel_1__1__MASK EQU 0x02
Channel_1__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Channel_1__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Channel_1__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Channel_1__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Channel_1__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Channel_1__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Channel_1__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Channel_1__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Channel_1__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Channel_1__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Channel_1__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Channel_1__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Channel_1__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Channel_1__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Channel_1__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Channel_1__1__PC EQU CYREG_GPIO_PRT2_PC
Channel_1__1__PC2 EQU CYREG_GPIO_PRT2_PC2
Channel_1__1__PORT EQU 2
Channel_1__1__PS EQU CYREG_GPIO_PRT2_PS
Channel_1__1__SHIFT EQU 1
Channel_1__2__DR EQU CYREG_GPIO_PRT2_DR
Channel_1__2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Channel_1__2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Channel_1__2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Channel_1__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Channel_1__2__HSIOM_MASK EQU 0x00000F00
Channel_1__2__HSIOM_SHIFT EQU 8
Channel_1__2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Channel_1__2__INTR EQU CYREG_GPIO_PRT2_INTR
Channel_1__2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Channel_1__2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Channel_1__2__MASK EQU 0x04
Channel_1__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Channel_1__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Channel_1__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Channel_1__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Channel_1__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Channel_1__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Channel_1__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Channel_1__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Channel_1__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Channel_1__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Channel_1__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Channel_1__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Channel_1__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Channel_1__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Channel_1__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Channel_1__2__PC EQU CYREG_GPIO_PRT2_PC
Channel_1__2__PC2 EQU CYREG_GPIO_PRT2_PC2
Channel_1__2__PORT EQU 2
Channel_1__2__PS EQU CYREG_GPIO_PRT2_PS
Channel_1__2__SHIFT EQU 2
Channel_1__3__DR EQU CYREG_GPIO_PRT2_DR
Channel_1__3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Channel_1__3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Channel_1__3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Channel_1__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Channel_1__3__HSIOM_MASK EQU 0x0000F000
Channel_1__3__HSIOM_SHIFT EQU 12
Channel_1__3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Channel_1__3__INTR EQU CYREG_GPIO_PRT2_INTR
Channel_1__3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Channel_1__3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Channel_1__3__MASK EQU 0x08
Channel_1__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Channel_1__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Channel_1__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Channel_1__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Channel_1__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Channel_1__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Channel_1__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Channel_1__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Channel_1__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Channel_1__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Channel_1__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Channel_1__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Channel_1__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Channel_1__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Channel_1__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Channel_1__3__PC EQU CYREG_GPIO_PRT2_PC
Channel_1__3__PC2 EQU CYREG_GPIO_PRT2_PC2
Channel_1__3__PORT EQU 2
Channel_1__3__PS EQU CYREG_GPIO_PRT2_PS
Channel_1__3__SHIFT EQU 3
Channel_1__4__DR EQU CYREG_GPIO_PRT2_DR
Channel_1__4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Channel_1__4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Channel_1__4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Channel_1__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Channel_1__4__HSIOM_MASK EQU 0x000F0000
Channel_1__4__HSIOM_SHIFT EQU 16
Channel_1__4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Channel_1__4__INTR EQU CYREG_GPIO_PRT2_INTR
Channel_1__4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Channel_1__4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Channel_1__4__MASK EQU 0x10
Channel_1__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Channel_1__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Channel_1__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Channel_1__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Channel_1__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Channel_1__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Channel_1__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Channel_1__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Channel_1__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Channel_1__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Channel_1__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Channel_1__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Channel_1__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Channel_1__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Channel_1__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Channel_1__4__PC EQU CYREG_GPIO_PRT2_PC
Channel_1__4__PC2 EQU CYREG_GPIO_PRT2_PC2
Channel_1__4__PORT EQU 2
Channel_1__4__PS EQU CYREG_GPIO_PRT2_PS
Channel_1__4__SHIFT EQU 4
Channel_1__5__DR EQU CYREG_GPIO_PRT2_DR
Channel_1__5__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Channel_1__5__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Channel_1__5__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Channel_1__5__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Channel_1__5__HSIOM_MASK EQU 0x00F00000
Channel_1__5__HSIOM_SHIFT EQU 20
Channel_1__5__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Channel_1__5__INTR EQU CYREG_GPIO_PRT2_INTR
Channel_1__5__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Channel_1__5__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Channel_1__5__MASK EQU 0x20
Channel_1__5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Channel_1__5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Channel_1__5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Channel_1__5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Channel_1__5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Channel_1__5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Channel_1__5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Channel_1__5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Channel_1__5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Channel_1__5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Channel_1__5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Channel_1__5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Channel_1__5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Channel_1__5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Channel_1__5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Channel_1__5__PC EQU CYREG_GPIO_PRT2_PC
Channel_1__5__PC2 EQU CYREG_GPIO_PRT2_PC2
Channel_1__5__PORT EQU 2
Channel_1__5__PS EQU CYREG_GPIO_PRT2_PS
Channel_1__5__SHIFT EQU 5
Channel_1__6__DR EQU CYREG_GPIO_PRT2_DR
Channel_1__6__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Channel_1__6__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Channel_1__6__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Channel_1__6__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Channel_1__6__HSIOM_MASK EQU 0x0F000000
Channel_1__6__HSIOM_SHIFT EQU 24
Channel_1__6__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Channel_1__6__INTR EQU CYREG_GPIO_PRT2_INTR
Channel_1__6__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Channel_1__6__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Channel_1__6__MASK EQU 0x40
Channel_1__6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Channel_1__6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Channel_1__6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Channel_1__6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Channel_1__6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Channel_1__6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Channel_1__6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Channel_1__6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Channel_1__6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Channel_1__6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Channel_1__6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Channel_1__6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Channel_1__6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Channel_1__6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Channel_1__6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Channel_1__6__PC EQU CYREG_GPIO_PRT2_PC
Channel_1__6__PC2 EQU CYREG_GPIO_PRT2_PC2
Channel_1__6__PORT EQU 2
Channel_1__6__PS EQU CYREG_GPIO_PRT2_PS
Channel_1__6__SHIFT EQU 6
Channel_1__DR EQU CYREG_GPIO_PRT2_DR
Channel_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Channel_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Channel_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Channel_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Channel_1__INTR EQU CYREG_GPIO_PRT2_INTR
Channel_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Channel_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Channel_1__MASK EQU 0x7F
Channel_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Channel_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Channel_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Channel_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Channel_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Channel_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Channel_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Channel_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Channel_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Channel_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Channel_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Channel_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Channel_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Channel_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Channel_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Channel_1__PC EQU CYREG_GPIO_PRT2_PC
Channel_1__PC2 EQU CYREG_GPIO_PRT2_PC2
Channel_1__PORT EQU 2
Channel_1__PS EQU CYREG_GPIO_PRT2_PS
Channel_1__SHIFT EQU 0
Channel_1__SNAP EQU CYREG_GPIO_PRT2_INTR

/* Channel_8 */
Channel_8__0__DR EQU CYREG_GPIO_PRT3_DR
Channel_8__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Channel_8__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Channel_8__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Channel_8__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Channel_8__0__HSIOM_MASK EQU 0x000F0000
Channel_8__0__HSIOM_SHIFT EQU 16
Channel_8__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Channel_8__0__INTR EQU CYREG_GPIO_PRT3_INTR
Channel_8__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Channel_8__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Channel_8__0__MASK EQU 0x10
Channel_8__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Channel_8__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Channel_8__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Channel_8__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Channel_8__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Channel_8__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Channel_8__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Channel_8__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Channel_8__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Channel_8__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Channel_8__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Channel_8__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Channel_8__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Channel_8__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Channel_8__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Channel_8__0__PC EQU CYREG_GPIO_PRT3_PC
Channel_8__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Channel_8__0__PORT EQU 3
Channel_8__0__PS EQU CYREG_GPIO_PRT3_PS
Channel_8__0__SHIFT EQU 4
Channel_8__DR EQU CYREG_GPIO_PRT3_DR
Channel_8__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Channel_8__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Channel_8__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Channel_8__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Channel_8__INTR EQU CYREG_GPIO_PRT3_INTR
Channel_8__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Channel_8__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Channel_8__MASK EQU 0x10
Channel_8__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Channel_8__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Channel_8__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Channel_8__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Channel_8__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Channel_8__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Channel_8__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Channel_8__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Channel_8__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Channel_8__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Channel_8__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Channel_8__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Channel_8__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Channel_8__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Channel_8__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Channel_8__PC EQU CYREG_GPIO_PRT3_PC
Channel_8__PC2 EQU CYREG_GPIO_PRT3_PC2
Channel_8__PORT EQU 3
Channel_8__PS EQU CYREG_GPIO_PRT3_PS
Channel_8__SHIFT EQU 4

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL15
Clock_1__DIV_ID EQU 0x00000040
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_1__PA_DIV_ID EQU 0x000000FF

/* Clock_2 */
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL18
Clock_2__DIV_ID EQU 0x00000041
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_2__PA_DIV_ID EQU 0x000000FF

/* Clock_3 */
Clock_3__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL19
Clock_3__DIV_ID EQU 0x00000043
Clock_3__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock_3__PA_DIV_ID EQU 0x000000FF

/* Counter_2 */
Counter_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
Counter_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
Counter_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
Counter_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
Counter_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
Counter_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
Counter_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
Counter_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
Counter_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
Counter_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
Counter_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
Counter_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
Counter_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Counter_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
Counter_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
Counter_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Counter_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
Counter_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
Counter_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
Counter_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
Counter_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
Counter_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* Counter_3 */
Counter_3_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT5_CC
Counter_3_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT5_CC_BUFF
Counter_3_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT5_COUNTER
Counter_3_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT5_CTRL
Counter_3_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT5_INTR
Counter_3_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT5_INTR_MASK
Counter_3_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT5_INTR_MASKED
Counter_3_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT5_INTR_SET
Counter_3_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT5_PERIOD
Counter_3_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT5_PERIOD_BUFF
Counter_3_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT5_STATUS
Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x20
Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 5
Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x2000
Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 13
Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x20000000
Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 29
Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x200000
Counter_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 21
Counter_3_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Counter_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x20
Counter_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 5
Counter_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Counter_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x20
Counter_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 5
Counter_3_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 5
Counter_3_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT5_TR_CTRL0
Counter_3_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT5_TR_CTRL1
Counter_3_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT5_TR_CTRL2

/* Counter_4 */
Counter_4_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
Counter_4_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
Counter_4_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
Counter_4_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
Counter_4_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
Counter_4_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
Counter_4_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
Counter_4_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
Counter_4_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
Counter_4_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
Counter_4_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
Counter_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
Counter_4_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Counter_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
Counter_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
Counter_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Counter_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
Counter_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
Counter_4_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
Counter_4_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
Counter_4_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
Counter_4_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

/* Counter_5 */
Counter_5_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT6_CC
Counter_5_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT6_CC_BUFF
Counter_5_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT6_COUNTER
Counter_5_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT6_CTRL
Counter_5_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT6_INTR
Counter_5_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT6_INTR_MASK
Counter_5_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT6_INTR_MASKED
Counter_5_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT6_INTR_SET
Counter_5_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT6_PERIOD
Counter_5_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT6_PERIOD_BUFF
Counter_5_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT6_STATUS
Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x40
Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 6
Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x4000
Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 14
Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x40000000
Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 30
Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x400000
Counter_5_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 22
Counter_5_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Counter_5_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x40
Counter_5_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 6
Counter_5_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Counter_5_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x40
Counter_5_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 6
Counter_5_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 6
Counter_5_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT6_TR_CTRL0
Counter_5_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT6_TR_CTRL1
Counter_5_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT6_TR_CTRL2

/* Counter_6 */
Counter_6_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT7_CC
Counter_6_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT7_CC_BUFF
Counter_6_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT7_COUNTER
Counter_6_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT7_CTRL
Counter_6_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT7_INTR
Counter_6_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT7_INTR_MASK
Counter_6_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT7_INTR_MASKED
Counter_6_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT7_INTR_SET
Counter_6_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT7_PERIOD
Counter_6_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT7_PERIOD_BUFF
Counter_6_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT7_STATUS
Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x80
Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 7
Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x8000
Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 15
Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x80000000
Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 31
Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x800000
Counter_6_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 23
Counter_6_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Counter_6_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x80
Counter_6_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 7
Counter_6_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Counter_6_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x80
Counter_6_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 7
Counter_6_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 7
Counter_6_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT7_TR_CTRL0
Counter_6_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT7_TR_CTRL1
Counter_6_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT7_TR_CTRL2

/* Counter_7 */
Counter_7_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Counter_7_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Counter_7_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Counter_7_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Counter_7_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Counter_7_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Counter_7_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Counter_7_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Counter_7_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Counter_7_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Counter_7_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Counter_7_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Counter_7_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Counter_7_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Counter_7_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Counter_7_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Counter_7_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Counter_7_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Counter_7_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Counter_7_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Counter_7_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Counter_7_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* ExamplaryCounter */
ExamplaryCounter_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT4_CC
ExamplaryCounter_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT4_CC_BUFF
ExamplaryCounter_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT4_COUNTER
ExamplaryCounter_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT4_CTRL
ExamplaryCounter_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT4_INTR
ExamplaryCounter_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT4_INTR_MASK
ExamplaryCounter_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT4_INTR_MASKED
ExamplaryCounter_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT4_INTR_SET
ExamplaryCounter_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT4_PERIOD
ExamplaryCounter_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT4_PERIOD_BUFF
ExamplaryCounter_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT4_STATUS
ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x10
ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 4
ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x1000
ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 12
ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x10000000
ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 28
ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x100000
ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 20
ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x10
ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 4
ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x10
ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 4
ExamplaryCounter_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 4
ExamplaryCounter_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT4_TR_CTRL0
ExamplaryCounter_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT4_TR_CTRL1
ExamplaryCounter_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT4_TR_CTRL2

/* Led */
Led__0__DR EQU CYREG_GPIO_PRT0_DR
Led__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Led__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Led__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Led__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Led__0__HSIOM_MASK EQU 0x0000000F
Led__0__HSIOM_SHIFT EQU 0
Led__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Led__0__INTR EQU CYREG_GPIO_PRT0_INTR
Led__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Led__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Led__0__MASK EQU 0x01
Led__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Led__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Led__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Led__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Led__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Led__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Led__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Led__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Led__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Led__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Led__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Led__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Led__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Led__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Led__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Led__0__PC EQU CYREG_GPIO_PRT0_PC
Led__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Led__0__PORT EQU 0
Led__0__PS EQU CYREG_GPIO_PRT0_PS
Led__0__SHIFT EQU 0
Led__1__DR EQU CYREG_GPIO_PRT0_DR
Led__1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Led__1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Led__1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Led__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Led__1__HSIOM_MASK EQU 0x000000F0
Led__1__HSIOM_SHIFT EQU 4
Led__1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Led__1__INTR EQU CYREG_GPIO_PRT0_INTR
Led__1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Led__1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Led__1__MASK EQU 0x02
Led__1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Led__1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Led__1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Led__1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Led__1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Led__1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Led__1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Led__1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Led__1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Led__1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Led__1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Led__1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Led__1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Led__1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Led__1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Led__1__PC EQU CYREG_GPIO_PRT0_PC
Led__1__PC2 EQU CYREG_GPIO_PRT0_PC2
Led__1__PORT EQU 0
Led__1__PS EQU CYREG_GPIO_PRT0_PS
Led__1__SHIFT EQU 1
Led__2__DR EQU CYREG_GPIO_PRT0_DR
Led__2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Led__2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Led__2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Led__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Led__2__HSIOM_MASK EQU 0x00000F00
Led__2__HSIOM_SHIFT EQU 8
Led__2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Led__2__INTR EQU CYREG_GPIO_PRT0_INTR
Led__2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Led__2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Led__2__MASK EQU 0x04
Led__2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Led__2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Led__2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Led__2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Led__2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Led__2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Led__2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Led__2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Led__2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Led__2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Led__2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Led__2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Led__2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Led__2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Led__2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Led__2__PC EQU CYREG_GPIO_PRT0_PC
Led__2__PC2 EQU CYREG_GPIO_PRT0_PC2
Led__2__PORT EQU 0
Led__2__PS EQU CYREG_GPIO_PRT0_PS
Led__2__SHIFT EQU 2
Led__3__DR EQU CYREG_GPIO_PRT0_DR
Led__3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Led__3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Led__3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Led__3__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Led__3__HSIOM_MASK EQU 0x0000F000
Led__3__HSIOM_SHIFT EQU 12
Led__3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Led__3__INTR EQU CYREG_GPIO_PRT0_INTR
Led__3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Led__3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Led__3__MASK EQU 0x08
Led__3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Led__3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Led__3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Led__3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Led__3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Led__3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Led__3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Led__3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Led__3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Led__3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Led__3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Led__3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Led__3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Led__3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Led__3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Led__3__PC EQU CYREG_GPIO_PRT0_PC
Led__3__PC2 EQU CYREG_GPIO_PRT0_PC2
Led__3__PORT EQU 0
Led__3__PS EQU CYREG_GPIO_PRT0_PS
Led__3__SHIFT EQU 3
Led__4__DR EQU CYREG_GPIO_PRT0_DR
Led__4__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Led__4__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Led__4__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Led__4__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Led__4__HSIOM_MASK EQU 0x000F0000
Led__4__HSIOM_SHIFT EQU 16
Led__4__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Led__4__INTR EQU CYREG_GPIO_PRT0_INTR
Led__4__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Led__4__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Led__4__MASK EQU 0x10
Led__4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Led__4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Led__4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Led__4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Led__4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Led__4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Led__4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Led__4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Led__4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Led__4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Led__4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Led__4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Led__4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Led__4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Led__4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Led__4__PC EQU CYREG_GPIO_PRT0_PC
Led__4__PC2 EQU CYREG_GPIO_PRT0_PC2
Led__4__PORT EQU 0
Led__4__PS EQU CYREG_GPIO_PRT0_PS
Led__4__SHIFT EQU 4
Led__5__DR EQU CYREG_GPIO_PRT0_DR
Led__5__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Led__5__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Led__5__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Led__5__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Led__5__HSIOM_MASK EQU 0x00F00000
Led__5__HSIOM_SHIFT EQU 20
Led__5__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Led__5__INTR EQU CYREG_GPIO_PRT0_INTR
Led__5__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Led__5__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Led__5__MASK EQU 0x20
Led__5__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Led__5__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Led__5__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Led__5__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Led__5__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Led__5__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Led__5__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Led__5__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Led__5__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Led__5__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Led__5__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Led__5__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Led__5__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Led__5__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Led__5__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Led__5__PC EQU CYREG_GPIO_PRT0_PC
Led__5__PC2 EQU CYREG_GPIO_PRT0_PC2
Led__5__PORT EQU 0
Led__5__PS EQU CYREG_GPIO_PRT0_PS
Led__5__SHIFT EQU 5
Led__6__DR EQU CYREG_GPIO_PRT0_DR
Led__6__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Led__6__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Led__6__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Led__6__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Led__6__HSIOM_MASK EQU 0x0F000000
Led__6__HSIOM_SHIFT EQU 24
Led__6__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Led__6__INTR EQU CYREG_GPIO_PRT0_INTR
Led__6__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Led__6__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Led__6__MASK EQU 0x40
Led__6__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Led__6__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Led__6__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Led__6__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Led__6__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Led__6__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Led__6__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Led__6__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Led__6__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Led__6__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Led__6__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Led__6__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Led__6__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Led__6__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Led__6__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Led__6__PC EQU CYREG_GPIO_PRT0_PC
Led__6__PC2 EQU CYREG_GPIO_PRT0_PC2
Led__6__PORT EQU 0
Led__6__PS EQU CYREG_GPIO_PRT0_PS
Led__6__SHIFT EQU 6
Led__7__DR EQU CYREG_GPIO_PRT0_DR
Led__7__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Led__7__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Led__7__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Led__7__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Led__7__HSIOM_MASK EQU 0xF0000000
Led__7__HSIOM_SHIFT EQU 28
Led__7__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Led__7__INTR EQU CYREG_GPIO_PRT0_INTR
Led__7__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Led__7__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Led__7__MASK EQU 0x80
Led__7__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Led__7__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Led__7__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Led__7__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Led__7__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Led__7__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Led__7__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Led__7__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Led__7__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Led__7__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Led__7__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Led__7__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Led__7__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Led__7__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Led__7__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Led__7__PC EQU CYREG_GPIO_PRT0_PC
Led__7__PC2 EQU CYREG_GPIO_PRT0_PC2
Led__7__PORT EQU 0
Led__7__PS EQU CYREG_GPIO_PRT0_PS
Led__7__SHIFT EQU 7
Led__DR EQU CYREG_GPIO_PRT0_DR
Led__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Led__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Led__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Led__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Led__INTR EQU CYREG_GPIO_PRT0_INTR
Led__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Led__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Led__MASK EQU 0xFF
Led__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Led__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Led__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Led__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Led__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Led__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Led__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Led__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Led__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Led__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Led__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Led__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Led__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Led__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Led__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Led__PC EQU CYREG_GPIO_PRT0_PC
Led__PC2 EQU CYREG_GPIO_PRT0_PC2
Led__PORT EQU 0
Led__PS EQU CYREG_GPIO_PRT0_PS
Led__SHIFT EQU 0

/* PinAddr */
PinAddr__0__DR EQU CYREG_GPIO_PRT4_DR
PinAddr__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
PinAddr__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
PinAddr__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
PinAddr__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
PinAddr__0__HSIOM_MASK EQU 0x00000F00
PinAddr__0__HSIOM_SHIFT EQU 8
PinAddr__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
PinAddr__0__INTR EQU CYREG_GPIO_PRT4_INTR
PinAddr__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
PinAddr__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
PinAddr__0__MASK EQU 0x04
PinAddr__0__PC EQU CYREG_GPIO_PRT4_PC
PinAddr__0__PC2 EQU CYREG_GPIO_PRT4_PC2
PinAddr__0__PORT EQU 4
PinAddr__0__PS EQU CYREG_GPIO_PRT4_PS
PinAddr__0__SHIFT EQU 2
PinAddr__1__DR EQU CYREG_GPIO_PRT4_DR
PinAddr__1__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
PinAddr__1__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
PinAddr__1__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
PinAddr__1__HSIOM EQU CYREG_HSIOM_PORT_SEL4
PinAddr__1__HSIOM_MASK EQU 0x0000F000
PinAddr__1__HSIOM_SHIFT EQU 12
PinAddr__1__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
PinAddr__1__INTR EQU CYREG_GPIO_PRT4_INTR
PinAddr__1__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
PinAddr__1__INTSTAT EQU CYREG_GPIO_PRT4_INTR
PinAddr__1__MASK EQU 0x08
PinAddr__1__PC EQU CYREG_GPIO_PRT4_PC
PinAddr__1__PC2 EQU CYREG_GPIO_PRT4_PC2
PinAddr__1__PORT EQU 4
PinAddr__1__PS EQU CYREG_GPIO_PRT4_PS
PinAddr__1__SHIFT EQU 3
PinAddr__2__DR EQU CYREG_GPIO_PRT4_DR
PinAddr__2__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
PinAddr__2__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
PinAddr__2__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
PinAddr__2__HSIOM EQU CYREG_HSIOM_PORT_SEL4
PinAddr__2__HSIOM_MASK EQU 0x000F0000
PinAddr__2__HSIOM_SHIFT EQU 16
PinAddr__2__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
PinAddr__2__INTR EQU CYREG_GPIO_PRT4_INTR
PinAddr__2__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
PinAddr__2__INTSTAT EQU CYREG_GPIO_PRT4_INTR
PinAddr__2__MASK EQU 0x10
PinAddr__2__PC EQU CYREG_GPIO_PRT4_PC
PinAddr__2__PC2 EQU CYREG_GPIO_PRT4_PC2
PinAddr__2__PORT EQU 4
PinAddr__2__PS EQU CYREG_GPIO_PRT4_PS
PinAddr__2__SHIFT EQU 4
PinAddr__3__DR EQU CYREG_GPIO_PRT4_DR
PinAddr__3__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
PinAddr__3__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
PinAddr__3__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
PinAddr__3__HSIOM EQU CYREG_HSIOM_PORT_SEL4
PinAddr__3__HSIOM_MASK EQU 0x00F00000
PinAddr__3__HSIOM_SHIFT EQU 20
PinAddr__3__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
PinAddr__3__INTR EQU CYREG_GPIO_PRT4_INTR
PinAddr__3__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
PinAddr__3__INTSTAT EQU CYREG_GPIO_PRT4_INTR
PinAddr__3__MASK EQU 0x20
PinAddr__3__PC EQU CYREG_GPIO_PRT4_PC
PinAddr__3__PC2 EQU CYREG_GPIO_PRT4_PC2
PinAddr__3__PORT EQU 4
PinAddr__3__PS EQU CYREG_GPIO_PRT4_PS
PinAddr__3__SHIFT EQU 5
PinAddr__DR EQU CYREG_GPIO_PRT4_DR
PinAddr__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
PinAddr__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
PinAddr__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
PinAddr__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
PinAddr__INTR EQU CYREG_GPIO_PRT4_INTR
PinAddr__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
PinAddr__INTSTAT EQU CYREG_GPIO_PRT4_INTR
PinAddr__MASK EQU 0x3C
PinAddr__PC EQU CYREG_GPIO_PRT4_PC
PinAddr__PC2 EQU CYREG_GPIO_PRT4_PC2
PinAddr__PORT EQU 4
PinAddr__PS EQU CYREG_GPIO_PRT4_PS
PinAddr__SHIFT EQU 2

/* TestPin */
TestPin__0__DR EQU CYREG_GPIO_PRT5_DR
TestPin__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
TestPin__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
TestPin__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
TestPin__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
TestPin__0__HSIOM_MASK EQU 0x00F00000
TestPin__0__HSIOM_SHIFT EQU 20
TestPin__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
TestPin__0__INTR EQU CYREG_GPIO_PRT5_INTR
TestPin__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
TestPin__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
TestPin__0__MASK EQU 0x20
TestPin__0__PC EQU CYREG_GPIO_PRT5_PC
TestPin__0__PC2 EQU CYREG_GPIO_PRT5_PC2
TestPin__0__PORT EQU 5
TestPin__0__PS EQU CYREG_GPIO_PRT5_PS
TestPin__0__SHIFT EQU 5
TestPin__DR EQU CYREG_GPIO_PRT5_DR
TestPin__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
TestPin__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
TestPin__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
TestPin__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
TestPin__INTR EQU CYREG_GPIO_PRT5_INTR
TestPin__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
TestPin__INTSTAT EQU CYREG_GPIO_PRT5_INTR
TestPin__MASK EQU 0x20
TestPin__PC EQU CYREG_GPIO_PRT5_PC
TestPin__PC2 EQU CYREG_GPIO_PRT5_PC2
TestPin__PORT EQU 5
TestPin__PS EQU CYREG_GPIO_PRT5_PS
TestPin__SHIFT EQU 5

/* Timer_1 */
Timer_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
Timer_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
Timer_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
Timer_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
Timer_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
Timer_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
Timer_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
Timer_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
Timer_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* Timer_from_master_TimerUDB */
Timer_from_master_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_from_master_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_from_master_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
Timer_from_master_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST0
Timer_from_master_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_from_master_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_from_master_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_from_master_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_from_master_TimerUDB_rstSts_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK
Timer_from_master_TimerUDB_rstSts_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
Timer_from_master_TimerUDB_rstSts_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST
Timer_from_master_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_from_master_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK0
Timer_from_master_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Timer_from_master_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Timer_from_master_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
Timer_from_master_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST0
Timer_from_master_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST0
Timer_from_master_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST0
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL0
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Timer_from_master_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK0
Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A00
Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A10
Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D00
Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D10
Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F00
Timer_from_master_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F10
Timer_from_master_TimerUDB_sT8_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0
Timer_from_master_TimerUDB_sT8_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1
Timer_from_master_TimerUDB_sT8_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0
Timer_from_master_TimerUDB_sT8_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1
Timer_from_master_TimerUDB_sT8_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
Timer_from_master_TimerUDB_sT8_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0
Timer_from_master_TimerUDB_sT8_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1
Timer_from_master_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A0
Timer_from_master_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A00
Timer_from_master_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A10
Timer_from_master_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D0
Timer_from_master_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D00
Timer_from_master_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D10
Timer_from_master_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
Timer_from_master_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F0
Timer_from_master_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F00
Timer_from_master_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F10
Timer_from_master_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
Timer_from_master_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0

/* Transfer_enable */
Transfer_enable__0__DR EQU CYREG_GPIO_PRT5_DR
Transfer_enable__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Transfer_enable__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Transfer_enable__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Transfer_enable__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
Transfer_enable__0__HSIOM_MASK EQU 0x0000000F
Transfer_enable__0__HSIOM_SHIFT EQU 0
Transfer_enable__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Transfer_enable__0__INTR EQU CYREG_GPIO_PRT5_INTR
Transfer_enable__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Transfer_enable__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Transfer_enable__0__MASK EQU 0x01
Transfer_enable__0__PC EQU CYREG_GPIO_PRT5_PC
Transfer_enable__0__PC2 EQU CYREG_GPIO_PRT5_PC2
Transfer_enable__0__PORT EQU 5
Transfer_enable__0__PS EQU CYREG_GPIO_PRT5_PS
Transfer_enable__0__SHIFT EQU 0
Transfer_enable__DR EQU CYREG_GPIO_PRT5_DR
Transfer_enable__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
Transfer_enable__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
Transfer_enable__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
Transfer_enable__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
Transfer_enable__INTR EQU CYREG_GPIO_PRT5_INTR
Transfer_enable__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
Transfer_enable__INTSTAT EQU CYREG_GPIO_PRT5_INTR
Transfer_enable__MASK EQU 0x01
Transfer_enable__PC EQU CYREG_GPIO_PRT5_PC
Transfer_enable__PC2 EQU CYREG_GPIO_PRT5_PC2
Transfer_enable__PORT EQU 5
Transfer_enable__PS EQU CYREG_GPIO_PRT5_PS
Transfer_enable__SHIFT EQU 0

/* UART_RS_485 */
UART_RS_485_rx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_RS_485_rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_RS_485_rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_RS_485_rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_RS_485_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_RS_485_rx__0__HSIOM_GPIO EQU 0
UART_RS_485_rx__0__HSIOM_I2C EQU 14
UART_RS_485_rx__0__HSIOM_I2C_SCL EQU 14
UART_RS_485_rx__0__HSIOM_MASK EQU 0x0000000F
UART_RS_485_rx__0__HSIOM_SHIFT EQU 0
UART_RS_485_rx__0__HSIOM_SPI EQU 15
UART_RS_485_rx__0__HSIOM_SPI_MOSI EQU 15
UART_RS_485_rx__0__HSIOM_UART EQU 9
UART_RS_485_rx__0__HSIOM_UART_RX EQU 9
UART_RS_485_rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_RS_485_rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_RS_485_rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_RS_485_rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_RS_485_rx__0__MASK EQU 0x01
UART_RS_485_rx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_RS_485_rx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_RS_485_rx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_RS_485_rx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_RS_485_rx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_RS_485_rx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_RS_485_rx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_RS_485_rx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_RS_485_rx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_RS_485_rx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_RS_485_rx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_RS_485_rx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_RS_485_rx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_RS_485_rx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_RS_485_rx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_RS_485_rx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_RS_485_rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_RS_485_rx__0__PORT EQU 1
UART_RS_485_rx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_RS_485_rx__0__SHIFT EQU 0
UART_RS_485_rx__DR EQU CYREG_GPIO_PRT1_DR
UART_RS_485_rx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_RS_485_rx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_RS_485_rx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_RS_485_rx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_RS_485_rx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_RS_485_rx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_RS_485_rx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_RS_485_rx__MASK EQU 0x01
UART_RS_485_rx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_RS_485_rx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_RS_485_rx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_RS_485_rx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_RS_485_rx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_RS_485_rx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_RS_485_rx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_RS_485_rx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_RS_485_rx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_RS_485_rx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_RS_485_rx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_RS_485_rx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_RS_485_rx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_RS_485_rx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_RS_485_rx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_RS_485_rx__PC EQU CYREG_GPIO_PRT1_PC
UART_RS_485_rx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_RS_485_rx__PORT EQU 1
UART_RS_485_rx__PS EQU CYREG_GPIO_PRT1_PS
UART_RS_485_rx__SHIFT EQU 0
UART_RS_485_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_RS_485_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
UART_RS_485_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
UART_RS_485_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_RS_485_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_RS_485_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_RS_485_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_RS_485_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_RS_485_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_RS_485_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_RS_485_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_RS_485_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_RS_485_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_RS_485_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
UART_RS_485_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_RS_485_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_RS_485_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_RS_485_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_RS_485_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_RS_485_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_RS_485_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_RS_485_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_RS_485_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_RS_485_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_RS_485_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
UART_RS_485_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_RS_485_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_RS_485_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
UART_RS_485_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
UART_RS_485_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
UART_RS_485_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
UART_RS_485_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
UART_RS_485_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
UART_RS_485_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_RS_485_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_RS_485_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_RS_485_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_RS_485_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_RS_485_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_RS_485_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_RS_485_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_RS_485_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_RS_485_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_RS_485_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_RS_485_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_RS_485_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_RS_485_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_RS_485_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_RS_485_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_RS_485_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_RS_485_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_RS_485_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_RS_485_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_RS_485_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_RS_485_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_RS_485_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_RS_485_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_RS_485_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_RS_485_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_RS_485_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_RS_485_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_RS_485_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_RS_485_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_RS_485_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_RS_485_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_RS_485_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_RS_485_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_RS_485_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_RS_485_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_RS_485_SCB__SS0_POSISTION EQU 0
UART_RS_485_SCB__SS1_POSISTION EQU 1
UART_RS_485_SCB__SS2_POSISTION EQU 2
UART_RS_485_SCB__SS3_POSISTION EQU 3
UART_RS_485_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_RS_485_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_RS_485_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_RS_485_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_RS_485_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_RS_485_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_RS_485_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
UART_RS_485_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_RS_485_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_RS_485_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
UART_RS_485_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_RS_485_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_RS_485_SCB_IRQ__INTC_MASK EQU 0x100
UART_RS_485_SCB_IRQ__INTC_NUMBER EQU 8
UART_RS_485_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0
UART_RS_485_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_RS_485_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_RS_485_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_RS_485_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
UART_RS_485_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
UART_RS_485_SCBCLK__DIV_ID EQU 0x00000042
UART_RS_485_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
UART_RS_485_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_RS_485_tx__0__DR EQU CYREG_GPIO_PRT1_DR
UART_RS_485_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_RS_485_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_RS_485_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_RS_485_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
UART_RS_485_tx__0__HSIOM_GPIO EQU 0
UART_RS_485_tx__0__HSIOM_I2C EQU 14
UART_RS_485_tx__0__HSIOM_I2C_SDA EQU 14
UART_RS_485_tx__0__HSIOM_MASK EQU 0x000000F0
UART_RS_485_tx__0__HSIOM_SHIFT EQU 4
UART_RS_485_tx__0__HSIOM_SPI EQU 15
UART_RS_485_tx__0__HSIOM_SPI_MISO EQU 15
UART_RS_485_tx__0__HSIOM_UART EQU 9
UART_RS_485_tx__0__HSIOM_UART_TX EQU 9
UART_RS_485_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_RS_485_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
UART_RS_485_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_RS_485_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_RS_485_tx__0__MASK EQU 0x02
UART_RS_485_tx__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
UART_RS_485_tx__0__OUT_SEL_SHIFT EQU 2
UART_RS_485_tx__0__OUT_SEL_VAL EQU -1
UART_RS_485_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_RS_485_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_RS_485_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_RS_485_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_RS_485_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_RS_485_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_RS_485_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_RS_485_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_RS_485_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_RS_485_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_RS_485_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_RS_485_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_RS_485_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_RS_485_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_RS_485_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_RS_485_tx__0__PC EQU CYREG_GPIO_PRT1_PC
UART_RS_485_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_RS_485_tx__0__PORT EQU 1
UART_RS_485_tx__0__PS EQU CYREG_GPIO_PRT1_PS
UART_RS_485_tx__0__SHIFT EQU 1
UART_RS_485_tx__DR EQU CYREG_GPIO_PRT1_DR
UART_RS_485_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
UART_RS_485_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
UART_RS_485_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
UART_RS_485_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_RS_485_tx__INTR EQU CYREG_GPIO_PRT1_INTR
UART_RS_485_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
UART_RS_485_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
UART_RS_485_tx__MASK EQU 0x02
UART_RS_485_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
UART_RS_485_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
UART_RS_485_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
UART_RS_485_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
UART_RS_485_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
UART_RS_485_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
UART_RS_485_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
UART_RS_485_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
UART_RS_485_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
UART_RS_485_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
UART_RS_485_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
UART_RS_485_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
UART_RS_485_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
UART_RS_485_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
UART_RS_485_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
UART_RS_485_tx__PC EQU CYREG_GPIO_PRT1_PC
UART_RS_485_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
UART_RS_485_tx__PORT EQU 1
UART_RS_485_tx__PS EQU CYREG_GPIO_PRT1_PS
UART_RS_485_tx__SHIFT EQU 1

/* isrCounter */
isrCounter__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isrCounter__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isrCounter__INTC_MASK EQU 0x04
isrCounter__INTC_NUMBER EQU 2
isrCounter__INTC_PRIOR_MASK EQU 0xC00000
isrCounter__INTC_PRIOR_NUM EQU 0
isrCounter__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isrCounter__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isrCounter__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isrTimer1 */
isrTimer1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isrTimer1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isrTimer1__INTC_MASK EQU 0x100000
isrTimer1__INTC_NUMBER EQU 20
isrTimer1__INTC_PRIOR_MASK EQU 0xC0
isrTimer1__INTC_PRIOR_NUM EQU 2
isrTimer1__INTC_PRIOR_REG EQU CYREG_CM0_IPR5
isrTimer1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isrTimer1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isrTimer2 */
isrTimer2__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isrTimer2__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isrTimer2__INTC_MASK EQU 0x200000
isrTimer2__INTC_NUMBER EQU 21
isrTimer2__INTC_PRIOR_MASK EQU 0xC000
isrTimer2__INTC_PRIOR_NUM EQU 2
isrTimer2__INTC_PRIOR_REG EQU CYREG_CM0_IPR5
isrTimer2__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isrTimer2__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isrTimer3 */
isrTimer3__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isrTimer3__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isrTimer3__INTC_MASK EQU 0x1000000
isrTimer3__INTC_NUMBER EQU 24
isrTimer3__INTC_PRIOR_MASK EQU 0xC0
isrTimer3__INTC_PRIOR_NUM EQU 2
isrTimer3__INTC_PRIOR_REG EQU CYREG_CM0_IPR6
isrTimer3__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isrTimer3__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isrTimer4 */
isrTimer4__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isrTimer4__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isrTimer4__INTC_MASK EQU 0x400000
isrTimer4__INTC_NUMBER EQU 22
isrTimer4__INTC_PRIOR_MASK EQU 0xC00000
isrTimer4__INTC_PRIOR_NUM EQU 2
isrTimer4__INTC_PRIOR_REG EQU CYREG_CM0_IPR5
isrTimer4__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isrTimer4__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isrTimer5 */
isrTimer5__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isrTimer5__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isrTimer5__INTC_MASK EQU 0x2000000
isrTimer5__INTC_NUMBER EQU 25
isrTimer5__INTC_PRIOR_MASK EQU 0xC000
isrTimer5__INTC_PRIOR_NUM EQU 2
isrTimer5__INTC_PRIOR_REG EQU CYREG_CM0_IPR6
isrTimer5__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isrTimer5__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isrTimer6 */
isrTimer6__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isrTimer6__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isrTimer6__INTC_MASK EQU 0x4000000
isrTimer6__INTC_NUMBER EQU 26
isrTimer6__INTC_PRIOR_MASK EQU 0xC00000
isrTimer6__INTC_PRIOR_NUM EQU 2
isrTimer6__INTC_PRIOR_REG EQU CYREG_CM0_IPR6
isrTimer6__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isrTimer6__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isrTimer7 */
isrTimer7__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isrTimer7__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isrTimer7__INTC_MASK EQU 0x80000
isrTimer7__INTC_NUMBER EQU 19
isrTimer7__INTC_PRIOR_MASK EQU 0xC0000000
isrTimer7__INTC_PRIOR_NUM EQU 2
isrTimer7__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isrTimer7__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isrTimer7__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_CExamplary_OV */
isr_CExamplary_OV__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_CExamplary_OV__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_CExamplary_OV__INTC_MASK EQU 0x800000
isr_CExamplary_OV__INTC_NUMBER EQU 23
isr_CExamplary_OV__INTC_PRIOR_MASK EQU 0xC0000000
isr_CExamplary_OV__INTC_PRIOR_NUM EQU 1
isr_CExamplary_OV__INTC_PRIOR_REG EQU CYREG_CM0_IPR5
isr_CExamplary_OV__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_CExamplary_OV__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_Timer_from_master */
isr_Timer_from_master__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_Timer_from_master__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_Timer_from_master__INTC_MASK EQU 0x01
isr_Timer_from_master__INTC_NUMBER EQU 0
isr_Timer_from_master__INTC_PRIOR_MASK EQU 0xC0
isr_Timer_from_master__INTC_PRIOR_NUM EQU 3
isr_Timer_from_master__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_Timer_from_master__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_Timer_from_master__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
