
hands_on_main_app.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a230  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001227c  0800a3e0  0800a3e0  0000b3e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c65c  0801c65c  0001ea28  2**0
                  CONTENTS
  4 .ARM          00000008  0801c65c  0801c65c  0001d65c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c664  0801c664  0001ea28  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801c664  0801c664  0001d664  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801c668  0801c668  0001d668  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000a28  20000000  0801c66c  0001e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019c0  20000a28  0801d094  0001ea28  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200023e8  0801d094  0001f3e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001ea28  2**0
                  CONTENTS, READONLY
 12 .debug_info   000428fd  00000000  00000000  0001ea58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007c20  00000000  00000000  00061355  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00018cc1  00000000  00000000  00068f75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001928  00000000  00000000  00081c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002d68  00000000  00000000  00083560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000314d2  00000000  00000000  000862c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003b70f  00000000  00000000  000b779a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00124904  00000000  00000000  000f2ea9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000bc  00000000  00000000  002177ad  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000059c0  00000000  00000000  0021786c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  0021d22c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    00008b0f  00000000  00000000  0021d28d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 00001248  00000000  00000000  00225d9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000a28 	.word	0x20000a28
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800a3c8 	.word	0x0800a3c8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000a2c 	.word	0x20000a2c
 80001ec:	0800a3c8 	.word	0x0800a3c8

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b988 	b.w	8000ef0 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	468e      	mov	lr, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	4688      	mov	r8, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	d962      	bls.n	8000cd4 <__udivmoddi4+0xdc>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	b14e      	cbz	r6, 8000c28 <__udivmoddi4+0x30>
 8000c14:	f1c6 0320 	rsb	r3, r6, #32
 8000c18:	fa01 f806 	lsl.w	r8, r1, r6
 8000c1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c20:	40b7      	lsls	r7, r6
 8000c22:	ea43 0808 	orr.w	r8, r3, r8
 8000c26:	40b4      	lsls	r4, r6
 8000c28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c2c:	fa1f fc87 	uxth.w	ip, r7
 8000c30:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c34:	0c23      	lsrs	r3, r4, #16
 8000c36:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0x62>
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c4c:	f080 80ea 	bcs.w	8000e24 <__udivmoddi4+0x22c>
 8000c50:	429a      	cmp	r2, r3
 8000c52:	f240 80e7 	bls.w	8000e24 <__udivmoddi4+0x22c>
 8000c56:	3902      	subs	r1, #2
 8000c58:	443b      	add	r3, r7
 8000c5a:	1a9a      	subs	r2, r3, r2
 8000c5c:	b2a3      	uxth	r3, r4
 8000c5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c6a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c6e:	459c      	cmp	ip, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x8e>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c78:	f080 80d6 	bcs.w	8000e28 <__udivmoddi4+0x230>
 8000c7c:	459c      	cmp	ip, r3
 8000c7e:	f240 80d3 	bls.w	8000e28 <__udivmoddi4+0x230>
 8000c82:	443b      	add	r3, r7
 8000c84:	3802      	subs	r0, #2
 8000c86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8a:	eba3 030c 	sub.w	r3, r3, ip
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11d      	cbz	r5, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40f3      	lsrs	r3, r6
 8000c94:	2200      	movs	r2, #0
 8000c96:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d905      	bls.n	8000cae <__udivmoddi4+0xb6>
 8000ca2:	b10d      	cbz	r5, 8000ca8 <__udivmoddi4+0xb0>
 8000ca4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4608      	mov	r0, r1
 8000cac:	e7f5      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cae:	fab3 f183 	clz	r1, r3
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	d146      	bne.n	8000d44 <__udivmoddi4+0x14c>
 8000cb6:	4573      	cmp	r3, lr
 8000cb8:	d302      	bcc.n	8000cc0 <__udivmoddi4+0xc8>
 8000cba:	4282      	cmp	r2, r0
 8000cbc:	f200 8105 	bhi.w	8000eca <__udivmoddi4+0x2d2>
 8000cc0:	1a84      	subs	r4, r0, r2
 8000cc2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	4690      	mov	r8, r2
 8000cca:	2d00      	cmp	r5, #0
 8000ccc:	d0e5      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cce:	e9c5 4800 	strd	r4, r8, [r5]
 8000cd2:	e7e2      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cd4:	2a00      	cmp	r2, #0
 8000cd6:	f000 8090 	beq.w	8000dfa <__udivmoddi4+0x202>
 8000cda:	fab2 f682 	clz	r6, r2
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	f040 80a4 	bne.w	8000e2c <__udivmoddi4+0x234>
 8000ce4:	1a8a      	subs	r2, r1, r2
 8000ce6:	0c03      	lsrs	r3, r0, #16
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	b280      	uxth	r0, r0
 8000cee:	b2bc      	uxth	r4, r7
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cf6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfe:	fb04 f20c 	mul.w	r2, r4, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d907      	bls.n	8000d16 <__udivmoddi4+0x11e>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d0c:	d202      	bcs.n	8000d14 <__udivmoddi4+0x11c>
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	f200 80e0 	bhi.w	8000ed4 <__udivmoddi4+0x2dc>
 8000d14:	46c4      	mov	ip, r8
 8000d16:	1a9b      	subs	r3, r3, r2
 8000d18:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d1c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d20:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d24:	fb02 f404 	mul.w	r4, r2, r4
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x144>
 8000d2c:	18fb      	adds	r3, r7, r3
 8000d2e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x142>
 8000d34:	429c      	cmp	r4, r3
 8000d36:	f200 80ca 	bhi.w	8000ece <__udivmoddi4+0x2d6>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	1b1b      	subs	r3, r3, r4
 8000d3e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d42:	e7a5      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d44:	f1c1 0620 	rsb	r6, r1, #32
 8000d48:	408b      	lsls	r3, r1
 8000d4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d4e:	431f      	orrs	r7, r3
 8000d50:	fa0e f401 	lsl.w	r4, lr, r1
 8000d54:	fa20 f306 	lsr.w	r3, r0, r6
 8000d58:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d5c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d60:	4323      	orrs	r3, r4
 8000d62:	fa00 f801 	lsl.w	r8, r0, r1
 8000d66:	fa1f fc87 	uxth.w	ip, r7
 8000d6a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d6e:	0c1c      	lsrs	r4, r3, #16
 8000d70:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d74:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d78:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d7c:	45a6      	cmp	lr, r4
 8000d7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d82:	d909      	bls.n	8000d98 <__udivmoddi4+0x1a0>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d8a:	f080 809c 	bcs.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d8e:	45a6      	cmp	lr, r4
 8000d90:	f240 8099 	bls.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d94:	3802      	subs	r0, #2
 8000d96:	443c      	add	r4, r7
 8000d98:	eba4 040e 	sub.w	r4, r4, lr
 8000d9c:	fa1f fe83 	uxth.w	lr, r3
 8000da0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da4:	fb09 4413 	mls	r4, r9, r3, r4
 8000da8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dac:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db0:	45a4      	cmp	ip, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x1ce>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dba:	f080 8082 	bcs.w	8000ec2 <__udivmoddi4+0x2ca>
 8000dbe:	45a4      	cmp	ip, r4
 8000dc0:	d97f      	bls.n	8000ec2 <__udivmoddi4+0x2ca>
 8000dc2:	3b02      	subs	r3, #2
 8000dc4:	443c      	add	r4, r7
 8000dc6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dca:	eba4 040c 	sub.w	r4, r4, ip
 8000dce:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dd2:	4564      	cmp	r4, ip
 8000dd4:	4673      	mov	r3, lr
 8000dd6:	46e1      	mov	r9, ip
 8000dd8:	d362      	bcc.n	8000ea0 <__udivmoddi4+0x2a8>
 8000dda:	d05f      	beq.n	8000e9c <__udivmoddi4+0x2a4>
 8000ddc:	b15d      	cbz	r5, 8000df6 <__udivmoddi4+0x1fe>
 8000dde:	ebb8 0203 	subs.w	r2, r8, r3
 8000de2:	eb64 0409 	sbc.w	r4, r4, r9
 8000de6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dea:	fa22 f301 	lsr.w	r3, r2, r1
 8000dee:	431e      	orrs	r6, r3
 8000df0:	40cc      	lsrs	r4, r1
 8000df2:	e9c5 6400 	strd	r6, r4, [r5]
 8000df6:	2100      	movs	r1, #0
 8000df8:	e74f      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000dfa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dfe:	0c01      	lsrs	r1, r0, #16
 8000e00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e04:	b280      	uxth	r0, r0
 8000e06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e0a:	463b      	mov	r3, r7
 8000e0c:	4638      	mov	r0, r7
 8000e0e:	463c      	mov	r4, r7
 8000e10:	46b8      	mov	r8, r7
 8000e12:	46be      	mov	lr, r7
 8000e14:	2620      	movs	r6, #32
 8000e16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e1a:	eba2 0208 	sub.w	r2, r2, r8
 8000e1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e22:	e766      	b.n	8000cf2 <__udivmoddi4+0xfa>
 8000e24:	4601      	mov	r1, r0
 8000e26:	e718      	b.n	8000c5a <__udivmoddi4+0x62>
 8000e28:	4610      	mov	r0, r2
 8000e2a:	e72c      	b.n	8000c86 <__udivmoddi4+0x8e>
 8000e2c:	f1c6 0220 	rsb	r2, r6, #32
 8000e30:	fa2e f302 	lsr.w	r3, lr, r2
 8000e34:	40b7      	lsls	r7, r6
 8000e36:	40b1      	lsls	r1, r6
 8000e38:	fa20 f202 	lsr.w	r2, r0, r2
 8000e3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e40:	430a      	orrs	r2, r1
 8000e42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e46:	b2bc      	uxth	r4, r7
 8000e48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e52:	fb08 f904 	mul.w	r9, r8, r4
 8000e56:	40b0      	lsls	r0, r6
 8000e58:	4589      	cmp	r9, r1
 8000e5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e5e:	b280      	uxth	r0, r0
 8000e60:	d93e      	bls.n	8000ee0 <__udivmoddi4+0x2e8>
 8000e62:	1879      	adds	r1, r7, r1
 8000e64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e68:	d201      	bcs.n	8000e6e <__udivmoddi4+0x276>
 8000e6a:	4589      	cmp	r9, r1
 8000e6c:	d81f      	bhi.n	8000eae <__udivmoddi4+0x2b6>
 8000e6e:	eba1 0109 	sub.w	r1, r1, r9
 8000e72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e76:	fb09 f804 	mul.w	r8, r9, r4
 8000e7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e7e:	b292      	uxth	r2, r2
 8000e80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e84:	4542      	cmp	r2, r8
 8000e86:	d229      	bcs.n	8000edc <__udivmoddi4+0x2e4>
 8000e88:	18ba      	adds	r2, r7, r2
 8000e8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e8e:	d2c4      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e90:	4542      	cmp	r2, r8
 8000e92:	d2c2      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e94:	f1a9 0102 	sub.w	r1, r9, #2
 8000e98:	443a      	add	r2, r7
 8000e9a:	e7be      	b.n	8000e1a <__udivmoddi4+0x222>
 8000e9c:	45f0      	cmp	r8, lr
 8000e9e:	d29d      	bcs.n	8000ddc <__udivmoddi4+0x1e4>
 8000ea0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ea4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ea8:	3801      	subs	r0, #1
 8000eaa:	46e1      	mov	r9, ip
 8000eac:	e796      	b.n	8000ddc <__udivmoddi4+0x1e4>
 8000eae:	eba7 0909 	sub.w	r9, r7, r9
 8000eb2:	4449      	add	r1, r9
 8000eb4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000eb8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ebc:	fb09 f804 	mul.w	r8, r9, r4
 8000ec0:	e7db      	b.n	8000e7a <__udivmoddi4+0x282>
 8000ec2:	4673      	mov	r3, lr
 8000ec4:	e77f      	b.n	8000dc6 <__udivmoddi4+0x1ce>
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	e766      	b.n	8000d98 <__udivmoddi4+0x1a0>
 8000eca:	4608      	mov	r0, r1
 8000ecc:	e6fd      	b.n	8000cca <__udivmoddi4+0xd2>
 8000ece:	443b      	add	r3, r7
 8000ed0:	3a02      	subs	r2, #2
 8000ed2:	e733      	b.n	8000d3c <__udivmoddi4+0x144>
 8000ed4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed8:	443b      	add	r3, r7
 8000eda:	e71c      	b.n	8000d16 <__udivmoddi4+0x11e>
 8000edc:	4649      	mov	r1, r9
 8000ede:	e79c      	b.n	8000e1a <__udivmoddi4+0x222>
 8000ee0:	eba1 0109 	sub.w	r1, r1, r9
 8000ee4:	46c4      	mov	ip, r8
 8000ee6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eea:	fb09 f804 	mul.w	r8, r9, r4
 8000eee:	e7c4      	b.n	8000e7a <__udivmoddi4+0x282>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ef4:	b510      	push	{r4, lr}

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ef6:	4826      	ldr	r0, [pc, #152]	@ (8000f90 <MX_ADC1_Init+0x9c>)
 8000ef8:	4a26      	ldr	r2, [pc, #152]	@ (8000f94 <MX_ADC1_Init+0xa0>)
{
 8000efa:	b08a      	sub	sp, #40	@ 0x28
  hadc1.Instance = ADC1;
 8000efc:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8000efe:	f44f 12a0 	mov.w	r2, #1310720	@ 0x140000
  ADC_MultiModeTypeDef multimode = {0};
 8000f02:	2300      	movs	r3, #0
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8000f04:	6042      	str	r2, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f06:	2204      	movs	r2, #4
 8000f08:	e9c0 3204 	strd	r3, r2, [r0, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.NbrOfConversion = 1;
 8000f0c:	2201      	movs	r2, #1
  ADC_MultiModeTypeDef multimode = {0};
 8000f0e:	e9cd 3301 	strd	r3, r3, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f12:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8000f16:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8000f1a:	e9cd 3307 	strd	r3, r3, [sp, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f1e:	e9c0 3302 	strd	r3, r3, [r0, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f22:	9309      	str	r3, [sp, #36]	@ 0x24
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f24:	8303      	strh	r3, [r0, #24]
  hadc1.Init.NbrOfConversion = 1;
 8000f26:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f28:	f880 2030 	strb.w	r2, [r0, #48]	@ 0x30
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f2c:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f30:	6343      	str	r3, [r0, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f32:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000f36:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000f3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f3e:	e9c0 230a 	strd	r2, r3, [r0, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f42:	f002 f90b 	bl	800315c <HAL_ADC_Init>
 8000f46:	b9c0      	cbnz	r0, 8000f7a <MX_ADC1_Init+0x86>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f48:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f4a:	4811      	ldr	r0, [pc, #68]	@ (8000f90 <MX_ADC1_Init+0x9c>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f4c:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f4e:	a901      	add	r1, sp, #4
 8000f50:	f002 fed4 	bl	8003cfc <HAL_ADCEx_MultiModeConfigChannel>
 8000f54:	b9c0      	cbnz	r0, 8000f88 <MX_ADC1_Init+0x94>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000f56:	4810      	ldr	r0, [pc, #64]	@ (8000f98 <MX_ADC1_Init+0xa4>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f58:	2206      	movs	r2, #6
 8000f5a:	e9cd 0204 	strd	r0, r2, [sp, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f5e:	2300      	movs	r3, #0
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f60:	247f      	movs	r4, #127	@ 0x7f
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f62:	2204      	movs	r2, #4
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f64:	480a      	ldr	r0, [pc, #40]	@ (8000f90 <MX_ADC1_Init+0x9c>)
 8000f66:	a904      	add	r1, sp, #16
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f68:	e9cd 3406 	strd	r3, r4, [sp, #24]
  sConfig.Offset = 0;
 8000f6c:	e9cd 2308 	strd	r2, r3, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f70:	f002 fa1e 	bl	80033b0 <HAL_ADC_ConfigChannel>
 8000f74:	b920      	cbnz	r0, 8000f80 <MX_ADC1_Init+0x8c>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f76:	b00a      	add	sp, #40	@ 0x28
 8000f78:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000f7a:	f000 fc6f 	bl	800185c <Error_Handler>
 8000f7e:	e7e3      	b.n	8000f48 <MX_ADC1_Init+0x54>
    Error_Handler();
 8000f80:	f000 fc6c 	bl	800185c <Error_Handler>
}
 8000f84:	b00a      	add	sp, #40	@ 0x28
 8000f86:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000f88:	f000 fc68 	bl	800185c <Error_Handler>
 8000f8c:	e7e3      	b.n	8000f56 <MX_ADC1_Init+0x62>
 8000f8e:	bf00      	nop
 8000f90:	20000a8c 	.word	0x20000a8c
 8000f94:	50040000 	.word	0x50040000
 8000f98:	14f00020 	.word	0x14f00020

08000f9c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f9c:	b570      	push	{r4, r5, r6, lr}
 8000f9e:	4604      	mov	r4, r0
 8000fa0:	b0aa      	sub	sp, #168	@ 0xa8

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa2:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fa4:	228c      	movs	r2, #140	@ 0x8c
 8000fa6:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa8:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8000fac:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8000fb0:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fb2:	f007 fad0 	bl	8008556 <memset>
  if(adcHandle->Instance==ADC1)
 8000fb6:	4b27      	ldr	r3, [pc, #156]	@ (8001054 <HAL_ADC_MspInit+0xb8>)
 8000fb8:	6822      	ldr	r2, [r4, #0]
 8000fba:	429a      	cmp	r2, r3
 8000fbc:	d001      	beq.n	8000fc2 <HAL_ADC_MspInit+0x26>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000fbe:	b02a      	add	sp, #168	@ 0xa8
 8000fc0:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000fc2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000fc6:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fca:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000fcc:	9207      	str	r2, [sp, #28]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000fce:	9326      	str	r3, [sp, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fd0:	f004 fa7c 	bl	80054cc <HAL_RCCEx_PeriphCLKConfig>
 8000fd4:	2800      	cmp	r0, #0
 8000fd6:	d136      	bne.n	8001046 <HAL_ADC_MspInit+0xaa>
    __HAL_RCC_ADC_CLK_ENABLE();
 8000fd8:	4b1f      	ldr	r3, [pc, #124]	@ (8001058 <HAL_ADC_MspInit+0xbc>)
    hdma_adc1.Instance = DMA1_Channel1;
 8000fda:	4d20      	ldr	r5, [pc, #128]	@ (800105c <HAL_ADC_MspInit+0xc0>)
    __HAL_RCC_ADC_CLK_ENABLE();
 8000fdc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000fde:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8000fe2:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000fe4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000fe6:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8000fea:	9200      	str	r2, [sp, #0]
 8000fec:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000ff0:	f042 0201 	orr.w	r2, r2, #1
 8000ff4:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000ff6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ff8:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffc:	2600      	movs	r6, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffe:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001000:	2201      	movs	r2, #1
 8001002:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001004:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001008:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800100a:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	9604      	str	r6, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001010:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001012:	f003 fa55 	bl	80044c0 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8001016:	4a12      	ldr	r2, [pc, #72]	@ (8001060 <HAL_ADC_MspInit+0xc4>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001018:	2380      	movs	r3, #128	@ 0x80
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 800101a:	e9c5 2600 	strd	r2, r6, [r5]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800101e:	612b      	str	r3, [r5, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001020:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001024:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001028:	e9c5 2305 	strd	r2, r3, [r5, #20]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800102c:	4628      	mov	r0, r5
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800102e:	2320      	movs	r3, #32
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001030:	e9c5 6602 	strd	r6, r6, [r5, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001034:	e9c5 3607 	strd	r3, r6, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001038:	f003 f920 	bl	800427c <HAL_DMA_Init>
 800103c:	b930      	cbnz	r0, 800104c <HAL_ADC_MspInit+0xb0>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800103e:	6525      	str	r5, [r4, #80]	@ 0x50
 8001040:	62ac      	str	r4, [r5, #40]	@ 0x28
}
 8001042:	b02a      	add	sp, #168	@ 0xa8
 8001044:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001046:	f000 fc09 	bl	800185c <Error_Handler>
 800104a:	e7c5      	b.n	8000fd8 <HAL_ADC_MspInit+0x3c>
      Error_Handler();
 800104c:	f000 fc06 	bl	800185c <Error_Handler>
 8001050:	e7f5      	b.n	800103e <HAL_ADC_MspInit+0xa2>
 8001052:	bf00      	nop
 8001054:	50040000 	.word	0x50040000
 8001058:	40021000 	.word	0x40021000
 800105c:	20000a44 	.word	0x20000a44
 8001060:	40020008 	.word	0x40020008

08001064 <send_spectrogram>:
		DEBUG_PRINT("Packet counter overflow.\r\n");
		Error_Handler();
	}
}

static void send_spectrogram() {
 8001064:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001068:	4b4d      	ldr	r3, [pc, #308]	@ (80011a0 <send_spectrogram+0x13c>)
 800106a:	f5ad 7d01 	sub.w	sp, sp, #516	@ 0x204
	for (size_t i=0; i<N_MELVECS; i++) {
 800106e:	f10d 0c08 	add.w	ip, sp, #8
			(packet+PACKET_HEADER_LENGTH)[(i*MELVEC_LENGTH+j)*2]   = mel_vectors[i][j] >> 8;
 8001072:	f993 4001 	ldrsb.w	r4, [r3, #1]
 8001076:	f9b3 2000 	ldrsh.w	r2, [r3]
 800107a:	f993 b005 	ldrsb.w	fp, [r3, #5]
 800107e:	f9b3 a004 	ldrsh.w	sl, [r3, #4]
 8001082:	f993 9009 	ldrsb.w	r9, [r3, #9]
 8001086:	f9b3 8008 	ldrsh.w	r8, [r3, #8]
 800108a:	f993 e00d 	ldrsb.w	lr, [r3, #13]
 800108e:	f9b3 700c 	ldrsh.w	r7, [r3, #12]
 8001092:	f993 6011 	ldrsb.w	r6, [r3, #17]
 8001096:	f9b3 5010 	ldrsh.w	r5, [r3, #16]
 800109a:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 800109e:	2100      	movs	r1, #0
 80010a0:	f364 0107 	bfi	r1, r4, #0, #8
 80010a4:	f362 210f 	bfi	r1, r2, #8, #8
 80010a8:	2200      	movs	r2, #0
 80010aa:	f36b 0207 	bfi	r2, fp, #0, #8
 80010ae:	f36a 220f 	bfi	r2, sl, #8, #8
 80010b2:	f04f 0a00 	mov.w	sl, #0
 80010b6:	f369 0a07 	bfi	sl, r9, #0, #8
 80010ba:	f368 2a0f 	bfi	sl, r8, #8, #8
 80010be:	f04f 0800 	mov.w	r8, #0
 80010c2:	f36e 0807 	bfi	r8, lr, #0, #8
 80010c6:	f367 280f 	bfi	r8, r7, #8, #8
 80010ca:	2700      	movs	r7, #0
 80010cc:	f366 0707 	bfi	r7, r6, #0, #8
 80010d0:	f9b3 4002 	ldrsh.w	r4, [r3, #2]
 80010d4:	9401      	str	r4, [sp, #4]
 80010d6:	f365 270f 	bfi	r7, r5, #8, #8
 80010da:	f993 5013 	ldrsb.w	r5, [r3, #19]
 80010de:	f993 4015 	ldrsb.w	r4, [r3, #21]
 80010e2:	f365 4717 	bfi	r7, r5, #16, #8
 80010e6:	2500      	movs	r5, #0
	for (size_t i=0; i<N_MELVECS; i++) {
 80010e8:	3318      	adds	r3, #24
			(packet+PACKET_HEADER_LENGTH)[(i*MELVEC_LENGTH+j)*2]   = mel_vectors[i][j] >> 8;
 80010ea:	f364 0507 	bfi	r5, r4, #0, #8
 80010ee:	f913 4c01 	ldrsb.w	r4, [r3, #-1]
 80010f2:	f360 250f 	bfi	r5, r0, #8, #8
 80010f6:	f364 4517 	bfi	r5, r4, #16, #8
 80010fa:	f913 0c11 	ldrsb.w	r0, [r3, #-17]
 80010fe:	f913 4c15 	ldrsb.w	r4, [r3, #-21]
 8001102:	f360 4217 	bfi	r2, r0, #16, #8
 8001106:	f364 4117 	bfi	r1, r4, #16, #8
 800110a:	f913 0c09 	ldrsb.w	r0, [r3, #-9]
 800110e:	f913 4c0d 	ldrsb.w	r4, [r3, #-13]
 8001112:	f360 4817 	bfi	r8, r0, #16, #8
 8001116:	f364 4a17 	bfi	sl, r4, #16, #8
 800111a:	f933 0c12 	ldrsh.w	r0, [r3, #-18]
 800111e:	9c01      	ldr	r4, [sp, #4]
	for (size_t i=0; i<N_MELVECS; i++) {
 8001120:	f10c 0c18 	add.w	ip, ip, #24
			(packet+PACKET_HEADER_LENGTH)[(i*MELVEC_LENGTH+j)*2]   = mel_vectors[i][j] >> 8;
 8001124:	f360 621f 	bfi	r2, r0, #24, #8
 8001128:	f364 611f 	bfi	r1, r4, #24, #8
 800112c:	f84c 1c10 	str.w	r1, [ip, #-16]
 8001130:	f84c 2c0c 	str.w	r2, [ip, #-12]
 8001134:	f933 1c0e 	ldrsh.w	r1, [r3, #-14]
 8001138:	f933 2c02 	ldrsh.w	r2, [r3, #-2]
 800113c:	f933 0c0a 	ldrsh.w	r0, [r3, #-10]
 8001140:	f361 6a1f 	bfi	sl, r1, #24, #8
 8001144:	f362 651f 	bfi	r5, r2, #24, #8
 8001148:	f933 1c06 	ldrsh.w	r1, [r3, #-6]
	for (size_t i=0; i<N_MELVECS; i++) {
 800114c:	4a15      	ldr	r2, [pc, #84]	@ (80011a4 <send_spectrogram+0x140>)
			(packet+PACKET_HEADER_LENGTH)[(i*MELVEC_LENGTH+j)*2]   = mel_vectors[i][j] >> 8;
 800114e:	f84c ac08 	str.w	sl, [ip, #-8]
 8001152:	f360 681f 	bfi	r8, r0, #24, #8
 8001156:	f361 671f 	bfi	r7, r1, #24, #8
	for (size_t i=0; i<N_MELVECS; i++) {
 800115a:	4293      	cmp	r3, r2
			(packet+PACKET_HEADER_LENGTH)[(i*MELVEC_LENGTH+j)*2]   = mel_vectors[i][j] >> 8;
 800115c:	e94c 8701 	strd	r8, r7, [ip, #-4]
 8001160:	f8cc 5004 	str.w	r5, [ip, #4]
	for (size_t i=0; i<N_MELVECS; i++) {
 8001164:	d185      	bne.n	8001072 <send_spectrogram+0xe>
	make_packet(packet, PAYLOAD_LENGTH, 0, *packet_cnt);
 8001166:	4c10      	ldr	r4, [pc, #64]	@ (80011a8 <send_spectrogram+0x144>)
 8001168:	2200      	movs	r2, #0
 800116a:	6823      	ldr	r3, [r4, #0]
 800116c:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8001170:	a802      	add	r0, sp, #8
 8001172:	f000 fc8b 	bl	8001a8c <make_packet>
	*packet_cnt += 1;
 8001176:	6823      	ldr	r3, [r4, #0]
 8001178:	3301      	adds	r3, #1
 800117a:	6023      	str	r3, [r4, #0]
	if (*packet_cnt == 0) {
 800117c:	b16b      	cbz	r3, 800119a <send_spectrogram+0x136>
//	start_cycle_count();
	encode_packet(packet, &packet_cnt);
//	stop_cycle_count("Encode packet");

//	start_cycle_count();
	S2LP_Send(packet, PACKET_LENGTH);
 800117e:	f44f 71fc 	mov.w	r1, #504	@ 0x1f8
 8001182:	a802      	add	r0, sp, #8
 8001184:	f000 fe0c 	bl	8001da0 <S2LP_Send>
//	stop_cycle_count("Radio WFI");

	start_cycle_count();
 8001188:	f001 ff60 	bl	800304c <start_cycle_count>
	stop_cycle_count("Send packet");
 800118c:	4807      	ldr	r0, [pc, #28]	@ (80011ac <send_spectrogram+0x148>)
 800118e:	f001 ff5f 	bl	8003050 <stop_cycle_count>

//	print_encoded_packet(packet);
}
 8001192:	f50d 7d01 	add.w	sp, sp, #516	@ 0x204
 8001196:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		Error_Handler();
 800119a:	f000 fb5f 	bl	800185c <Error_Handler>
 800119e:	e7ee      	b.n	800117e <send_spectrogram+0x11a>
 80011a0:	20000b00 	.word	0x20000b00
 80011a4:	20000ce0 	.word	0x20000ce0
 80011a8:	20000afc 	.word	0x20000afc
 80011ac:	0800a3e0 	.word	0x0800a3e0

080011b0 <StartADCAcq>:
int StartADCAcq(int32_t n_bufs) {
 80011b0:	b508      	push	{r3, lr}
	cur_melvec = 0;
 80011b2:	4a07      	ldr	r2, [pc, #28]	@ (80011d0 <StartADCAcq+0x20>)
	rem_n_bufs = n_bufs;
 80011b4:	4b07      	ldr	r3, [pc, #28]	@ (80011d4 <StartADCAcq+0x24>)
	cur_melvec = 0;
 80011b6:	2100      	movs	r1, #0
	rem_n_bufs = n_bufs;
 80011b8:	6018      	str	r0, [r3, #0]
	cur_melvec = 0;
 80011ba:	7011      	strb	r1, [r2, #0]
	if (rem_n_bufs != 0) {
 80011bc:	6818      	ldr	r0, [r3, #0]
 80011be:	b900      	cbnz	r0, 80011c2 <StartADCAcq+0x12>
}
 80011c0:	bd08      	pop	{r3, pc}
		return HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ADCDoubleBuf, 2*ADC_BUF_SIZE);
 80011c2:	4905      	ldr	r1, [pc, #20]	@ (80011d8 <StartADCAcq+0x28>)
 80011c4:	4805      	ldr	r0, [pc, #20]	@ (80011dc <StartADCAcq+0x2c>)
 80011c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011ca:	f002 fc4d 	bl	8003a68 <HAL_ADC_Start_DMA>
}
 80011ce:	bd08      	pop	{r3, pc}
 80011d0:	20000ce0 	.word	0x20000ce0
 80011d4:	20000af8 	.word	0x20000af8
 80011d8:	20000ce8 	.word	0x20000ce8
 80011dc:	20000a8c 	.word	0x20000a8c

080011e0 <IsADCFinished>:
	return (rem_n_bufs == 0);
 80011e0:	4b02      	ldr	r3, [pc, #8]	@ (80011ec <IsADCFinished+0xc>)
 80011e2:	6818      	ldr	r0, [r3, #0]
}
 80011e4:	fab0 f080 	clz	r0, r0
 80011e8:	0940      	lsrs	r0, r0, #5
 80011ea:	4770      	bx	lr
 80011ec:	20000af8 	.word	0x20000af8

080011f0 <HAL_ADC_ConvCpltCallback>:
#error "Wrong value for EVENT_DETECTION."
#endif
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80011f0:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (in_routine == 0) {
 80011f2:	4d28      	ldr	r5, [pc, #160]	@ (8001294 <HAL_ADC_ConvCpltCallback+0xa4>)
 80011f4:	782b      	ldrb	r3, [r5, #0]
{
 80011f6:	b083      	sub	sp, #12
	if (in_routine == 0) {
 80011f8:	b9b3      	cbnz	r3, 8001228 <HAL_ADC_ConvCpltCallback+0x38>
	q15_t max = 0;
 80011fa:	f003 00ff 	and.w	r0, r3, #255	@ 0xff
	arm_max_q15((q15_t *)ADCData[buf_cplt], SAMPLES_PER_MELVEC, &max, &ignored);
 80011fe:	f10d 0202 	add.w	r2, sp, #2
 8001202:	ab01      	add	r3, sp, #4
	q15_t max = 0;
 8001204:	f8ad 0002 	strh.w	r0, [sp, #2]
	uint32_t ignored = 0;
 8001208:	9001      	str	r0, [sp, #4]
	arm_max_q15((q15_t *)ADCData[buf_cplt], SAMPLES_PER_MELVEC, &max, &ignored);
 800120a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800120e:	4822      	ldr	r0, [pc, #136]	@ (8001298 <HAL_ADC_ConvCpltCallback+0xa8>)
 8001210:	f005 fb20 	bl	8006854 <arm_max_q15>
	if (max > threshold) {
 8001214:	f9bd 2002 	ldrsh.w	r2, [sp, #2]
 8001218:	f640 03fc 	movw	r3, #2300	@ 0x8fc
 800121c:	429a      	cmp	r2, r3
 800121e:	dc01      	bgt.n	8001224 <HAL_ADC_ConvCpltCallback+0x34>
	ADC_Callback(1);
}
 8001220:	b003      	add	sp, #12
 8001222:	bdf0      	pop	{r4, r5, r6, r7, pc}
			in_routine = 1;
 8001224:	2301      	movs	r3, #1
 8001226:	702b      	strb	r3, [r5, #0]
	if (rem_n_bufs != -1) {
 8001228:	4c1c      	ldr	r4, [pc, #112]	@ (800129c <HAL_ADC_ConvCpltCallback+0xac>)
 800122a:	6823      	ldr	r3, [r4, #0]
 800122c:	3301      	adds	r3, #1
 800122e:	d002      	beq.n	8001236 <HAL_ADC_ConvCpltCallback+0x46>
			rem_n_bufs--;
 8001230:	6823      	ldr	r3, [r4, #0]
 8001232:	3b01      	subs	r3, #1
 8001234:	6023      	str	r3, [r4, #0]
	if (rem_n_bufs == 0) {
 8001236:	6823      	ldr	r3, [r4, #0]
 8001238:	b31b      	cbz	r3, 8001282 <HAL_ADC_ConvCpltCallback+0x92>
	} else if (ADCDataRdy[1-buf_cplt]) {
 800123a:	4f19      	ldr	r7, [pc, #100]	@ (80012a0 <HAL_ADC_ConvCpltCallback+0xb0>)
 800123c:	783b      	ldrb	r3, [r7, #0]
 800123e:	bb33      	cbnz	r3, 800128e <HAL_ADC_ConvCpltCallback+0x9e>
	Spectrogram_Compute((q15_t *)ADCData[buf_cplt], mel_vectors[cur_melvec]);
 8001240:	4d18      	ldr	r5, [pc, #96]	@ (80012a4 <HAL_ADC_ConvCpltCallback+0xb4>)
	Spectrogram_Format((q15_t *)ADCData[buf_cplt]);
 8001242:	4815      	ldr	r0, [pc, #84]	@ (8001298 <HAL_ADC_ConvCpltCallback+0xa8>)
	ADCDataRdy[buf_cplt] = 1;
 8001244:	2601      	movs	r6, #1
 8001246:	707e      	strb	r6, [r7, #1]
	Spectrogram_Format((q15_t *)ADCData[buf_cplt]);
 8001248:	f001 fce2 	bl	8002c10 <Spectrogram_Format>
	Spectrogram_Compute((q15_t *)ADCData[buf_cplt], mel_vectors[cur_melvec]);
 800124c:	7829      	ldrb	r1, [r5, #0]
 800124e:	4b16      	ldr	r3, [pc, #88]	@ (80012a8 <HAL_ADC_ConvCpltCallback+0xb8>)
 8001250:	4811      	ldr	r0, [pc, #68]	@ (8001298 <HAL_ADC_ConvCpltCallback+0xa8>)
 8001252:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8001256:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800125a:	f001 fcfb 	bl	8002c54 <Spectrogram_Compute>
	cur_melvec++;
 800125e:	782b      	ldrb	r3, [r5, #0]
 8001260:	4433      	add	r3, r6
 8001262:	b2db      	uxtb	r3, r3
 8001264:	702b      	strb	r3, [r5, #0]
	ADCDataRdy[buf_cplt] = 0;
 8001266:	2300      	movs	r3, #0
 8001268:	707b      	strb	r3, [r7, #1]
	if (rem_n_bufs == 0) {
 800126a:	6824      	ldr	r4, [r4, #0]
 800126c:	2c00      	cmp	r4, #0
 800126e:	d1d7      	bne.n	8001220 <HAL_ADC_ConvCpltCallback+0x30>
		send_spectrogram();
 8001270:	f7ff fef8 	bl	8001064 <send_spectrogram>
		HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001274:	4631      	mov	r1, r6
 8001276:	4620      	mov	r0, r4
}
 8001278:	b003      	add	sp, #12
 800127a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800127e:	f003 bb0d 	b.w	800489c <HAL_PWR_EnterSLEEPMode>
	HAL_ADC_Stop_DMA(&hadc1);
 8001282:	480a      	ldr	r0, [pc, #40]	@ (80012ac <HAL_ADC_ConvCpltCallback+0xbc>)
		in_routine = 0;
 8001284:	702b      	strb	r3, [r5, #0]
	HAL_ADC_Stop_DMA(&hadc1);
 8001286:	4f06      	ldr	r7, [pc, #24]	@ (80012a0 <HAL_ADC_ConvCpltCallback+0xb0>)
 8001288:	f002 fca4 	bl	8003bd4 <HAL_ADC_Stop_DMA>
}
 800128c:	e7d8      	b.n	8001240 <HAL_ADC_ConvCpltCallback+0x50>
		Error_Handler();
 800128e:	f000 fae5 	bl	800185c <Error_Handler>
 8001292:	e7d5      	b.n	8001240 <HAL_ADC_ConvCpltCallback+0x50>
 8001294:	20000af4 	.word	0x20000af4
 8001298:	200010e8 	.word	0x200010e8
 800129c:	20000af8 	.word	0x20000af8
 80012a0:	20000ce4 	.word	0x20000ce4
 80012a4:	20000ce0 	.word	0x20000ce0
 80012a8:	20000b00 	.word	0x20000b00
 80012ac:	20000a8c 	.word	0x20000a8c

080012b0 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80012b0:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (in_routine == 0) {
 80012b2:	4d28      	ldr	r5, [pc, #160]	@ (8001354 <HAL_ADC_ConvHalfCpltCallback+0xa4>)
 80012b4:	782b      	ldrb	r3, [r5, #0]
{
 80012b6:	b083      	sub	sp, #12
	if (in_routine == 0) {
 80012b8:	b9b3      	cbnz	r3, 80012e8 <HAL_ADC_ConvHalfCpltCallback+0x38>
	q15_t max = 0;
 80012ba:	f003 00ff 	and.w	r0, r3, #255	@ 0xff
	arm_max_q15((q15_t *)ADCData[buf_cplt], SAMPLES_PER_MELVEC, &max, &ignored);
 80012be:	f10d 0202 	add.w	r2, sp, #2
 80012c2:	ab01      	add	r3, sp, #4
	q15_t max = 0;
 80012c4:	f8ad 0002 	strh.w	r0, [sp, #2]
	uint32_t ignored = 0;
 80012c8:	9001      	str	r0, [sp, #4]
	arm_max_q15((q15_t *)ADCData[buf_cplt], SAMPLES_PER_MELVEC, &max, &ignored);
 80012ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012ce:	4822      	ldr	r0, [pc, #136]	@ (8001358 <HAL_ADC_ConvHalfCpltCallback+0xa8>)
 80012d0:	f005 fac0 	bl	8006854 <arm_max_q15>
	if (max > threshold) {
 80012d4:	f9bd 2002 	ldrsh.w	r2, [sp, #2]
 80012d8:	f640 03fc 	movw	r3, #2300	@ 0x8fc
 80012dc:	429a      	cmp	r2, r3
 80012de:	dc01      	bgt.n	80012e4 <HAL_ADC_ConvHalfCpltCallback+0x34>
	ADC_Callback(0);
}
 80012e0:	b003      	add	sp, #12
 80012e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
			in_routine = 1;
 80012e4:	2301      	movs	r3, #1
 80012e6:	702b      	strb	r3, [r5, #0]
	if (rem_n_bufs != -1) {
 80012e8:	4c1c      	ldr	r4, [pc, #112]	@ (800135c <HAL_ADC_ConvHalfCpltCallback+0xac>)
 80012ea:	6823      	ldr	r3, [r4, #0]
 80012ec:	3301      	adds	r3, #1
 80012ee:	d002      	beq.n	80012f6 <HAL_ADC_ConvHalfCpltCallback+0x46>
			rem_n_bufs--;
 80012f0:	6823      	ldr	r3, [r4, #0]
 80012f2:	3b01      	subs	r3, #1
 80012f4:	6023      	str	r3, [r4, #0]
	if (rem_n_bufs == 0) {
 80012f6:	6823      	ldr	r3, [r4, #0]
 80012f8:	b31b      	cbz	r3, 8001342 <HAL_ADC_ConvHalfCpltCallback+0x92>
	} else if (ADCDataRdy[1-buf_cplt]) {
 80012fa:	4f19      	ldr	r7, [pc, #100]	@ (8001360 <HAL_ADC_ConvHalfCpltCallback+0xb0>)
 80012fc:	787b      	ldrb	r3, [r7, #1]
 80012fe:	bb33      	cbnz	r3, 800134e <HAL_ADC_ConvHalfCpltCallback+0x9e>
	Spectrogram_Compute((q15_t *)ADCData[buf_cplt], mel_vectors[cur_melvec]);
 8001300:	4d18      	ldr	r5, [pc, #96]	@ (8001364 <HAL_ADC_ConvHalfCpltCallback+0xb4>)
	Spectrogram_Format((q15_t *)ADCData[buf_cplt]);
 8001302:	4815      	ldr	r0, [pc, #84]	@ (8001358 <HAL_ADC_ConvHalfCpltCallback+0xa8>)
	ADCDataRdy[buf_cplt] = 1;
 8001304:	2601      	movs	r6, #1
 8001306:	703e      	strb	r6, [r7, #0]
	Spectrogram_Format((q15_t *)ADCData[buf_cplt]);
 8001308:	f001 fc82 	bl	8002c10 <Spectrogram_Format>
	Spectrogram_Compute((q15_t *)ADCData[buf_cplt], mel_vectors[cur_melvec]);
 800130c:	7829      	ldrb	r1, [r5, #0]
 800130e:	4b16      	ldr	r3, [pc, #88]	@ (8001368 <HAL_ADC_ConvHalfCpltCallback+0xb8>)
 8001310:	4811      	ldr	r0, [pc, #68]	@ (8001358 <HAL_ADC_ConvHalfCpltCallback+0xa8>)
 8001312:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8001316:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800131a:	f001 fc9b 	bl	8002c54 <Spectrogram_Compute>
	cur_melvec++;
 800131e:	782b      	ldrb	r3, [r5, #0]
 8001320:	4433      	add	r3, r6
 8001322:	b2db      	uxtb	r3, r3
 8001324:	702b      	strb	r3, [r5, #0]
	ADCDataRdy[buf_cplt] = 0;
 8001326:	2300      	movs	r3, #0
 8001328:	703b      	strb	r3, [r7, #0]
	if (rem_n_bufs == 0) {
 800132a:	6824      	ldr	r4, [r4, #0]
 800132c:	2c00      	cmp	r4, #0
 800132e:	d1d7      	bne.n	80012e0 <HAL_ADC_ConvHalfCpltCallback+0x30>
		send_spectrogram();
 8001330:	f7ff fe98 	bl	8001064 <send_spectrogram>
		HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001334:	4631      	mov	r1, r6
 8001336:	4620      	mov	r0, r4
}
 8001338:	b003      	add	sp, #12
 800133a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800133e:	f003 baad 	b.w	800489c <HAL_PWR_EnterSLEEPMode>
	HAL_ADC_Stop_DMA(&hadc1);
 8001342:	480a      	ldr	r0, [pc, #40]	@ (800136c <HAL_ADC_ConvHalfCpltCallback+0xbc>)
		in_routine = 0;
 8001344:	702b      	strb	r3, [r5, #0]
	HAL_ADC_Stop_DMA(&hadc1);
 8001346:	4f06      	ldr	r7, [pc, #24]	@ (8001360 <HAL_ADC_ConvHalfCpltCallback+0xb0>)
 8001348:	f002 fc44 	bl	8003bd4 <HAL_ADC_Stop_DMA>
}
 800134c:	e7d8      	b.n	8001300 <HAL_ADC_ConvHalfCpltCallback+0x50>
		Error_Handler();
 800134e:	f000 fa85 	bl	800185c <Error_Handler>
 8001352:	e7d5      	b.n	8001300 <HAL_ADC_ConvHalfCpltCallback+0x50>
 8001354:	20000af4 	.word	0x20000af4
 8001358:	20000ce8 	.word	0x20000ce8
 800135c:	20000af8 	.word	0x20000af8
 8001360:	20000ce4 	.word	0x20000ce4
 8001364:	20000ce0 	.word	0x20000ce0
 8001368:	20000b00 	.word	0x20000b00
 800136c:	20000a8c 	.word	0x20000a8c

08001370 <MX_AES_Init>:
  /* USER CODE END AES_Init 0 */

  /* USER CODE BEGIN AES_Init 1 */

  /* USER CODE END AES_Init 1 */
  hcryp.Instance = AES;
 8001370:	480f      	ldr	r0, [pc, #60]	@ (80013b0 <MX_AES_Init+0x40>)
 8001372:	4a10      	ldr	r2, [pc, #64]	@ (80013b4 <MX_AES_Init+0x44>)
  hcryp.Init.DataType = CRYP_DATATYPE_32B;
  hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
  hcryp.Init.OperatingMode = CRYP_ALGOMODE_ENCRYPT;
  hcryp.Init.ChainingMode = CRYP_CHAINMODE_AES_CBC;
  hcryp.Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
  hcryp.Init.pKey = (uint8_t *)pKeyAES;
 8001374:	4910      	ldr	r1, [pc, #64]	@ (80013b8 <MX_AES_Init+0x48>)
{
 8001376:	b508      	push	{r3, lr}
  hcryp.Init.DataType = CRYP_DATATYPE_32B;
 8001378:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 80013a8 <MX_AES_Init+0x38>
  hcryp.Init.pInitVect = (uint8_t *)pInitVectAES;
 800137c:	4b0f      	ldr	r3, [pc, #60]	@ (80013bc <MX_AES_Init+0x4c>)
 800137e:	6243      	str	r3, [r0, #36]	@ 0x24
  hcryp.Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 8001380:	2300      	movs	r3, #0
  hcryp.Instance = AES;
 8001382:	6002      	str	r2, [r0, #0]
  hcryp.Init.KeyWriteFlag = CRYP_KEY_WRITE_ENABLE;
 8001384:	6183      	str	r3, [r0, #24]
  hcryp.Init.DataType = CRYP_DATATYPE_32B;
 8001386:	2200      	movs	r2, #0
 8001388:	2320      	movs	r3, #32
 800138a:	ed80 7b02 	vstr	d7, [r0, #8]
 800138e:	e9c0 2304 	strd	r2, r3, [r0, #16]
  hcryp.Init.pKey = (uint8_t *)pKeyAES;
 8001392:	6201      	str	r1, [r0, #32]
  if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 8001394:	f002 fdc2 	bl	8003f1c <HAL_CRYP_Init>
 8001398:	b900      	cbnz	r0, 800139c <MX_AES_Init+0x2c>
  }
  /* USER CODE BEGIN AES_Init 2 */

  /* USER CODE END AES_Init 2 */

}
 800139a:	bd08      	pop	{r3, pc}
 800139c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80013a0:	f000 ba5c 	b.w	800185c <Error_Handler>
 80013a4:	f3af 8000 	nop.w
	...
 80013b0:	200014e8 	.word	0x200014e8
 80013b4:	50060000 	.word	0x50060000
 80013b8:	0800a42c 	.word	0x0800a42c
 80013bc:	0800a41c 	.word	0x0800a41c

080013c0 <HAL_CRYP_MspInit>:

void HAL_CRYP_MspInit(CRYP_HandleTypeDef* crypHandle)
{

  if(crypHandle->Instance==AES)
 80013c0:	4b0a      	ldr	r3, [pc, #40]	@ (80013ec <HAL_CRYP_MspInit+0x2c>)
 80013c2:	6802      	ldr	r2, [r0, #0]
 80013c4:	429a      	cmp	r2, r3
 80013c6:	d000      	beq.n	80013ca <HAL_CRYP_MspInit+0xa>
 80013c8:	4770      	bx	lr
  {
  /* USER CODE BEGIN AES_MspInit 0 */

  /* USER CODE END AES_MspInit 0 */
    /* AES clock enable */
    __HAL_RCC_AES_CLK_ENABLE();
 80013ca:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
 80013ce:	f5a3 337c 	sub.w	r3, r3, #258048	@ 0x3f000
{
 80013d2:	b082      	sub	sp, #8
    __HAL_RCC_AES_CLK_ENABLE();
 80013d4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80013d6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80013da:	64da      	str	r2, [r3, #76]	@ 0x4c
 80013dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013e2:	9301      	str	r3, [sp, #4]
 80013e4:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN AES_MspInit 1 */

  /* USER CODE END AES_MspInit 1 */
  }
}
 80013e6:	b002      	add	sp, #8
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	50060000 	.word	0x50060000

080013f0 <arm_absmax_q15>:
void arm_absmax_q15(
  const q15_t * pSrc,
        uint32_t blockSize,
        q15_t * pResult,
        uint32_t * pIndex)
{
 80013f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
        uint32_t index;                                /* index of maximum value */                         \
                                                                                                            \
  /* Initialize index value to zero. */                                                                     \
  outIndex = 0U;                                                                                            \
  /* Load first input value that act as reference value for comparision */                                  \
  out = *pSrc++;                                                                                            \
 80013f4:	4680      	mov	r8, r0
 80013f6:	f938 cb02 	ldrsh.w	ip, [r8], #2
  out = (out > 0) ? out : (q15_t)__QSUB16(0, out);                                                                           \
 80013fa:	f1bc 0f00 	cmp.w	ip, #0
 80013fe:	dc04      	bgt.n	800140a <arm_absmax_q15+0x1a>

__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8001400:	2400      	movs	r4, #0
 8001402:	fad4 f41c 	qsub16	r4, r4, ip
 8001406:	fa0f fc84 	sxth.w	ip, r4
  /* Initialize index of extrema value. */                                                                  \
  index = 0U;                                                                                               \
                                                                                                            \
  /* Loop unrolling: Compute 4 outputs at a time */                                                         \
  blkCnt = (blockSize - 1U) >> 2U;                                                                          \
 800140a:	f101 39ff 	add.w	r9, r1, #4294967295
                                                                                                            \
  while (blkCnt > 0U)                                                                                       \
 800140e:	ea5f 0a99 	movs.w	sl, r9, lsr #2
 8001412:	d07c      	beq.n	800150e <arm_absmax_q15+0x11e>
  index = 0U;                                                                                               \
 8001414:	2400      	movs	r4, #0
 8001416:	300a      	adds	r0, #10
 8001418:	ea4f 078a 	mov.w	r7, sl, lsl #2
  outIndex = 0U;                                                                                            \
 800141c:	4625      	mov	r5, r4
 800141e:	4626      	mov	r6, r4
  {                                                                                                         \
    /* Initialize cur_absmax to next consecutive values one by one */                                         \
    cur_absmax = *pSrc++;                                                                                     \
 8001420:	f930 ec08 	ldrsh.w	lr, [r0, #-8]
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 8001424:	f1be 0f00 	cmp.w	lr, #0
 8001428:	dc03      	bgt.n	8001432 <arm_absmax_q15+0x42>
 800142a:	fad6 fe1e 	qsub16	lr, r6, lr
 800142e:	fa0f fe8e 	sxth.w	lr, lr
    /* compare for the extrema value */                                                                     \
    if (cur_absmax > out)                                                                         \
 8001432:	45e6      	cmp	lr, ip
    {                                                                                                       \
      /* Update the extrema value and it's index */                                                         \
      out = cur_absmax;                                                                                       \
 8001434:	bfc8      	it	gt
 8001436:	46f4      	movgt	ip, lr
      outIndex = index + 1U;                                                                                \
    }                                                                                                       \
                                                                                                            \
    cur_absmax = *pSrc++;                                                                                     \
 8001438:	f930 ec06 	ldrsh.w	lr, [r0, #-6]
      outIndex = index + 1U;                                                                                \
 800143c:	bfc8      	it	gt
 800143e:	1c65      	addgt	r5, r4, #1
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 8001440:	f1be 0f00 	cmp.w	lr, #0
 8001444:	dc03      	bgt.n	800144e <arm_absmax_q15+0x5e>
 8001446:	fad6 fe1e 	qsub16	lr, r6, lr
 800144a:	fa0f fe8e 	sxth.w	lr, lr
    if (cur_absmax > out)                                                                         \
 800144e:	45f4      	cmp	ip, lr
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
 8001450:	bfb8      	it	lt
 8001452:	46f4      	movlt	ip, lr
      outIndex = index + 2U;                                                                                \
    }                                                                                                       \
                                                                                                            \
    cur_absmax = *pSrc++;                                                                                     \
 8001454:	f930 ec04 	ldrsh.w	lr, [r0, #-4]
      outIndex = index + 2U;                                                                                \
 8001458:	bfb8      	it	lt
 800145a:	1ca5      	addlt	r5, r4, #2
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 800145c:	f1be 0f00 	cmp.w	lr, #0
 8001460:	dc03      	bgt.n	800146a <arm_absmax_q15+0x7a>
 8001462:	fad6 fe1e 	qsub16	lr, r6, lr
 8001466:	fa0f fe8e 	sxth.w	lr, lr
    if (cur_absmax > out)                                                                          \
 800146a:	45f4      	cmp	ip, lr
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
      outIndex = index + 3U;                                                                                \
 800146c:	bfa8      	it	ge
 800146e:	46e6      	movge	lr, ip
    }                                                                                                       \
                                                                                                            \
    cur_absmax = *pSrc++;                                                                                     \
 8001470:	f930 cc02 	ldrsh.w	ip, [r0, #-2]
      outIndex = index + 3U;                                                                                \
 8001474:	bfb8      	it	lt
 8001476:	1ce5      	addlt	r5, r4, #3
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 8001478:	f1bc 0f00 	cmp.w	ip, #0
 800147c:	dc03      	bgt.n	8001486 <arm_absmax_q15+0x96>
 800147e:	fad6 fc1c 	qsub16	ip, r6, ip
 8001482:	fa0f fc8c 	sxth.w	ip, ip
    if (cur_absmax > out)                                                                          \
 8001486:	45e6      	cmp	lr, ip
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
      outIndex = index + 4U;                                                                                \
 8001488:	f104 0404 	add.w	r4, r4, #4
    if (cur_absmax > out)                                                                          \
 800148c:	bfac      	ite	ge
 800148e:	46f4      	movge	ip, lr
      outIndex = index + 4U;                                                                                \
 8001490:	4625      	movlt	r5, r4
  while (blkCnt > 0U)                                                                                       \
 8001492:	42bc      	cmp	r4, r7
 8001494:	f100 0008 	add.w	r0, r0, #8
 8001498:	d1c2      	bne.n	8001420 <arm_absmax_q15+0x30>
 800149a:	eb08 08ca 	add.w	r8, r8, sl, lsl #3
                                                                                                            \
  /* Loop unrolling: Compute remaining outputs */                                                           \
  blkCnt = (blockSize - 1U) % 4U;                                                                           \
                                                                                                            \
                                                                                                            \
  while (blkCnt > 0U)                                                                                       \
 800149e:	f019 0403 	ands.w	r4, r9, #3
 80014a2:	d01f      	beq.n	80014e4 <arm_absmax_q15+0xf4>
  {                                                                                                         \
    cur_absmax = *pSrc++;                                                                                     \
 80014a4:	f9b8 0000 	ldrsh.w	r0, [r8]
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 80014a8:	2800      	cmp	r0, #0
 80014aa:	dd20      	ble.n	80014ee <arm_absmax_q15+0xfe>
    if (cur_absmax > out)                                                                         \
 80014ac:	4560      	cmp	r0, ip
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
 80014ae:	bfc4      	itt	gt
 80014b0:	4684      	movgt	ip, r0
      outIndex = blockSize - blkCnt;                                                                        \
 80014b2:	1b0d      	subgt	r5, r1, r4
  while (blkCnt > 0U)                                                                                       \
 80014b4:	1e66      	subs	r6, r4, #1
 80014b6:	d015      	beq.n	80014e4 <arm_absmax_q15+0xf4>
    cur_absmax = *pSrc++;                                                                                     \
 80014b8:	f9b8 0002 	ldrsh.w	r0, [r8, #2]
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 80014bc:	2800      	cmp	r0, #0
 80014be:	dd1b      	ble.n	80014f8 <arm_absmax_q15+0x108>
    if (cur_absmax > out)                                                                         \
 80014c0:	4584      	cmp	ip, r0
      outIndex = blockSize - blkCnt;                                                                        \
 80014c2:	bfbc      	itt	lt
 80014c4:	1b8d      	sublt	r5, r1, r6
      out = cur_absmax;                                                                                       \
 80014c6:	4684      	movlt	ip, r0
  while (blkCnt > 0U)                                                                                       \
 80014c8:	2c02      	cmp	r4, #2
 80014ca:	d00b      	beq.n	80014e4 <arm_absmax_q15+0xf4>
    cur_absmax = *pSrc++;                                                                                     \
 80014cc:	f9b8 1004 	ldrsh.w	r1, [r8, #4]
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 80014d0:	2900      	cmp	r1, #0
 80014d2:	dc03      	bgt.n	80014dc <arm_absmax_q15+0xec>
 80014d4:	2000      	movs	r0, #0
 80014d6:	fad0 f111 	qsub16	r1, r0, r1
 80014da:	b209      	sxth	r1, r1
      out = cur_absmax;                                                                                       \
 80014dc:	4561      	cmp	r1, ip
 80014de:	bfc4      	itt	gt
 80014e0:	464d      	movgt	r5, r9
 80014e2:	468c      	movgt	ip, r1
    /* Decrement loop counter */                                                                            \
    blkCnt--;                                                                                               \
  }                                                                                                         \
                                                                                                            \
  /* Store the extrema value and it's index into destination pointers */                                    \
  *pResult = out;                                                                                           \
 80014e4:	f8a2 c000 	strh.w	ip, [r2]
  *pIndex = outIndex;
 80014e8:	601d      	str	r5, [r3, #0]
}
 80014ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80014ee:	2600      	movs	r6, #0
 80014f0:	fad6 f010 	qsub16	r0, r6, r0
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 80014f4:	b200      	sxth	r0, r0
 80014f6:	e7d9      	b.n	80014ac <arm_absmax_q15+0xbc>
 80014f8:	2700      	movs	r7, #0
 80014fa:	fad7 f010 	qsub16	r0, r7, r0
 80014fe:	b200      	sxth	r0, r0
    if (cur_absmax > out)                                                                         \
 8001500:	4584      	cmp	ip, r0
      outIndex = blockSize - blkCnt;                                                                        \
 8001502:	bfbc      	itt	lt
 8001504:	1b8d      	sublt	r5, r1, r6
      out = cur_absmax;                                                                                       \
 8001506:	4684      	movlt	ip, r0
  while (blkCnt > 0U)                                                                                       \
 8001508:	2c02      	cmp	r4, #2
 800150a:	d1df      	bne.n	80014cc <arm_absmax_q15+0xdc>
 800150c:	e7ea      	b.n	80014e4 <arm_absmax_q15+0xf4>
  outIndex = 0U;                                                                                            \
 800150e:	4655      	mov	r5, sl
 8001510:	e7c5      	b.n	800149e <arm_absmax_q15+0xae>
 8001512:	bf00      	nop

08001514 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001514:	b500      	push	{lr}

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001516:	4b0a      	ldr	r3, [pc, #40]	@ (8001540 <MX_DMA_Init+0x2c>)
 8001518:	6c98      	ldr	r0, [r3, #72]	@ 0x48

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 800151a:	2101      	movs	r1, #1
  __HAL_RCC_DMA1_CLK_ENABLE();
 800151c:	4308      	orrs	r0, r1
{
 800151e:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001520:	6498      	str	r0, [r3, #72]	@ 0x48
 8001522:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001524:	400b      	ands	r3, r1
 8001526:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8001528:	2200      	movs	r2, #0
 800152a:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 800152c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 800152e:	f002 fc67 	bl	8003e00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001532:	200b      	movs	r0, #11

}
 8001534:	b003      	add	sp, #12
 8001536:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800153a:	f002 bc9d 	b.w	8003e78 <HAL_NVIC_EnableIRQ>
 800153e:	bf00      	nop
 8001540:	40021000 	.word	0x40021000

08001544 <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 8001544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001548:	2400      	movs	r4, #0
{
 800154a:	b08f      	sub	sp, #60	@ 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800154c:	e9cd 4408 	strd	r4, r4, [sp, #32]
 8001550:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001554:	4b99      	ldr	r3, [pc, #612]	@ (80017bc <MX_GPIO_Init+0x278>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001556:	940c      	str	r4, [sp, #48]	@ 0x30
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001558:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
  __HAL_RCC_GPIOG_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  HAL_PWREx_EnableVddIO2();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 800155a:	4f99      	ldr	r7, [pc, #612]	@ (80017c0 <MX_GPIO_Init+0x27c>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_SDN_GPIO_Port, RADIO_SDN_Pin, GPIO_PIN_SET);
 800155c:	f8df a270 	ldr.w	sl, [pc, #624]	@ 80017d0 <MX_GPIO_Init+0x28c>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_EEPROM_CSN_GPIO_Port, RADIO_EEPROM_CSN_Pin, GPIO_PIN_SET);
 8001560:	f8df 9270 	ldr.w	r9, [pc, #624]	@ 80017d4 <MX_GPIO_Init+0x290>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001564:	f8df 8270 	ldr.w	r8, [pc, #624]	@ 80017d8 <MX_GPIO_Init+0x294>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001568:	4e96      	ldr	r6, [pc, #600]	@ (80017c4 <MX_GPIO_Init+0x280>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800156a:	f042 0210 	orr.w	r2, r2, #16
 800156e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001570:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001572:	f002 0210 	and.w	r2, r2, #16
 8001576:	9200      	str	r2, [sp, #0]
 8001578:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800157a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800157c:	f042 0204 	orr.w	r2, r2, #4
 8001580:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001582:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001584:	f002 0204 	and.w	r2, r2, #4
 8001588:	9201      	str	r2, [sp, #4]
 800158a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800158c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800158e:	f042 0220 	orr.w	r2, r2, #32
 8001592:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001594:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001596:	f002 0220 	and.w	r2, r2, #32
 800159a:	9202      	str	r2, [sp, #8]
 800159c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800159e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80015a0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80015a4:	64da      	str	r2, [r3, #76]	@ 0x4c
 80015a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80015a8:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 80015ac:	9203      	str	r2, [sp, #12]
 80015ae:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80015b2:	f042 0201 	orr.w	r2, r2, #1
 80015b6:	64da      	str	r2, [r3, #76]	@ 0x4c
 80015b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80015ba:	f002 0201 	and.w	r2, r2, #1
 80015be:	9204      	str	r2, [sp, #16]
 80015c0:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80015c4:	f042 0202 	orr.w	r2, r2, #2
 80015c8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80015ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80015cc:	f002 0202 	and.w	r2, r2, #2
 80015d0:	9205      	str	r2, [sp, #20]
 80015d2:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80015d4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80015d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80015da:	64da      	str	r2, [r3, #76]	@ 0x4c
 80015dc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80015de:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 80015e2:	9206      	str	r2, [sp, #24]
 80015e4:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80015e8:	f042 0208 	orr.w	r2, r2, #8
 80015ec:	64da      	str	r2, [r3, #76]	@ 0x4c
 80015ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f0:	f003 0308 	and.w	r3, r3, #8
 80015f4:	9307      	str	r3, [sp, #28]
 80015f6:	9b07      	ldr	r3, [sp, #28]
  HAL_PWREx_EnableVddIO2();
 80015f8:	f003 f9ba 	bl	8004970 <HAL_PWREx_EnableVddIO2>
  HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 80015fc:	2201      	movs	r2, #1
 80015fe:	4611      	mov	r1, r2
 8001600:	4638      	mov	r0, r7
 8001602:	f003 f939 	bl	8004878 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RADIO_SDN_GPIO_Port, RADIO_SDN_Pin, GPIO_PIN_SET);
 8001606:	4650      	mov	r0, sl
 8001608:	2201      	movs	r2, #1
 800160a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800160e:	f003 f933 	bl	8004878 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RADIO_EEPROM_CSN_GPIO_Port, RADIO_EEPROM_CSN_Pin, GPIO_PIN_SET);
 8001612:	4648      	mov	r0, r9
 8001614:	2201      	movs	r2, #1
 8001616:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800161a:	f003 f92d 	bl	8004878 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800161e:	4622      	mov	r2, r4
 8001620:	4640      	mov	r0, r8
 8001622:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8001626:	f003 f927 	bl	8004878 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800162a:	4622      	mov	r2, r4
 800162c:	4630      	mov	r0, r6
 800162e:	2140      	movs	r1, #64	@ 0x40
 8001630:	f003 f922 	bl	8004878 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001634:	a908      	add	r1, sp, #32
 8001636:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001638:	f24d 72ff 	movw	r2, #55295	@ 0xd7ff
 800163c:	2303      	movs	r3, #3
 800163e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001642:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001644:	f002 ff3c 	bl	80044c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001648:	a908      	add	r1, sp, #32
 800164a:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = B1_Pin;
 800164c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001650:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001654:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001658:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800165a:	f002 ff31 	bl	80044c0 <HAL_GPIO_Init>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800165e:	a908      	add	r1, sp, #32
 8001660:	4650      	mov	r0, sl
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001662:	f64d 72ff 	movw	r2, #57343	@ 0xdfff
 8001666:	2303      	movs	r3, #3
 8001668:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166c:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800166e:	f002 ff27 	bl	80044c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8001672:	2209      	movs	r2, #9
 8001674:	2303      	movs	r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001676:	a908      	add	r1, sp, #32
 8001678:	4853      	ldr	r0, [pc, #332]	@ (80017c8 <MX_GPIO_Init+0x284>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167a:	940a      	str	r4, [sp, #40]	@ 0x28

  /*Configure GPIO pin : RADIO_S2LP_CSN_Pin */
  GPIO_InitStruct.Pin = RADIO_S2LP_CSN_Pin;
 800167c:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 800167e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001682:	f04f 0b03 	mov.w	fp, #3
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001686:	f002 ff1b 	bl	80044c0 <HAL_GPIO_Init>
  HAL_GPIO_Init(RADIO_S2LP_CSN_GPIO_Port, &GPIO_InitStruct);
 800168a:	a908      	add	r1, sp, #32
 800168c:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800168e:	e9cd 5508 	strd	r5, r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001692:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001694:	f8cd b02c 	str.w	fp, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(RADIO_S2LP_CSN_GPIO_Port, &GPIO_InitStruct);
 8001698:	f002 ff12 	bl	80044c0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800169c:	4638      	mov	r0, r7
 800169e:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 80016a0:	f641 72fe 	movw	r2, #8190	@ 0x1ffe
 80016a4:	2303      	movs	r3, #3
 80016a6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016aa:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016ac:	f002 ff08 	bl	80044c0 <HAL_GPIO_Init>
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b0:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
 80016b2:	f248 0236 	movw	r2, #32822	@ 0x8036
 80016b6:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
 80016bc:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c0:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c2:	f002 fefd 	bl	80044c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RADIO_INT_Pin */
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 80016c6:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
 80016c8:	2208      	movs	r2, #8
 80016ca:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 80016ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
 80016d2:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d6:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 80016d8:	f002 fef2 	bl	80044c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB15
                           PB4 PB5 PB6 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80016dc:	f64b 7277 	movw	r2, #49015	@ 0xbf77
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016e0:	a908      	add	r1, sp, #32
 80016e2:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80016e4:	2303      	movs	r3, #3
 80016e6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ec:	f002 fee8 	bl	80044c0 <HAL_GPIO_Init>
  /*Configure GPIO pin : RADIO_SDN_Pin */
  GPIO_InitStruct.Pin = RADIO_SDN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(RADIO_SDN_GPIO_Port, &GPIO_InitStruct);
 80016f0:	4650      	mov	r0, sl
  GPIO_InitStruct.Pin = RADIO_SDN_Pin;
 80016f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  HAL_GPIO_Init(RADIO_SDN_GPIO_Port, &GPIO_InitStruct);
 80016f6:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = RADIO_SDN_Pin;
 80016f8:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fa:	e9cd 5409 	strd	r5, r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fe:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(RADIO_SDN_GPIO_Port, &GPIO_InitStruct);
 8001700:	f002 fede 	bl	80044c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 PG2 PG3
                           PG4 PG9 PG10 PG11
                           PG12 PG13 PG14 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001704:	f64f 621f 	movw	r2, #65055	@ 0xfe1f
                          |GPIO_PIN_4|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001708:	a908      	add	r1, sp, #32
 800170a:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800170c:	2303      	movs	r3, #3
 800170e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001712:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001714:	f002 fed4 	bl	80044c0 <HAL_GPIO_Init>
  /*Configure GPIO pin : RADIO_EEPROM_CSN_Pin */
  GPIO_InitStruct.Pin = RADIO_EEPROM_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(RADIO_EEPROM_CSN_GPIO_Port, &GPIO_InitStruct);
 8001718:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = RADIO_EEPROM_CSN_Pin;
 800171a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
  HAL_GPIO_Init(RADIO_EEPROM_CSN_GPIO_Port, &GPIO_InitStruct);
 800171e:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = RADIO_EEPROM_CSN_Pin;
 8001720:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001722:	e9cd 5409 	strd	r5, r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001726:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(RADIO_EEPROM_CSN_GPIO_Port, &GPIO_InitStruct);
 8001728:	f002 feca 	bl	80044c0 <HAL_GPIO_Init>
  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800172c:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 800172e:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001732:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8001734:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001736:	e9cd 5409 	strd	r5, r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800173a:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800173c:	f002 fec0 	bl	80044c0 <HAL_GPIO_Init>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001740:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001742:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001746:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001748:	4820      	ldr	r0, [pc, #128]	@ (80017cc <MX_GPIO_Init+0x288>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174a:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800174c:	e9cd 2308 	strd	r2, r3, [sp, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001750:	f002 feb6 	bl	80044c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001754:	2220      	movs	r2, #32
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001756:	a908      	add	r1, sp, #32
 8001758:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800175a:	2300      	movs	r3, #0
 800175c:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001762:	f002 fead 	bl	80044c0 <HAL_GPIO_Init>
  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001766:	a908      	add	r1, sp, #32
 8001768:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800176a:	2340      	movs	r3, #64	@ 0x40
 800176c:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800176e:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001772:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001774:	f002 fea4 	bl	80044c0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001778:	f44f 52e8 	mov.w	r2, #7424	@ 0x1d00
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177c:	2302      	movs	r3, #2
 800177e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001782:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001784:	230a      	movs	r3, #10
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001786:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800178a:	930c      	str	r3, [sp, #48]	@ 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800178c:	e9cd 4b0a 	strd	r4, fp, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001790:	f002 fe96 	bl	80044c0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001794:	4622      	mov	r2, r4
 8001796:	4621      	mov	r1, r4
 8001798:	2009      	movs	r0, #9
 800179a:	f002 fb31 	bl	8003e00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800179e:	2009      	movs	r0, #9
 80017a0:	f002 fb6a 	bl	8003e78 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80017a4:	4622      	mov	r2, r4
 80017a6:	4621      	mov	r1, r4
 80017a8:	2028      	movs	r0, #40	@ 0x28
 80017aa:	f002 fb29 	bl	8003e00 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017ae:	2028      	movs	r0, #40	@ 0x28
 80017b0:	f002 fb62 	bl	8003e78 <HAL_NVIC_EnableIRQ>

}
 80017b4:	b00f      	add	sp, #60	@ 0x3c
 80017b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80017ba:	bf00      	nop
 80017bc:	40021000 	.word	0x40021000
 80017c0:	48000800 	.word	0x48000800
 80017c4:	48001800 	.word	0x48001800
 80017c8:	48001c00 	.word	0x48001c00
 80017cc:	48000c00 	.word	0x48000c00
 80017d0:	48001400 	.word	0x48001400
 80017d4:	48001000 	.word	0x48001000
 80017d8:	48000400 	.word	0x48000400

080017dc <HAL_GPIO_EXTI_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	if (GPIO_Pin == B1_Pin) {
 80017dc:	f5b0 5f00 	cmp.w	r0, #8192	@ 0x2000
 80017e0:	d002      	beq.n	80017e8 <HAL_GPIO_EXTI_Callback+0xc>
		btn_press = 1;
	}
	else if (GPIO_Pin == RADIO_INT_Pin)
 80017e2:	2808      	cmp	r0, #8
 80017e4:	d004      	beq.n	80017f0 <HAL_GPIO_EXTI_Callback+0x14>
		S2LP_IRQ_Handler();
}
 80017e6:	4770      	bx	lr
		btn_press = 1;
 80017e8:	4b02      	ldr	r3, [pc, #8]	@ (80017f4 <HAL_GPIO_EXTI_Callback+0x18>)
 80017ea:	2201      	movs	r2, #1
 80017ec:	701a      	strb	r2, [r3, #0]
 80017ee:	4770      	bx	lr
		S2LP_IRQ_Handler();
 80017f0:	f001 b9dc 	b.w	8002bac <S2LP_IRQ_Handler>
 80017f4:	20001548 	.word	0x20001548

080017f8 <run>:
void run(void) {
#if (AUTORUN == 0)
	btn_press = 0;
#elif (AUTORUN == 1)
	DEBUG_PRINT("Autorun mode engaged.\r\n");
	btn_press = 1;
 80017f8:	4c16      	ldr	r4, [pc, #88]	@ (8001854 <run+0x5c>)
#error "Wrong value for AUTORUN"
#endif

	while (1) {
	  while (!btn_press) {
		  HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 80017fa:	4e17      	ldr	r6, [pc, #92]	@ (8001858 <run+0x60>)
	btn_press = 1;
 80017fc:	2301      	movs	r3, #1
void run(void) {
 80017fe:	b580      	push	{r7, lr}
	btn_press = 1;
 8001800:	7023      	strb	r3, [r4, #0]
		  HAL_Delay(200);
		  HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_RESET);
		  HAL_Delay(200);
	  }
	  btn_press = 0;
 8001802:	2700      	movs	r7, #0
	  while (!btn_press) {
 8001804:	7823      	ldrb	r3, [r4, #0]
 8001806:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 800180a:	b9a3      	cbnz	r3, 8001836 <run+0x3e>
		  HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_SET);
 800180c:	2201      	movs	r2, #1
 800180e:	2180      	movs	r1, #128	@ 0x80
 8001810:	4630      	mov	r0, r6
 8001812:	f003 f831 	bl	8004878 <HAL_GPIO_WritePin>
		  HAL_Delay(200);
 8001816:	20c8      	movs	r0, #200	@ 0xc8
 8001818:	f001 fc8e 	bl	8003138 <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_RESET);
 800181c:	462a      	mov	r2, r5
 800181e:	2180      	movs	r1, #128	@ 0x80
 8001820:	4630      	mov	r0, r6
 8001822:	f003 f829 	bl	8004878 <HAL_GPIO_WritePin>
		  HAL_Delay(200);
 8001826:	20c8      	movs	r0, #200	@ 0xc8
 8001828:	f001 fc86 	bl	8003138 <HAL_Delay>
	  while (!btn_press) {
 800182c:	7823      	ldrb	r3, [r4, #0]
 800182e:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8001832:	2b00      	cmp	r3, #0
 8001834:	d0ea      	beq.n	800180c <run+0x14>
	  btn_press = 0;
 8001836:	7027      	strb	r7, [r4, #0]
#if (EVENT_DETECTION == 1)
#if (EVENT_DETECTION_MODE == HARD_THRESHOLD)
	  DEBUG_PRINT("Waiting for events. Event detection mode is set to Hard threshold. Threshold is set at %" PRIu16 ". Metric checked is %" PRIu16 " (0: Mean, 1: Max, 2: Power)\r\n", THRESHOLD, HT_METRIC);
#endif
#endif
	  while (!btn_press) {
 8001838:	7823      	ldrb	r3, [r4, #0]
 800183a:	b943      	cbnz	r3, 800184e <run+0x56>
	if (StartADCAcq(N_MELVECS) != HAL_OK) {
 800183c:	2014      	movs	r0, #20
 800183e:	f7ff fcb7 	bl	80011b0 <StartADCAcq>
	while (!IsADCFinished()) {
 8001842:	f7ff fccd 	bl	80011e0 <IsADCFinished>
 8001846:	2800      	cmp	r0, #0
 8001848:	d1f6      	bne.n	8001838 <run+0x40>
		__WFI();
 800184a:	bf30      	wfi
 800184c:	e7f9      	b.n	8001842 <run+0x4a>
		  acquire_and_send_packet();
	  }
	  btn_press = 0;
 800184e:	7027      	strb	r7, [r4, #0]
	  while (!btn_press) {
 8001850:	e7d8      	b.n	8001804 <run+0xc>
 8001852:	bf00      	nop
 8001854:	20001548 	.word	0x20001548
 8001858:	48000400 	.word	0x48000400

0800185c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
  __ASM volatile ("cpsid i" : : : "memory");
 8001860:	b672      	cpsid	i
 8001862:	4f18      	ldr	r7, [pc, #96]	@ (80018c4 <Error_Handler+0x68>)
  __disable_irq();
  DEBUG_PRINT("Entering error Handler\r\n");
  while (1)
  {
	  // Blink LED3 (red)
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 8001864:	4e18      	ldr	r6, [pc, #96]	@ (80018c8 <Error_Handler+0x6c>)
	  for (volatile int i=0; i < SystemCoreClock/200; i++);
 8001866:	4d19      	ldr	r5, [pc, #100]	@ (80018cc <Error_Handler+0x70>)
 8001868:	2400      	movs	r4, #0
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 800186a:	2201      	movs	r2, #1
 800186c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001870:	4630      	mov	r0, r6
 8001872:	f003 f801 	bl	8004878 <HAL_GPIO_WritePin>
	  for (volatile int i=0; i < SystemCoreClock/200; i++);
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	9400      	str	r4, [sp, #0]
 800187a:	9900      	ldr	r1, [sp, #0]
 800187c:	fba5 2303 	umull	r2, r3, r5, r3
 8001880:	ebb1 1f93 	cmp.w	r1, r3, lsr #6
 8001884:	ea4f 1293 	mov.w	r2, r3, lsr #6
 8001888:	d205      	bcs.n	8001896 <Error_Handler+0x3a>
 800188a:	9b00      	ldr	r3, [sp, #0]
 800188c:	3301      	adds	r3, #1
 800188e:	9300      	str	r3, [sp, #0]
 8001890:	9b00      	ldr	r3, [sp, #0]
 8001892:	4293      	cmp	r3, r2
 8001894:	d3f9      	bcc.n	800188a <Error_Handler+0x2e>
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET);
 8001896:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800189a:	2200      	movs	r2, #0
 800189c:	4630      	mov	r0, r6
 800189e:	f002 ffeb 	bl	8004878 <HAL_GPIO_WritePin>
	  for (volatile int i=0; i < SystemCoreClock/200; i++);
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	9401      	str	r4, [sp, #4]
 80018a6:	9a01      	ldr	r2, [sp, #4]
 80018a8:	fba5 1303 	umull	r1, r3, r5, r3
 80018ac:	ebb2 1f93 	cmp.w	r2, r3, lsr #6
 80018b0:	ea4f 1193 	mov.w	r1, r3, lsr #6
 80018b4:	d2d9      	bcs.n	800186a <Error_Handler+0xe>
 80018b6:	9b01      	ldr	r3, [sp, #4]
 80018b8:	3301      	adds	r3, #1
 80018ba:	9301      	str	r3, [sp, #4]
 80018bc:	9b01      	ldr	r3, [sp, #4]
 80018be:	428b      	cmp	r3, r1
 80018c0:	d3f9      	bcc.n	80018b6 <Error_Handler+0x5a>
 80018c2:	e7d2      	b.n	800186a <Error_Handler+0xe>
 80018c4:	20000854 	.word	0x20000854
 80018c8:	48000400 	.word	0x48000400
 80018cc:	51eb851f 	.word	0x51eb851f

080018d0 <SystemClock_Config>:
{
 80018d0:	b500      	push	{lr}
 80018d2:	b099      	sub	sp, #100	@ 0x64
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018d4:	2244      	movs	r2, #68	@ 0x44
 80018d6:	2100      	movs	r1, #0
 80018d8:	a806      	add	r0, sp, #24
 80018da:	f006 fe3c 	bl	8008556 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018de:	2300      	movs	r3, #0
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80018e0:	f44f 7000 	mov.w	r0, #512	@ 0x200
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018e4:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80018e8:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80018ec:	9305      	str	r3, [sp, #20]
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80018ee:	f002 ffff 	bl	80048f0 <HAL_PWREx_ControlVoltageScaling>
 80018f2:	b9d8      	cbnz	r0, 800192c <SystemClock_Config+0x5c>
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80018f4:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 8001930 <SystemClock_Config+0x60>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80018f8:	2210      	movs	r2, #16
 80018fa:	4603      	mov	r3, r0
 80018fc:	9206      	str	r2, [sp, #24]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018fe:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8001900:	2250      	movs	r2, #80	@ 0x50
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001902:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8001906:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001908:	9310      	str	r3, [sp, #64]	@ 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800190a:	f003 f8ff 	bl	8004b0c <HAL_RCC_OscConfig>
 800190e:	4601      	mov	r1, r0
 8001910:	b960      	cbnz	r0, 800192c <SystemClock_Config+0x5c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001912:	230f      	movs	r3, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001914:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001916:	e9cd 3101 	strd	r3, r1, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800191a:	e9cd 1103 	strd	r1, r1, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800191e:	9105      	str	r1, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001920:	f003 fc0a 	bl	8005138 <HAL_RCC_ClockConfig>
 8001924:	b910      	cbnz	r0, 800192c <SystemClock_Config+0x5c>
}
 8001926:	b019      	add	sp, #100	@ 0x64
 8001928:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800192c:	f7ff ff96 	bl	800185c <Error_Handler>
 8001930:	00000001 	.word	0x00000001
 8001934:	00000000 	.word	0x00000000

08001938 <main>:
{
 8001938:	b508      	push	{r3, lr}
  HAL_Init();
 800193a:	f001 fbdb 	bl	80030f4 <HAL_Init>
  SystemClock_Config();
 800193e:	f7ff ffc7 	bl	80018d0 <SystemClock_Config>
  MX_GPIO_Init();
 8001942:	f7ff fdff 	bl	8001544 <MX_GPIO_Init>
  MX_DMA_Init();
 8001946:	f7ff fde5 	bl	8001514 <MX_DMA_Init>
  MX_SPI1_Init();
 800194a:	f001 fa33 	bl	8002db4 <MX_SPI1_Init>
  MX_TIM3_Init();
 800194e:	f001 fb23 	bl	8002f98 <MX_TIM3_Init>
  MX_ADC1_Init();
 8001952:	f7ff facf 	bl	8000ef4 <MX_ADC1_Init>
  MX_AES_Init();
 8001956:	f7ff fd0b 	bl	8001370 <MX_AES_Init>
  RetargetInit(&hlpuart1);
 800195a:	480a      	ldr	r0, [pc, #40]	@ (8001984 <main+0x4c>)
 800195c:	f000 f8c0 	bl	8001ae0 <RetargetInit>
  HAL_StatusTypeDef err = S2LP_Init(&hspi1);
 8001960:	4809      	ldr	r0, [pc, #36]	@ (8001988 <main+0x50>)
 8001962:	f001 f88d 	bl	8002a80 <S2LP_Init>
  if (err)  {
 8001966:	b920      	cbnz	r0, 8001972 <main+0x3a>
  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK) {
 8001968:	4808      	ldr	r0, [pc, #32]	@ (800198c <main+0x54>)
 800196a:	217f      	movs	r1, #127	@ 0x7f
 800196c:	f002 f97a 	bl	8003c64 <HAL_ADCEx_Calibration_Start>
 8001970:	b108      	cbz	r0, 8001976 <main+0x3e>
	  Error_Handler();
 8001972:	f7ff ff73 	bl	800185c <Error_Handler>
  if (HAL_TIM_Base_Start(&htim3) != HAL_OK) {
 8001976:	4806      	ldr	r0, [pc, #24]	@ (8001990 <main+0x58>)
 8001978:	f004 fbe4 	bl	8006144 <HAL_TIM_Base_Start>
 800197c:	2800      	cmp	r0, #0
 800197e:	d1f8      	bne.n	8001972 <main+0x3a>
  run();
 8001980:	f7ff ff3a 	bl	80017f8 <run>
 8001984:	20002210 	.word	0x20002210
 8001988:	20002158 	.word	0x20002158
 800198c:	20000a8c 	.word	0x20000a8c
 8001990:	200021c0 	.word	0x200021c0

08001994 <tag_cbc_mac>:
                            0x00,0x00,0x00,0x00,
							0x00,0x00,0x00,0x00,
							0x00,0x00,0x00,0x00,
							0x00,0x00,0x00,0x00};

void tag_cbc_mac(uint8_t *tag, const uint8_t *msg, size_t msg_len) {
 8001994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001998:	b095      	sub	sp, #84	@ 0x54
	// Parse msg into blocks of 16 bytes
	size_t num_blocks = (msg_len + 15) / 16;
	uint8_t block[16];

	// Initialize state to 0
	memset(state, 0, 16);
 800199a:	ad08      	add	r5, sp, #32
	size_t num_blocks = (msg_len + 15) / 16;
 800199c:	f102 0e0f 	add.w	lr, r2, #15
	memset(state, 0, 16);
 80019a0:	2400      	movs	r4, #0

	for (i = 0; i < num_blocks; i++) {
 80019a2:	ea5f 1e1e 	movs.w	lr, lr, lsr #4
	memset(state, 0, 16);
 80019a6:	9408      	str	r4, [sp, #32]
void tag_cbc_mac(uint8_t *tag, const uint8_t *msg, size_t msg_len) {
 80019a8:	4684      	mov	ip, r0
	memset(state, 0, 16);
 80019aa:	e9c5 4401 	strd	r4, r4, [r5, #4]
 80019ae:	60ec      	str	r4, [r5, #12]
	for (i = 0; i < num_blocks; i++) {
 80019b0:	d05c      	beq.n	8001a6c <tag_cbc_mac+0xd8>
		// Copy the current block into the block buffer
		size_t block_len = (i == num_blocks - 1) ? (msg_len % 16) : 16;
 80019b2:	f002 000f 	and.w	r0, r2, #15
 80019b6:	f10e 33ff 	add.w	r3, lr, #4294967295
 80019ba:	9303      	str	r3, [sp, #12]
		memcpy(block, msg + i * 16, block_len);

		// If the last block is not 16 bytes, pad with zeros
		if (block_len < 16) {
			memset(block + block_len, 0, 16 - block_len);
 80019bc:	f1c0 0310 	rsb	r3, r0, #16
 80019c0:	4689      	mov	r9, r1
		size_t block_len = (i == num_blocks - 1) ? (msg_len % 16) : 16;
 80019c2:	46a0      	mov	r8, r4
 80019c4:	4627      	mov	r7, r4
 80019c6:	4626      	mov	r6, r4
	for (i = 0; i < num_blocks; i++) {
 80019c8:	46a3      	mov	fp, r4
 80019ca:	f10d 0a40 	add.w	sl, sp, #64	@ 0x40
			memset(block + block_len, 0, 16 - block_len);
 80019ce:	9306      	str	r3, [sp, #24]
 80019d0:	f8cd e010 	str.w	lr, [sp, #16]
 80019d4:	f8cd c01c 	str.w	ip, [sp, #28]
 80019d8:	9005      	str	r0, [sp, #20]
 80019da:	e033      	b.n	8001a44 <tag_cbc_mac+0xb0>
		memcpy(block, msg + i * 16, block_len);
 80019dc:	f8d9 0000 	ldr.w	r0, [r9]
 80019e0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80019e4:	f8d9 2008 	ldr.w	r2, [r9, #8]
 80019e8:	f8d9 300c 	ldr.w	r3, [r9, #12]
 80019ec:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
		}

		// XOR the block with the current state
		for (size_t j = 0; j < 16; j++) {
			state[j] ^= block[j];
 80019f0:	e9dd 020d 	ldrd	r0, r2, [sp, #52]	@ 0x34
 80019f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80019f6:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80019f8:	4078      	eors	r0, r7
 80019fa:	4062      	eors	r2, r4
 80019fc:	ea88 0303 	eor.w	r3, r8, r3
 8001a00:	4071      	eors	r1, r6
 8001a02:	e9cd 1008 	strd	r1, r0, [sp, #32]
 8001a06:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
		}
		start_cycle_count();
 8001a0a:	f001 fb1f 	bl	800304c <start_cycle_count>
		// Encrypt the state with AES
//		AES128_encrypt(state, AES_Key);
		uint8_t buffer[16];
		memcpy(buffer, state, 16);
 8001a0e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001a12:	e88a 000f 	stmia.w	sl, {r0, r1, r2, r3}


		HAL_CRYPEx_AES(&hcryp, buffer, 16, state, HAL_MAX_DELAY);
 8001a16:	f04f 33ff 	mov.w	r3, #4294967295
 8001a1a:	9300      	str	r3, [sp, #0]
 8001a1c:	2210      	movs	r2, #16
 8001a1e:	462b      	mov	r3, r5
 8001a20:	4651      	mov	r1, sl
 8001a22:	4818      	ldr	r0, [pc, #96]	@ (8001a84 <tag_cbc_mac+0xf0>)
 8001a24:	f002 fb2a 	bl	800407c <HAL_CRYPEx_AES>
		stop_cycle_count("Encrypted");
 8001a28:	4817      	ldr	r0, [pc, #92]	@ (8001a88 <tag_cbc_mac+0xf4>)
 8001a2a:	f001 fb11 	bl	8003050 <stop_cycle_count>
	for (i = 0; i < num_blocks; i++) {
 8001a2e:	9b04      	ldr	r3, [sp, #16]
 8001a30:	f10b 0b01 	add.w	fp, fp, #1
 8001a34:	455b      	cmp	r3, fp
 8001a36:	f109 0910 	add.w	r9, r9, #16
 8001a3a:	d015      	beq.n	8001a68 <tag_cbc_mac+0xd4>
	}

    // Copy the result of CBC-MAC-AES to the tag.
    for (int j=0; j<16; j++) {
        tag[j] = state[j];
 8001a3c:	e9dd 6708 	ldrd	r6, r7, [sp, #32]
 8001a40:	e9dd 480a 	ldrd	r4, r8, [sp, #40]	@ 0x28
		size_t block_len = (i == num_blocks - 1) ? (msg_len % 16) : 16;
 8001a44:	9b03      	ldr	r3, [sp, #12]
 8001a46:	459b      	cmp	fp, r3
		memcpy(block, msg + i * 16, block_len);
 8001a48:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
		size_t block_len = (i == num_blocks - 1) ? (msg_len % 16) : 16;
 8001a4c:	d1c6      	bne.n	80019dc <tag_cbc_mac+0x48>
		memcpy(block, msg + i * 16, block_len);
 8001a4e:	9a05      	ldr	r2, [sp, #20]
 8001a50:	4649      	mov	r1, r9
 8001a52:	4660      	mov	r0, ip
 8001a54:	f006 fdff 	bl	8008656 <memcpy>
			memset(block + block_len, 0, 16 - block_len);
 8001a58:	9805      	ldr	r0, [sp, #20]
 8001a5a:	9a06      	ldr	r2, [sp, #24]
 8001a5c:	ab0c      	add	r3, sp, #48	@ 0x30
 8001a5e:	2100      	movs	r1, #0
 8001a60:	1818      	adds	r0, r3, r0
 8001a62:	f006 fd78 	bl	8008556 <memset>
 8001a66:	e7c3      	b.n	80019f0 <tag_cbc_mac+0x5c>
 8001a68:	f8dd c01c 	ldr.w	ip, [sp, #28]
        tag[j] = state[j];
 8001a6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a6e:	f8cc 0000 	str.w	r0, [ip]
 8001a72:	f8cc 1004 	str.w	r1, [ip, #4]
 8001a76:	f8cc 2008 	str.w	r2, [ip, #8]
 8001a7a:	f8cc 300c 	str.w	r3, [ip, #12]
    }
}
 8001a7e:	b015      	add	sp, #84	@ 0x54
 8001a80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a84:	200014e8 	.word	0x200014e8
 8001a88:	0800a3ec 	.word	0x0800a3ec

08001a8c <make_packet>:

// Assumes payload is already in place in the packet
int make_packet(uint8_t *packet, size_t payload_len, uint8_t sender_id, uint32_t serial) {
 8001a8c:	b510      	push	{r4, lr}
 8001a8e:	460c      	mov	r4, r1
 8001a90:	4696      	mov	lr, r2
    size_t packet_len = payload_len + PACKET_HEADER_LENGTH + PACKET_TAG_LENGTH;
    // Initially, the whole packet header is set to 0s
    memset(packet, 0, PACKET_HEADER_LENGTH);
    // So is the tag
	memset(packet + payload_len + PACKET_HEADER_LENGTH, 0, PACKET_TAG_LENGTH);
 8001a92:	f104 0208 	add.w	r2, r4, #8
    memset(packet, 0, PACKET_HEADER_LENGTH);
 8001a96:	f04f 0c00 	mov.w	ip, #0
	memset(packet + payload_len + PACKET_HEADER_LENGTH, 0, PACKET_TAG_LENGTH);
 8001a9a:	f840 c002 	str.w	ip, [r0, r2]
int make_packet(uint8_t *packet, size_t payload_len, uint8_t sender_id, uint32_t serial) {
 8001a9e:	4601      	mov	r1, r0
	memset(packet + payload_len + PACKET_HEADER_LENGTH, 0, PACKET_TAG_LENGTH);
 8001aa0:	4410      	add	r0, r2
 8001aa2:	f8c0 c004 	str.w	ip, [r0, #4]
 8001aa6:	f8c0 c008 	str.w	ip, [r0, #8]
 8001aaa:	f8c0 c00c 	str.w	ip, [r0, #12]
	 *		 	This will be helpful when setting fields that are on multiple bytes.
	*/

	// For the tag field, you have to calculate the tag. The function call below is correct but
	// tag_cbc_mac function, calculating the tag, is not implemented.
	packet[0] = 0x00;
 8001aae:	f881 c000 	strb.w	ip, [r1]
	packet[1] = sender_id;
	packet[2] = (payload_len >> 8) & 0xFF;
 8001ab2:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 8001ab6:	f881 c002 	strb.w	ip, [r1, #2]
	packet[3] = payload_len & 0xFF;
	packet[4] = (serial >> 24) & 0xFF;
 8001aba:	ea4f 6c13 	mov.w	ip, r3, lsr #24
	packet[5] = (serial >> 16) & 0xFF;
	packet[6] = (serial >> 8)  & 0XFF;
	packet[7] = serial & 0xFF;
 8001abe:	71cb      	strb	r3, [r1, #7]
	packet[4] = (serial >> 24) & 0xFF;
 8001ac0:	f881 c004 	strb.w	ip, [r1, #4]
	packet[5] = (serial >> 16) & 0xFF;
 8001ac4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
	packet[6] = (serial >> 8)  & 0XFF;
 8001ac8:	0a1b      	lsrs	r3, r3, #8
	packet[1] = sender_id;
 8001aca:	f881 e001 	strb.w	lr, [r1, #1]
	packet[3] = payload_len & 0xFF;
 8001ace:	70cc      	strb	r4, [r1, #3]
	packet[5] = (serial >> 16) & 0xFF;
 8001ad0:	f881 c005 	strb.w	ip, [r1, #5]
	packet[6] = (serial >> 8)  & 0XFF;
 8001ad4:	718b      	strb	r3, [r1, #6]

    tag_cbc_mac(packet + payload_len + PACKET_HEADER_LENGTH, packet, payload_len + PACKET_HEADER_LENGTH);
 8001ad6:	f7ff ff5d 	bl	8001994 <tag_cbc_mac>

    return packet_len;
}
 8001ada:	f104 0018 	add.w	r0, r4, #24
 8001ade:	bd10      	pop	{r4, pc}

08001ae0 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8001ae0:	b430      	push	{r4, r5}
  gHuart = huart;

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8001ae2:	4b06      	ldr	r3, [pc, #24]	@ (8001afc <RetargetInit+0x1c>)
  gHuart = huart;
 8001ae4:	4906      	ldr	r1, [pc, #24]	@ (8001b00 <RetargetInit+0x20>)
  setvbuf(stdout, NULL, _IONBF, 0);
 8001ae6:	681d      	ldr	r5, [r3, #0]
void RetargetInit(UART_HandleTypeDef *huart) {
 8001ae8:	4604      	mov	r4, r0
  setvbuf(stdout, NULL, _IONBF, 0);
 8001aea:	2300      	movs	r3, #0
  gHuart = huart;
 8001aec:	600c      	str	r4, [r1, #0]
  setvbuf(stdout, NULL, _IONBF, 0);
 8001aee:	68a8      	ldr	r0, [r5, #8]
 8001af0:	2202      	movs	r2, #2
}
 8001af2:	bc30      	pop	{r4, r5}
  setvbuf(stdout, NULL, _IONBF, 0);
 8001af4:	4619      	mov	r1, r3
 8001af6:	f006 bc37 	b.w	8008368 <setvbuf>
 8001afa:	bf00      	nop
 8001afc:	2000086c 	.word	0x2000086c
 8001b00:	2000154c 	.word	0x2000154c

08001b04 <_isatty>:

int _isatty(int fd) {
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001b04:	2802      	cmp	r0, #2
 8001b06:	d801      	bhi.n	8001b0c <_isatty+0x8>
    return 1;
 8001b08:	2001      	movs	r0, #1

  errno = EBADF;
  return 0;
}
 8001b0a:	4770      	bx	lr
int _isatty(int fd) {
 8001b0c:	b508      	push	{r3, lr}
  errno = EBADF;
 8001b0e:	f006 fd75 	bl	80085fc <__errno>
 8001b12:	2309      	movs	r3, #9
 8001b14:	6003      	str	r3, [r0, #0]
  return 0;
 8001b16:	2000      	movs	r0, #0
}
 8001b18:	bd08      	pop	{r3, pc}
 8001b1a:	bf00      	nop

08001b1c <_write>:

int _write(int fd, char* ptr, int len) {
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8001b1c:	3801      	subs	r0, #1
 8001b1e:	2801      	cmp	r0, #1
int _write(int fd, char* ptr, int len) {
 8001b20:	b510      	push	{r4, lr}
  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8001b22:	d80c      	bhi.n	8001b3e <_write+0x22>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8001b24:	4614      	mov	r4, r2
 8001b26:	4a09      	ldr	r2, [pc, #36]	@ (8001b4c <_write+0x30>)
 8001b28:	f04f 33ff 	mov.w	r3, #4294967295
 8001b2c:	6810      	ldr	r0, [r2, #0]
 8001b2e:	b2a2      	uxth	r2, r4
 8001b30:	f004 fcf4 	bl	800651c <HAL_UART_Transmit>
    if (hstatus == HAL_OK)
      return len;
 8001b34:	2800      	cmp	r0, #0
 8001b36:	bf0c      	ite	eq
 8001b38:	4620      	moveq	r0, r4
 8001b3a:	2005      	movne	r0, #5
    else
      return EIO;
  }
  errno = EBADF;
  return -1;
}
 8001b3c:	bd10      	pop	{r4, pc}
  errno = EBADF;
 8001b3e:	f006 fd5d 	bl	80085fc <__errno>
 8001b42:	2309      	movs	r3, #9
 8001b44:	6003      	str	r3, [r0, #0]
  return -1;
 8001b46:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001b4a:	bd10      	pop	{r4, pc}
 8001b4c:	2000154c 	.word	0x2000154c

08001b50 <_close>:

int _close(int fd) {
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001b50:	2802      	cmp	r0, #2
 8001b52:	d801      	bhi.n	8001b58 <_close+0x8>
    return 0;
 8001b54:	2000      	movs	r0, #0

  errno = EBADF;
  return -1;
}
 8001b56:	4770      	bx	lr
int _close(int fd) {
 8001b58:	b508      	push	{r3, lr}
  errno = EBADF;
 8001b5a:	f006 fd4f 	bl	80085fc <__errno>
 8001b5e:	2309      	movs	r3, #9
 8001b60:	6003      	str	r3, [r0, #0]
  return -1;
 8001b62:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001b66:	bd08      	pop	{r3, pc}

08001b68 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8001b68:	b508      	push	{r3, lr}
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8001b6a:	f006 fd47 	bl	80085fc <__errno>
 8001b6e:	2309      	movs	r3, #9
 8001b70:	6003      	str	r3, [r0, #0]
  return -1;
}
 8001b72:	f04f 30ff 	mov.w	r0, #4294967295
 8001b76:	bd08      	pop	{r3, pc}

08001b78 <_read>:

int _read(int fd, char* ptr, int len) {
 8001b78:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8001b7a:	b958      	cbnz	r0, 8001b94 <_read+0x1c>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8001b7c:	4a09      	ldr	r2, [pc, #36]	@ (8001ba4 <_read+0x2c>)
 8001b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b82:	6810      	ldr	r0, [r2, #0]
 8001b84:	2201      	movs	r2, #1
 8001b86:	f004 fd53 	bl	8006630 <HAL_UART_Receive>
    if (hstatus == HAL_OK)
      return 1;
 8001b8a:	2800      	cmp	r0, #0
 8001b8c:	bf14      	ite	ne
 8001b8e:	2005      	movne	r0, #5
 8001b90:	2001      	moveq	r0, #1
    else
      return EIO;
  }
  errno = EBADF;
  return -1;
}
 8001b92:	bd08      	pop	{r3, pc}
  errno = EBADF;
 8001b94:	f006 fd32 	bl	80085fc <__errno>
 8001b98:	2309      	movs	r3, #9
 8001b9a:	6003      	str	r3, [r0, #0]
  return -1;
 8001b9c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8001ba0:	bd08      	pop	{r3, pc}
 8001ba2:	bf00      	nop
 8001ba4:	2000154c 	.word	0x2000154c

08001ba8 <_fstat>:

int _fstat(int fd, struct stat* st) {
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8001ba8:	2802      	cmp	r0, #2
int _fstat(int fd, struct stat* st) {
 8001baa:	b508      	push	{r3, lr}
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8001bac:	d804      	bhi.n	8001bb8 <_fstat+0x10>
    st->st_mode = S_IFCHR;
 8001bae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001bb2:	604b      	str	r3, [r1, #4]
    return 0;
  }

  errno = EBADF;
  return 0;
}
 8001bb4:	2000      	movs	r0, #0
 8001bb6:	bd08      	pop	{r3, pc}
  errno = EBADF;
 8001bb8:	f006 fd20 	bl	80085fc <__errno>
 8001bbc:	2309      	movs	r3, #9
 8001bbe:	6003      	str	r3, [r0, #0]
}
 8001bc0:	2000      	movs	r0, #0
 8001bc2:	bd08      	pop	{r3, pc}

08001bc4 <S2LP_Command>:
volatile uint8_t underflow = 0;

volatile uint16_t n_chunks_tx = 0;

HAL_StatusTypeDef S2LP_Command(uint8_t cmd, S2LPStatus *status)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b086      	sub	sp, #24
 8001bc8:	af02      	add	r7, sp, #8
 8001bca:	4603      	mov	r3, r0
 8001bcc:	6039      	str	r1, [r7, #0]
 8001bce:	71fb      	strb	r3, [r7, #7]
	uint8_t TxBuf[2] = {0x80, cmd};
 8001bd0:	2380      	movs	r3, #128	@ 0x80
 8001bd2:	733b      	strb	r3, [r7, #12]
 8001bd4:	79fb      	ldrb	r3, [r7, #7]
 8001bd6:	737b      	strb	r3, [r7, #13]
 8001bd8:	b672      	cpsid	i
}
 8001bda:	bf00      	nop
	uint8_t RxBuf[2];

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 8001bdc:	2200      	movs	r2, #0
 8001bde:	2101      	movs	r1, #1
 8001be0:	480f      	ldr	r0, [pc, #60]	@ (8001c20 <S2LP_Command+0x5c>)
 8001be2:	f002 fe49 	bl	8004878 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, 2, HAL_MAX_DELAY);
 8001be6:	4b0f      	ldr	r3, [pc, #60]	@ (8001c24 <S2LP_Command+0x60>)
 8001be8:	6818      	ldr	r0, [r3, #0]
 8001bea:	f107 0208 	add.w	r2, r7, #8
 8001bee:	f107 010c 	add.w	r1, r7, #12
 8001bf2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bf6:	9300      	str	r3, [sp, #0]
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	f004 f81d 	bl	8005c38 <HAL_SPI_TransmitReceive>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 8001c02:	2201      	movs	r2, #1
 8001c04:	2101      	movs	r1, #1
 8001c06:	4806      	ldr	r0, [pc, #24]	@ (8001c20 <S2LP_Command+0x5c>)
 8001c08:	f002 fe36 	bl	8004878 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 8001c0c:	b662      	cpsie	i
}
 8001c0e:	bf00      	nop
	__enable_irq();

	memcpy(status, &RxBuf[0], 2);
 8001c10:	893a      	ldrh	r2, [r7, #8]
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	801a      	strh	r2, [r3, #0]
	return err;
 8001c16:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3710      	adds	r7, #16
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	48000800 	.word	0x48000800
 8001c24:	20001554 	.word	0x20001554

08001c28 <S2LP_ReadReg>:

HAL_StatusTypeDef S2LP_ReadReg(uint8_t addr, uint8_t *retval, S2LPStatus *status)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b088      	sub	sp, #32
 8001c2c:	af02      	add	r7, sp, #8
 8001c2e:	4603      	mov	r3, r0
 8001c30:	60b9      	str	r1, [r7, #8]
 8001c32:	607a      	str	r2, [r7, #4]
 8001c34:	73fb      	strb	r3, [r7, #15]
	uint8_t TxBuf[] = {0x01, addr, 0x0};
 8001c36:	2301      	movs	r3, #1
 8001c38:	753b      	strb	r3, [r7, #20]
 8001c3a:	7bfb      	ldrb	r3, [r7, #15]
 8001c3c:	757b      	strb	r3, [r7, #21]
 8001c3e:	2300      	movs	r3, #0
 8001c40:	75bb      	strb	r3, [r7, #22]
  __ASM volatile ("cpsid i" : : : "memory");
 8001c42:	b672      	cpsid	i
}
 8001c44:	bf00      	nop
	uint8_t RxBuf[3];

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 8001c46:	2200      	movs	r2, #0
 8001c48:	2101      	movs	r1, #1
 8001c4a:	4814      	ldr	r0, [pc, #80]	@ (8001c9c <S2LP_ReadReg+0x74>)
 8001c4c:	f002 fe14 	bl	8004878 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, 3, HAL_MAX_DELAY);
 8001c50:	4b13      	ldr	r3, [pc, #76]	@ (8001ca0 <S2LP_ReadReg+0x78>)
 8001c52:	6818      	ldr	r0, [r3, #0]
 8001c54:	f107 0210 	add.w	r2, r7, #16
 8001c58:	f107 0114 	add.w	r1, r7, #20
 8001c5c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c60:	9300      	str	r3, [sp, #0]
 8001c62:	2303      	movs	r3, #3
 8001c64:	f003 ffe8 	bl	8005c38 <HAL_SPI_TransmitReceive>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	2101      	movs	r1, #1
 8001c70:	480a      	ldr	r0, [pc, #40]	@ (8001c9c <S2LP_ReadReg+0x74>)
 8001c72:	f002 fe01 	bl	8004878 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 8001c76:	b662      	cpsie	i
}
 8001c78:	bf00      	nop
	__enable_irq();

	if (status != NULL)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d002      	beq.n	8001c86 <S2LP_ReadReg+0x5e>
		memcpy(status, &RxBuf[0], 2);
 8001c80:	8a3a      	ldrh	r2, [r7, #16]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	801a      	strh	r2, [r3, #0]
	if (retval != NULL)
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d002      	beq.n	8001c92 <S2LP_ReadReg+0x6a>
		*retval = RxBuf[2];
 8001c8c:	7cba      	ldrb	r2, [r7, #18]
 8001c8e:	68bb      	ldr	r3, [r7, #8]
 8001c90:	701a      	strb	r2, [r3, #0]
	return err;
 8001c92:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	3718      	adds	r7, #24
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	48000800 	.word	0x48000800
 8001ca0:	20001554 	.word	0x20001554

08001ca4 <S2LP_WriteReg>:

HAL_StatusTypeDef S2LP_WriteReg(uint8_t addr, uint8_t val, S2LPStatus *status)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b086      	sub	sp, #24
 8001ca8:	af02      	add	r7, sp, #8
 8001caa:	4603      	mov	r3, r0
 8001cac:	603a      	str	r2, [r7, #0]
 8001cae:	71fb      	strb	r3, [r7, #7]
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	71bb      	strb	r3, [r7, #6]
	uint8_t TxBuf[] = {0x00, addr, val};
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	733b      	strb	r3, [r7, #12]
 8001cb8:	79fb      	ldrb	r3, [r7, #7]
 8001cba:	737b      	strb	r3, [r7, #13]
 8001cbc:	79bb      	ldrb	r3, [r7, #6]
 8001cbe:	73bb      	strb	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 8001cc0:	b672      	cpsid	i
}
 8001cc2:	bf00      	nop
	uint8_t RxBuf[3];

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	2101      	movs	r1, #1
 8001cc8:	4811      	ldr	r0, [pc, #68]	@ (8001d10 <S2LP_WriteReg+0x6c>)
 8001cca:	f002 fdd5 	bl	8004878 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, 3, HAL_MAX_DELAY);
 8001cce:	4b11      	ldr	r3, [pc, #68]	@ (8001d14 <S2LP_WriteReg+0x70>)
 8001cd0:	6818      	ldr	r0, [r3, #0]
 8001cd2:	f107 0208 	add.w	r2, r7, #8
 8001cd6:	f107 010c 	add.w	r1, r7, #12
 8001cda:	f04f 33ff 	mov.w	r3, #4294967295
 8001cde:	9300      	str	r3, [sp, #0]
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	f003 ffa9 	bl	8005c38 <HAL_SPI_TransmitReceive>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 8001cea:	2201      	movs	r2, #1
 8001cec:	2101      	movs	r1, #1
 8001cee:	4808      	ldr	r0, [pc, #32]	@ (8001d10 <S2LP_WriteReg+0x6c>)
 8001cf0:	f002 fdc2 	bl	8004878 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 8001cf4:	b662      	cpsie	i
}
 8001cf6:	bf00      	nop
	__enable_irq();

	if (status != NULL)
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d002      	beq.n	8001d04 <S2LP_WriteReg+0x60>
		memcpy(status, &RxBuf[0], 2);
 8001cfe:	893a      	ldrh	r2, [r7, #8]
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	801a      	strh	r2, [r3, #0]
	return err;
 8001d04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3710      	adds	r7, #16
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	48000800 	.word	0x48000800
 8001d14:	20001554 	.word	0x20001554

08001d18 <S2LP_WriteTxFIFO>:

HAL_StatusTypeDef S2LP_WriteTxFIFO(uint8_t *chunk, uint8_t chunk_len, S2LPStatus *status)
{
 8001d18:	b590      	push	{r4, r7, lr}
 8001d1a:	b08d      	sub	sp, #52	@ 0x34
 8001d1c:	af02      	add	r7, sp, #8
 8001d1e:	60f8      	str	r0, [r7, #12]
 8001d20:	460b      	mov	r3, r1
 8001d22:	607a      	str	r2, [r7, #4]
 8001d24:	72fb      	strb	r3, [r7, #11]
	uint8_t TxBuf[FIFO_CHUNK_SIZE+2];
	uint8_t RxBuf[FIFO_CHUNK_SIZE+2];
	TxBuf[0] = 0;
 8001d26:	2300      	movs	r3, #0
 8001d28:	773b      	strb	r3, [r7, #28]
	TxBuf[1] = 0xFF;
 8001d2a:	23ff      	movs	r3, #255	@ 0xff
 8001d2c:	777b      	strb	r3, [r7, #29]
	memcpy((void *)&TxBuf[2], (void *)chunk, chunk_len);
 8001d2e:	7afa      	ldrb	r2, [r7, #11]
 8001d30:	f107 031c 	add.w	r3, r7, #28
 8001d34:	3302      	adds	r3, #2
 8001d36:	68f9      	ldr	r1, [r7, #12]
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f006 fc8c 	bl	8008656 <memcpy>
  __ASM volatile ("cpsid i" : : : "memory");
 8001d3e:	b672      	cpsid	i
}
 8001d40:	bf00      	nop

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 8001d42:	2200      	movs	r2, #0
 8001d44:	2101      	movs	r1, #1
 8001d46:	4814      	ldr	r0, [pc, #80]	@ (8001d98 <S2LP_WriteTxFIFO+0x80>)
 8001d48:	f002 fd96 	bl	8004878 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, chunk_len+2, HAL_MAX_DELAY);
 8001d4c:	4b13      	ldr	r3, [pc, #76]	@ (8001d9c <S2LP_WriteTxFIFO+0x84>)
 8001d4e:	6818      	ldr	r0, [r3, #0]
 8001d50:	7afb      	ldrb	r3, [r7, #11]
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	3302      	adds	r3, #2
 8001d56:	b29b      	uxth	r3, r3
 8001d58:	f107 0210 	add.w	r2, r7, #16
 8001d5c:	f107 011c 	add.w	r1, r7, #28
 8001d60:	f04f 34ff 	mov.w	r4, #4294967295
 8001d64:	9400      	str	r4, [sp, #0]
 8001d66:	f003 ff67 	bl	8005c38 <HAL_SPI_TransmitReceive>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 8001d70:	2201      	movs	r2, #1
 8001d72:	2101      	movs	r1, #1
 8001d74:	4808      	ldr	r0, [pc, #32]	@ (8001d98 <S2LP_WriteTxFIFO+0x80>)
 8001d76:	f002 fd7f 	bl	8004878 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 8001d7a:	b662      	cpsie	i
}
 8001d7c:	bf00      	nop
	__enable_irq();

	if (status != NULL)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d002      	beq.n	8001d8a <S2LP_WriteTxFIFO+0x72>
		memcpy(status, &RxBuf[0], 2);
 8001d84:	8a3a      	ldrh	r2, [r7, #16]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	801a      	strh	r2, [r3, #0]
	return err;
 8001d8a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	372c      	adds	r7, #44	@ 0x2c
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd90      	pop	{r4, r7, pc}
 8001d96:	bf00      	nop
 8001d98:	48000800 	.word	0x48000800
 8001d9c:	20001554 	.word	0x20001554

08001da0 <S2LP_Send>:

HAL_StatusTypeDef S2LP_Send(uint8_t *payload, uint16_t pay_len)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b086      	sub	sp, #24
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	460b      	mov	r3, r1
 8001daa:	807b      	strh	r3, [r7, #2]
	S2LPStatus radio_status;
	HAL_StatusTypeDef err;

	// Flush the Tx FIFO
	S2LP_Command(CMD_FLUSHTXFIFO, &radio_status);
 8001dac:	f107 030c 	add.w	r3, r7, #12
 8001db0:	4619      	mov	r1, r3
 8001db2:	2072      	movs	r0, #114	@ 0x72
 8001db4:	f7ff ff06 	bl	8001bc4 <S2LP_Command>
	if (radio_status.MC_STATE != MC_STATE_READY) {
 8001db8:	7b7b      	ldrb	r3, [r7, #13]
 8001dba:	f023 0301 	bic.w	r3, r3, #1
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <S2LP_Send+0x28>
		DEBUG_PRINT("[S2LP] Error: radio is not ready\r\n");
		return HAL_BUSY;
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	e0b0      	b.n	8001f2a <S2LP_Send+0x18a>
	}
	// Reset global interrupt variables
	packet_sent = 0;
 8001dc8:	4b5a      	ldr	r3, [pc, #360]	@ (8001f34 <S2LP_Send+0x194>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	701a      	strb	r2, [r3, #0]
	underflow = 0;
 8001dce:	4b5a      	ldr	r3, [pc, #360]	@ (8001f38 <S2LP_Send+0x198>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	701a      	strb	r2, [r3, #0]
	fifo_almost_empty = 0;
 8001dd4:	4b59      	ldr	r3, [pc, #356]	@ (8001f3c <S2LP_Send+0x19c>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	701a      	strb	r2, [r3, #0]

	// Set the packet length
	S2LP_WriteReg(PCKTLEN1_ADDR, (uint8_t) (pay_len >> 8), NULL);
 8001dda:	887b      	ldrh	r3, [r7, #2]
 8001ddc:	0a1b      	lsrs	r3, r3, #8
 8001dde:	b29b      	uxth	r3, r3
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	2200      	movs	r2, #0
 8001de4:	4619      	mov	r1, r3
 8001de6:	2031      	movs	r0, #49	@ 0x31
 8001de8:	f7ff ff5c 	bl	8001ca4 <S2LP_WriteReg>
	S2LP_WriteReg(PCKTLEN0_ADDR, (uint8_t) (pay_len & 0xFF), NULL);
 8001dec:	887b      	ldrh	r3, [r7, #2]
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	2200      	movs	r2, #0
 8001df2:	4619      	mov	r1, r3
 8001df4:	2032      	movs	r0, #50	@ 0x32
 8001df6:	f7ff ff55 	bl	8001ca4 <S2LP_WriteReg>

	// Switch to lock Tx state
	while (radio_status.MC_STATE != MC_STATE_LOCKON) {
 8001dfa:	e00c      	b.n	8001e16 <S2LP_Send+0x76>
		err = S2LP_Command(CMD_LOCKTX, &radio_status);
 8001dfc:	f107 030c 	add.w	r3, r7, #12
 8001e00:	4619      	mov	r1, r3
 8001e02:	2066      	movs	r0, #102	@ 0x66
 8001e04:	f7ff fede 	bl	8001bc4 <S2LP_Command>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	73bb      	strb	r3, [r7, #14]
		if (err) {
 8001e0c:	7bbb      	ldrb	r3, [r7, #14]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <S2LP_Send+0x76>
			DEBUG_PRINT("[S2LP] Error: cannot lock on Tx\r\n");
			return HAL_ERROR;
 8001e12:	2301      	movs	r3, #1
 8001e14:	e089      	b.n	8001f2a <S2LP_Send+0x18a>
	while (radio_status.MC_STATE != MC_STATE_LOCKON) {
 8001e16:	7b7b      	ldrb	r3, [r7, #13]
 8001e18:	f023 0301 	bic.w	r3, r3, #1
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	2b18      	cmp	r3, #24
 8001e20:	d1ec      	bne.n	8001dfc <S2LP_Send+0x5c>
		}
	}

	// Fill Tx FIFO with payload chunks
	uint8_t sending = 0;
 8001e22:	2300      	movs	r3, #0
 8001e24:	75fb      	strb	r3, [r7, #23]
	uint16_t n_chunks = (pay_len / FIFO_CHUNK_SIZE) + (pay_len % FIFO_CHUNK_SIZE != 0);
 8001e26:	887b      	ldrh	r3, [r7, #2]
 8001e28:	08db      	lsrs	r3, r3, #3
 8001e2a:	b29b      	uxth	r3, r3
 8001e2c:	887a      	ldrh	r2, [r7, #2]
 8001e2e:	f002 0207 	and.w	r2, r2, #7
 8001e32:	b292      	uxth	r2, r2
 8001e34:	2a00      	cmp	r2, #0
 8001e36:	bf14      	ite	ne
 8001e38:	2201      	movne	r2, #1
 8001e3a:	2200      	moveq	r2, #0
 8001e3c:	b2d2      	uxtb	r2, r2
 8001e3e:	4413      	add	r3, r2
 8001e40:	823b      	strh	r3, [r7, #16]

	uint16_t free_chunks = FIFO_SIZE / FIFO_CHUNK_SIZE;
 8001e42:	2310      	movs	r3, #16
 8001e44:	82bb      	strh	r3, [r7, #20]

	for(uint16_t i=0; i < n_chunks; i++) {
 8001e46:	2300      	movs	r3, #0
 8001e48:	827b      	strh	r3, [r7, #18]
 8001e4a:	e059      	b.n	8001f00 <S2LP_Send+0x160>
		if (underflow) {
 8001e4c:	4b3a      	ldr	r3, [pc, #232]	@ (8001f38 <S2LP_Send+0x198>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d028      	beq.n	8001ea8 <S2LP_Send+0x108>
			DEBUG_PRINT("[S2LP] Error: Tx FIFO overflow or underflow!\r\n");
			err = S2LP_ReadReg(0, NULL, &radio_status); // fetch radio state
 8001e56:	f107 030c 	add.w	r3, r7, #12
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	2100      	movs	r1, #0
 8001e5e:	2000      	movs	r0, #0
 8001e60:	f7ff fee2 	bl	8001c28 <S2LP_ReadReg>
 8001e64:	4603      	mov	r3, r0
 8001e66:	73bb      	strb	r3, [r7, #14]
			if (!err) {
 8001e68:	7bbb      	ldrb	r3, [r7, #14]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d104      	bne.n	8001e78 <S2LP_Send+0xd8>
				S2LP_PrintStatus(&radio_status);
 8001e6e:	f107 030c 	add.w	r3, r7, #12
 8001e72:	4618      	mov	r0, r3
 8001e74:	f000 f864 	bl	8001f40 <S2LP_PrintStatus>
			} else {
				DEBUG_PRINT("[S2LP] Error: unable to fetch radio status!\r\n");
			}
			return HAL_ERROR;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	e056      	b.n	8001f2a <S2LP_Send+0x18a>
		}

		while (free_chunks == 0) {
			if (!sending) {// if FIFO is full and we are not sending yet ...
 8001e7c:	7dfb      	ldrb	r3, [r7, #23]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d107      	bne.n	8001e92 <S2LP_Send+0xf2>
				S2LP_Command(CMD_TX, &radio_status); // start the transmission
 8001e82:	f107 030c 	add.w	r3, r7, #12
 8001e86:	4619      	mov	r1, r3
 8001e88:	2060      	movs	r0, #96	@ 0x60
 8001e8a:	f7ff fe9b 	bl	8001bc4 <S2LP_Command>
				sending = 1;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	75fb      	strb	r3, [r7, #23]
			}
//			stop_cycle_count("Radio WFI");
			__WFI();
 8001e92:	bf30      	wfi
//			start_cycle_count();
			if (fifo_almost_empty) {
 8001e94:	4b29      	ldr	r3, [pc, #164]	@ (8001f3c <S2LP_Send+0x19c>)
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d004      	beq.n	8001ea8 <S2LP_Send+0x108>
				free_chunks = FIFO_SIZE/FIFO_CHUNK_SIZE - FIFO_EMPTY_THRESH;
 8001e9e:	230c      	movs	r3, #12
 8001ea0:	82bb      	strh	r3, [r7, #20]
				fifo_almost_empty = 0;
 8001ea2:	4b26      	ldr	r3, [pc, #152]	@ (8001f3c <S2LP_Send+0x19c>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	701a      	strb	r2, [r3, #0]
		while (free_chunks == 0) {
 8001ea8:	8abb      	ldrh	r3, [r7, #20]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d0e6      	beq.n	8001e7c <S2LP_Send+0xdc>
			}
		}

		uint8_t chunk_len = (i == n_chunks-1) ? pay_len-(n_chunks-1)*FIFO_CHUNK_SIZE : FIFO_CHUNK_SIZE;
 8001eae:	8a7a      	ldrh	r2, [r7, #18]
 8001eb0:	8a3b      	ldrh	r3, [r7, #16]
 8001eb2:	3b01      	subs	r3, #1
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d109      	bne.n	8001ecc <S2LP_Send+0x12c>
 8001eb8:	887b      	ldrh	r3, [r7, #2]
 8001eba:	b2da      	uxtb	r2, r3
 8001ebc:	8a3b      	ldrh	r3, [r7, #16]
 8001ebe:	3b01      	subs	r3, #1
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	00db      	lsls	r3, r3, #3
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	e000      	b.n	8001ece <S2LP_Send+0x12e>
 8001ecc:	2308      	movs	r3, #8
 8001ece:	73fb      	strb	r3, [r7, #15]
		err = S2LP_WriteTxFIFO(&payload[i*FIFO_CHUNK_SIZE], chunk_len, &radio_status);
 8001ed0:	8a7b      	ldrh	r3, [r7, #18]
 8001ed2:	00db      	lsls	r3, r3, #3
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4413      	add	r3, r2
 8001eda:	f107 020c 	add.w	r2, r7, #12
 8001ede:	7bf9      	ldrb	r1, [r7, #15]
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7ff ff19 	bl	8001d18 <S2LP_WriteTxFIFO>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	73bb      	strb	r3, [r7, #14]
		if (err) {
 8001eea:	7bbb      	ldrb	r3, [r7, #14]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d001      	beq.n	8001ef4 <S2LP_Send+0x154>
			DEBUG_PRINT("[S2LP] Error: cannot fill Tx FIFO\r\n");
			return HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	e01a      	b.n	8001f2a <S2LP_Send+0x18a>
		}
		free_chunks--;
 8001ef4:	8abb      	ldrh	r3, [r7, #20]
 8001ef6:	3b01      	subs	r3, #1
 8001ef8:	82bb      	strh	r3, [r7, #20]
	for(uint16_t i=0; i < n_chunks; i++) {
 8001efa:	8a7b      	ldrh	r3, [r7, #18]
 8001efc:	3301      	adds	r3, #1
 8001efe:	827b      	strh	r3, [r7, #18]
 8001f00:	8a7a      	ldrh	r2, [r7, #18]
 8001f02:	8a3b      	ldrh	r3, [r7, #16]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d3a1      	bcc.n	8001e4c <S2LP_Send+0xac>
	}

	// Start transmission (for short payloads)
	if (!sending) {
 8001f08:	7dfb      	ldrb	r3, [r7, #23]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d107      	bne.n	8001f1e <S2LP_Send+0x17e>
		S2LP_Command(CMD_TX, &radio_status);
 8001f0e:	f107 030c 	add.w	r3, r7, #12
 8001f12:	4619      	mov	r1, r3
 8001f14:	2060      	movs	r0, #96	@ 0x60
 8001f16:	f7ff fe55 	bl	8001bc4 <S2LP_Command>
	}

	while (!packet_sent) {
 8001f1a:	e000      	b.n	8001f1e <S2LP_Send+0x17e>
//		stop_cycle_count("Radio WFI");
		__WFI(); // wait until packet has been fully transmitted
 8001f1c:	bf30      	wfi
	while (!packet_sent) {
 8001f1e:	4b05      	ldr	r3, [pc, #20]	@ (8001f34 <S2LP_Send+0x194>)
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d0f9      	beq.n	8001f1c <S2LP_Send+0x17c>
//		start_cycle_count();
	}

	DEBUG_PRINT("[S2LP] Packet transmitted!\r\n");
	return HAL_OK;
 8001f28:	2300      	movs	r3, #0
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3718      	adds	r7, #24
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	20001550 	.word	0x20001550
 8001f38:	20001552 	.word	0x20001552
 8001f3c:	20001551 	.word	0x20001551

08001f40 <S2LP_PrintStatus>:

void S2LP_PrintStatus(S2LPStatus *status)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
	DEBUG_PRINT("=== S2LP Status ===\r\n");
	DEBUG_PRINT("  MC_STATE: ");
	switch (status->MC_STATE) {
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	785b      	ldrb	r3, [r3, #1]
 8001f4c:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	2b5c      	cmp	r3, #92	@ 0x5c
 8001f54:	d06f      	beq.n	8002036 <S2LP_PrintStatus+0xf6>
 8001f56:	2b5c      	cmp	r3, #92	@ 0x5c
 8001f58:	dc6f      	bgt.n	800203a <S2LP_PrintStatus+0xfa>
 8001f5a:	2b30      	cmp	r3, #48	@ 0x30
 8001f5c:	dc68      	bgt.n	8002030 <S2LP_PrintStatus+0xf0>
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	db6b      	blt.n	800203a <S2LP_PrintStatus+0xfa>
 8001f62:	2b30      	cmp	r3, #48	@ 0x30
 8001f64:	d869      	bhi.n	800203a <S2LP_PrintStatus+0xfa>
 8001f66:	a201      	add	r2, pc, #4	@ (adr r2, 8001f6c <S2LP_PrintStatus+0x2c>)
 8001f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f6c:	0800203b 	.word	0x0800203b
 8001f70:	0800203b 	.word	0x0800203b
 8001f74:	0800203b 	.word	0x0800203b
 8001f78:	0800203b 	.word	0x0800203b
 8001f7c:	0800203b 	.word	0x0800203b
 8001f80:	0800203b 	.word	0x0800203b
 8001f84:	0800203b 	.word	0x0800203b
 8001f88:	0800203b 	.word	0x0800203b
 8001f8c:	0800203b 	.word	0x0800203b
 8001f90:	0800203b 	.word	0x0800203b
 8001f94:	0800203b 	.word	0x0800203b
 8001f98:	0800203b 	.word	0x0800203b
 8001f9c:	0800203b 	.word	0x0800203b
 8001fa0:	0800203b 	.word	0x0800203b
 8001fa4:	0800203b 	.word	0x0800203b
 8001fa8:	0800203b 	.word	0x0800203b
 8001fac:	0800203b 	.word	0x0800203b
 8001fb0:	0800203b 	.word	0x0800203b
 8001fb4:	0800203b 	.word	0x0800203b
 8001fb8:	0800203b 	.word	0x0800203b
 8001fbc:	0800203b 	.word	0x0800203b
 8001fc0:	0800203b 	.word	0x0800203b
 8001fc4:	0800203b 	.word	0x0800203b
 8001fc8:	0800203b 	.word	0x0800203b
 8001fcc:	0800203b 	.word	0x0800203b
 8001fd0:	0800203b 	.word	0x0800203b
 8001fd4:	0800203b 	.word	0x0800203b
 8001fd8:	0800203b 	.word	0x0800203b
 8001fdc:	0800203b 	.word	0x0800203b
 8001fe0:	0800203b 	.word	0x0800203b
 8001fe4:	0800203b 	.word	0x0800203b
 8001fe8:	0800203b 	.word	0x0800203b
 8001fec:	0800203b 	.word	0x0800203b
 8001ff0:	0800203b 	.word	0x0800203b
 8001ff4:	0800203b 	.word	0x0800203b
 8001ff8:	0800203b 	.word	0x0800203b
 8001ffc:	0800203b 	.word	0x0800203b
 8002000:	0800203b 	.word	0x0800203b
 8002004:	0800203b 	.word	0x0800203b
 8002008:	0800203b 	.word	0x0800203b
 800200c:	0800203b 	.word	0x0800203b
 8002010:	0800203b 	.word	0x0800203b
 8002014:	0800203b 	.word	0x0800203b
 8002018:	0800203b 	.word	0x0800203b
 800201c:	0800203b 	.word	0x0800203b
 8002020:	0800203b 	.word	0x0800203b
 8002024:	0800203b 	.word	0x0800203b
 8002028:	0800203b 	.word	0x0800203b
 800202c:	0800203b 	.word	0x0800203b
 8002030:	2b50      	cmp	r3, #80	@ 0x50
 8002032:	d004      	beq.n	800203e <S2LP_PrintStatus+0xfe>
		case (MC_STATE_SYNTH_SETUP):
			DEBUG_PRINT("SYNTH_SETUP");
			break;
		default:
			DEBUG_PRINT("UNKNOWN");
			break;
 8002034:	e001      	b.n	800203a <S2LP_PrintStatus+0xfa>
			break;
 8002036:	bf00      	nop
 8002038:	e002      	b.n	8002040 <S2LP_PrintStatus+0x100>
			break;
 800203a:	bf00      	nop
 800203c:	e000      	b.n	8002040 <S2LP_PrintStatus+0x100>
			break;
 800203e:	bf00      	nop
	}
	DEBUG_PRINT("\r\n");
	DEBUG_PRINT("  XO_ON=%u, ERROR_LOCK=%u, RX_fifo_empty=%u, TX_FIFO_FULL=%u\r\n",
			status->XO_ON, status->ERROR_LOCK, status->RX_FIFO_EMPTY, status->TX_FIFO_FULL);
	DEBUG_PRINT("  ANT_SELECT=%u, RCCAL_OK=%u, RES=%u\r\n", status->ANT_SELECT, status->RCCAL_OK, status->RESERVED);
}
 8002040:	bf00      	nop
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr
 800204c:	0000      	movs	r0, r0
	...

08002050 <S2LP_PLLConf>:
* @param  pfd_split pointer to the pfd register value.
* @param  lFc channel center frequency expressed in Hz (from 779 MHz to 915 MHz)
* @retval uint8_t Charge pump word.
*/
void S2LP_PLLConf(int32_t lFc)
{
 8002050:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002054:	b09e      	sub	sp, #120	@ 0x78
 8002056:	af00      	add	r7, sp, #0
 8002058:	63f8      	str	r0, [r7, #60]	@ 0x3c
  uint32_t vcofreq, lFRef;
  uint8_t BFactor = 4; // 779-915 MHz range
 800205a:	2304      	movs	r3, #4
 800205c:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
  uint8_t refdiv = 1; // REFDIV=0 (XO_RCO_CONF0) by default
 8002060:	2301      	movs	r3, #1
 8002062:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74

  /* Calculates the syntheziser band select */
  uint64_t tgt1,tgt2,tgt;
  uint32_t synth;

  tgt = (((uint64_t)lFc)<<19)*(BFactor*refdiv);
 8002066:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002068:	17da      	asrs	r2, r3, #31
 800206a:	469a      	mov	sl, r3
 800206c:	4693      	mov	fp, r2
 800206e:	ea4f 396a 	mov.w	r9, sl, asr #13
 8002072:	ea4f 48ca 	mov.w	r8, sl, lsl #19
 8002076:	f897 2075 	ldrb.w	r2, [r7, #117]	@ 0x75
 800207a:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 800207e:	fb02 f303 	mul.w	r3, r2, r3
 8002082:	17da      	asrs	r2, r3, #31
 8002084:	623b      	str	r3, [r7, #32]
 8002086:	627a      	str	r2, [r7, #36]	@ 0x24
 8002088:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800208c:	4603      	mov	r3, r0
 800208e:	fb03 f209 	mul.w	r2, r3, r9
 8002092:	460b      	mov	r3, r1
 8002094:	fb08 f303 	mul.w	r3, r8, r3
 8002098:	4413      	add	r3, r2
 800209a:	4602      	mov	r2, r0
 800209c:	fba8 4502 	umull	r4, r5, r8, r2
 80020a0:	442b      	add	r3, r5
 80020a2:	461d      	mov	r5, r3
 80020a4:	e9c7 451a 	strd	r4, r5, [r7, #104]	@ 0x68
 80020a8:	e9c7 451a 	strd	r4, r5, [r7, #104]	@ 0x68
  synth=(uint32_t)(tgt/XTAL_FREQ);
 80020ac:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80020b0:	a374      	add	r3, pc, #464	@ (adr r3, 8002284 <S2LP_PLLConf+0x234>)
 80020b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020b6:	f7fe fd87 	bl	8000bc8 <__aeabi_uldivmod>
 80020ba:	4602      	mov	r2, r0
 80020bc:	460b      	mov	r3, r1
 80020be:	4613      	mov	r3, r2
 80020c0:	667b      	str	r3, [r7, #100]	@ 0x64
  tgt1 = (uint64_t)XTAL_FREQ*(synth);
 80020c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80020c4:	2200      	movs	r2, #0
 80020c6:	61bb      	str	r3, [r7, #24]
 80020c8:	61fa      	str	r2, [r7, #28]
 80020ca:	4b6b      	ldr	r3, [pc, #428]	@ (8002278 <S2LP_PLLConf+0x228>)
 80020cc:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80020d0:	462a      	mov	r2, r5
 80020d2:	fb03 f202 	mul.w	r2, r3, r2
 80020d6:	2300      	movs	r3, #0
 80020d8:	4621      	mov	r1, r4
 80020da:	fb01 f303 	mul.w	r3, r1, r3
 80020de:	4413      	add	r3, r2
 80020e0:	4a65      	ldr	r2, [pc, #404]	@ (8002278 <S2LP_PLLConf+0x228>)
 80020e2:	4621      	mov	r1, r4
 80020e4:	fba1 1202 	umull	r1, r2, r1, r2
 80020e8:	637a      	str	r2, [r7, #52]	@ 0x34
 80020ea:	460a      	mov	r2, r1
 80020ec:	633a      	str	r2, [r7, #48]	@ 0x30
 80020ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80020f0:	4413      	add	r3, r2
 80020f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80020f4:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 80020f8:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58
 80020fc:	e9c7 3416 	strd	r3, r4, [r7, #88]	@ 0x58
  tgt2 = (uint64_t)XTAL_FREQ*(synth+1);
 8002100:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002102:	3301      	adds	r3, #1
 8002104:	2200      	movs	r2, #0
 8002106:	613b      	str	r3, [r7, #16]
 8002108:	617a      	str	r2, [r7, #20]
 800210a:	4b5b      	ldr	r3, [pc, #364]	@ (8002278 <S2LP_PLLConf+0x228>)
 800210c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002110:	462a      	mov	r2, r5
 8002112:	fb03 f202 	mul.w	r2, r3, r2
 8002116:	2300      	movs	r3, #0
 8002118:	4621      	mov	r1, r4
 800211a:	fb01 f303 	mul.w	r3, r1, r3
 800211e:	4413      	add	r3, r2
 8002120:	4a55      	ldr	r2, [pc, #340]	@ (8002278 <S2LP_PLLConf+0x228>)
 8002122:	4621      	mov	r1, r4
 8002124:	fba1 1202 	umull	r1, r2, r1, r2
 8002128:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800212a:	460a      	mov	r2, r1
 800212c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800212e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002130:	4413      	add	r3, r2
 8002132:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002134:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8002138:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50
 800213c:	e9c7 3414 	strd	r3, r4, [r7, #80]	@ 0x50

  synth=((tgt2-tgt)<(tgt-tgt1))?(synth+1):(synth);
 8002140:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8002144:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8002148:	1a84      	subs	r4, r0, r2
 800214a:	60bc      	str	r4, [r7, #8]
 800214c:	eb61 0303 	sbc.w	r3, r1, r3
 8002150:	60fb      	str	r3, [r7, #12]
 8002152:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002156:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800215a:	1a84      	subs	r4, r0, r2
 800215c:	603c      	str	r4, [r7, #0]
 800215e:	eb61 0303 	sbc.w	r3, r1, r3
 8002162:	607b      	str	r3, [r7, #4]
 8002164:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002168:	4623      	mov	r3, r4
 800216a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800216e:	4602      	mov	r2, r0
 8002170:	4293      	cmp	r3, r2
 8002172:	462b      	mov	r3, r5
 8002174:	460a      	mov	r2, r1
 8002176:	4193      	sbcs	r3, r2
 8002178:	d202      	bcs.n	8002180 <S2LP_PLLConf+0x130>
 800217a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800217c:	3301      	adds	r3, #1
 800217e:	e000      	b.n	8002182 <S2LP_PLLConf+0x132>
 8002180:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002182:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Calculates the VCO frequency VCOFreq = lFc*B */
  vcofreq = lFc*BFactor;
 8002184:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 8002188:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800218a:	fb02 f303 	mul.w	r3, r2, r3
 800218e:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Calculates the reference frequency clock */
  lFRef = XTAL_FREQ/refdiv;
 8002190:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 8002194:	4a38      	ldr	r2, [pc, #224]	@ (8002278 <S2LP_PLLConf+0x228>)
 8002196:	fb92 f3f3 	sdiv	r3, r2, r3
 800219a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Set the correct charge pump word */
  if (vcofreq >= VCO_CENTER_FREQ) {
 800219c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800219e:	4a37      	ldr	r2, [pc, #220]	@ (800227c <S2LP_PLLConf+0x22c>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d911      	bls.n	80021c8 <S2LP_PLLConf+0x178>
    if (lFRef > S2LP_DIG_DOMAIN_XTAL_THRESH) {
 80021a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80021a6:	4a36      	ldr	r2, [pc, #216]	@ (8002280 <S2LP_PLLConf+0x230>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d906      	bls.n	80021ba <S2LP_PLLConf+0x16a>
      cp_isel = 0x02;
 80021ac:	2302      	movs	r3, #2
 80021ae:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 0;
 80021b2:	2300      	movs	r3, #0
 80021b4:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 80021b8:	e017      	b.n	80021ea <S2LP_PLLConf+0x19a>
    }
    else {
      cp_isel = 0x01;
 80021ba:	2301      	movs	r3, #1
 80021bc:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 1;
 80021c0:	2301      	movs	r3, #1
 80021c2:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 80021c6:	e010      	b.n	80021ea <S2LP_PLLConf+0x19a>
    }
  }
  else {
    if (lFRef > S2LP_DIG_DOMAIN_XTAL_THRESH) {
 80021c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80021ca:	4a2d      	ldr	r2, [pc, #180]	@ (8002280 <S2LP_PLLConf+0x230>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d906      	bls.n	80021de <S2LP_PLLConf+0x18e>
      cp_isel = 0x03;
 80021d0:	2303      	movs	r3, #3
 80021d2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 0;
 80021d6:	2300      	movs	r3, #0
 80021d8:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 80021dc:	e005      	b.n	80021ea <S2LP_PLLConf+0x19a>
    }
    else {
      cp_isel = 0x02;
 80021de:	2302      	movs	r3, #2
 80021e0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
      pfd_split = 1;
 80021e4:	2301      	movs	r3, #1
 80021e6:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
    }
  }

  //DEBUG_PRINT("SYNT: %lu, cp_ise=%u, pfd_split=%u\r\n", synth, cp_isel, pfd_split);

  uint8_t SYNT3 = (uint8_t) ((cp_isel << 5) | (synth >> 24));
 80021ea:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80021ee:	015b      	lsls	r3, r3, #5
 80021f0:	b2da      	uxtb	r2, r3
 80021f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80021f4:	0e1b      	lsrs	r3, r3, #24
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	4313      	orrs	r3, r2
 80021fa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint8_t SYNT2 = (uint8_t) ((synth >> 16) & 0xFF);
 80021fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002200:	0c1b      	lsrs	r3, r3, #16
 8002202:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  uint8_t SYNT1 = (uint8_t) ((synth >> 8) & 0xFF);
 8002206:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002208:	0a1b      	lsrs	r3, r3, #8
 800220a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  uint8_t SYNT0 = (uint8_t) ((synth >> 0) & 0xFF);
 800220e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002210:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

  uint8_t SYNTH_CONFIG2 = 0xD0 + (pfd_split << 2);
 8002214:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	b2db      	uxtb	r3, r3
 800221c:	3b30      	subs	r3, #48	@ 0x30
 800221e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  S2LP_WriteReg(SYNT3_ADDR, SYNT3, NULL);
 8002222:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002226:	2200      	movs	r2, #0
 8002228:	4619      	mov	r1, r3
 800222a:	2005      	movs	r0, #5
 800222c:	f7ff fd3a 	bl	8001ca4 <S2LP_WriteReg>
  S2LP_WriteReg(SYNT2_ADDR, SYNT2, NULL);
 8002230:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002234:	2200      	movs	r2, #0
 8002236:	4619      	mov	r1, r3
 8002238:	2006      	movs	r0, #6
 800223a:	f7ff fd33 	bl	8001ca4 <S2LP_WriteReg>
  S2LP_WriteReg(SYNT1_ADDR, SYNT1, NULL);
 800223e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002242:	2200      	movs	r2, #0
 8002244:	4619      	mov	r1, r3
 8002246:	2007      	movs	r0, #7
 8002248:	f7ff fd2c 	bl	8001ca4 <S2LP_WriteReg>
  S2LP_WriteReg(SYNT0_ADDR, SYNT0, NULL);
 800224c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002250:	2200      	movs	r2, #0
 8002252:	4619      	mov	r1, r3
 8002254:	2008      	movs	r0, #8
 8002256:	f7ff fd25 	bl	8001ca4 <S2LP_WriteReg>
  S2LP_WriteReg(SYNTH_CONFIG2_ADDR, SYNTH_CONFIG2, NULL);
 800225a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800225e:	2200      	movs	r2, #0
 8002260:	4619      	mov	r1, r3
 8002262:	2065      	movs	r0, #101	@ 0x65
 8002264:	f7ff fd1e 	bl	8001ca4 <S2LP_WriteReg>
}
 8002268:	bf00      	nop
 800226a:	3778      	adds	r7, #120	@ 0x78
 800226c:	46bd      	mov	sp, r7
 800226e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002272:	bf00      	nop
 8002274:	f3af 8000 	nop.w
 8002278:	02faf080 	.word	0x02faf080
 800227c:	d693a3ff 	.word	0xd693a3ff
 8002280:	01c9c380 	.word	0x01c9c380
 8002284:	02faf080 	.word	0x02faf080
 8002288:	00000000 	.word	0x00000000

0800228c <ComputeDatarate>:

uint32_t ComputeDatarate(uint16_t cM, uint8_t cE)
{
 800228c:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002290:	b091      	sub	sp, #68	@ 0x44
 8002292:	af00      	add	r7, sp, #0
 8002294:	4603      	mov	r3, r0
 8002296:	460a      	mov	r2, r1
 8002298:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800229a:	4613      	mov	r3, r2
 800229c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  uint32_t f_dig=XTAL_FREQ;
 80022a0:	4b3f      	ldr	r3, [pc, #252]	@ (80023a0 <ComputeDatarate+0x114>)
 80022a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint64_t dr;

  if(f_dig>S2LP_DIG_DOMAIN_XTAL_THRESH) {
 80022a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80022a6:	4b3f      	ldr	r3, [pc, #252]	@ (80023a4 <ComputeDatarate+0x118>)
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d902      	bls.n	80022b2 <ComputeDatarate+0x26>
    f_dig >>= 1;
 80022ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022ae:	085b      	lsrs	r3, r3, #1
 80022b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  if(cE==0) {
 80022b2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d128      	bne.n	800230c <ComputeDatarate+0x80>
    dr=((uint64_t)f_dig*cM);
 80022ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022bc:	2200      	movs	r2, #0
 80022be:	61bb      	str	r3, [r7, #24]
 80022c0:	61fa      	str	r2, [r7, #28]
 80022c2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80022c4:	2200      	movs	r2, #0
 80022c6:	613b      	str	r3, [r7, #16]
 80022c8:	617a      	str	r2, [r7, #20]
 80022ca:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80022ce:	462b      	mov	r3, r5
 80022d0:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80022d4:	4642      	mov	r2, r8
 80022d6:	fb02 f203 	mul.w	r2, r2, r3
 80022da:	464b      	mov	r3, r9
 80022dc:	4621      	mov	r1, r4
 80022de:	fb01 f303 	mul.w	r3, r1, r3
 80022e2:	4413      	add	r3, r2
 80022e4:	4622      	mov	r2, r4
 80022e6:	4641      	mov	r1, r8
 80022e8:	fba2 ab01 	umull	sl, fp, r2, r1
 80022ec:	445b      	add	r3, fp
 80022ee:	469b      	mov	fp, r3
 80022f0:	e9c7 ab0c 	strd	sl, fp, [r7, #48]	@ 0x30
 80022f4:	e9c7 ab0c 	strd	sl, fp, [r7, #48]	@ 0x30
    return (uint32_t)(dr>>32);
 80022f8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80022fc:	f04f 0200 	mov.w	r2, #0
 8002300:	f04f 0300 	mov.w	r3, #0
 8002304:	000a      	movs	r2, r1
 8002306:	2300      	movs	r3, #0
 8002308:	4613      	mov	r3, r2
 800230a:	e043      	b.n	8002394 <ComputeDatarate+0x108>
  }

  dr=((uint64_t)f_dig)*((uint64_t)cM+65536);
 800230c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800230e:	2200      	movs	r2, #0
 8002310:	60bb      	str	r3, [r7, #8]
 8002312:	60fa      	str	r2, [r7, #12]
 8002314:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002316:	2200      	movs	r2, #0
 8002318:	603b      	str	r3, [r7, #0]
 800231a:	607a      	str	r2, [r7, #4]
 800231c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002320:	460b      	mov	r3, r1
 8002322:	f513 3380 	adds.w	r3, r3, #65536	@ 0x10000
 8002326:	623b      	str	r3, [r7, #32]
 8002328:	4613      	mov	r3, r2
 800232a:	f143 0300 	adc.w	r3, r3, #0
 800232e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002330:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002334:	460b      	mov	r3, r1
 8002336:	e9d7 ab08 	ldrd	sl, fp, [r7, #32]
 800233a:	4652      	mov	r2, sl
 800233c:	fb02 f203 	mul.w	r2, r2, r3
 8002340:	e9c7 ab08 	strd	sl, fp, [r7, #32]
 8002344:	465b      	mov	r3, fp
 8002346:	4682      	mov	sl, r0
 8002348:	468b      	mov	fp, r1
 800234a:	4651      	mov	r1, sl
 800234c:	fb01 f303 	mul.w	r3, r1, r3
 8002350:	4413      	add	r3, r2
 8002352:	4652      	mov	r2, sl
 8002354:	6a39      	ldr	r1, [r7, #32]
 8002356:	fba2 4501 	umull	r4, r5, r2, r1
 800235a:	442b      	add	r3, r5
 800235c:	461d      	mov	r5, r3
 800235e:	e9c7 450c 	strd	r4, r5, [r7, #48]	@ 0x30
 8002362:	e9c7 450c 	strd	r4, r5, [r7, #48]	@ 0x30

  return (uint32_t)(dr>>(33-cE));
 8002366:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800236a:	f1c3 0121 	rsb	r1, r3, #33	@ 0x21
 800236e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002372:	f1c1 0420 	rsb	r4, r1, #32
 8002376:	f1a1 0020 	sub.w	r0, r1, #32
 800237a:	fa22 f801 	lsr.w	r8, r2, r1
 800237e:	fa03 f404 	lsl.w	r4, r3, r4
 8002382:	ea48 0804 	orr.w	r8, r8, r4
 8002386:	fa23 f000 	lsr.w	r0, r3, r0
 800238a:	ea48 0800 	orr.w	r8, r8, r0
 800238e:	fa23 f901 	lsr.w	r9, r3, r1
 8002392:	4643      	mov	r3, r8
}
 8002394:	4618      	mov	r0, r3
 8002396:	3744      	adds	r7, #68	@ 0x44
 8002398:	46bd      	mov	sp, r7
 800239a:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800239e:	4770      	bx	lr
 80023a0:	02faf080 	.word	0x02faf080
 80023a4:	01c9c380 	.word	0x01c9c380

080023a8 <SearchDatarateME>:

void SearchDatarateME(uint32_t lDatarate, uint16_t* pcM, uint8_t* pcE)
{
 80023a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023ac:	b0ae      	sub	sp, #184	@ 0xb8
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
 80023b4:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 80023b8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
  uint32_t lDatarateTmp, f_dig=XTAL_FREQ;
 80023bc:	4ba5      	ldr	r3, [pc, #660]	@ (8002654 <SearchDatarateME+0x2ac>)
 80023be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint8_t uDrE;
  uint64_t tgt1,tgt2,tgt;

  if(f_dig>S2LP_DIG_DOMAIN_XTAL_THRESH) {
 80023c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80023c6:	4ba4      	ldr	r3, [pc, #656]	@ (8002658 <SearchDatarateME+0x2b0>)
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d904      	bls.n	80023d6 <SearchDatarateME+0x2e>
    f_dig >>= 1;
 80023cc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80023d0:	085b      	lsrs	r3, r3, #1
 80023d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  }

  /* Search the exponent value */
  for(uDrE = 0; uDrE != 12; uDrE++) {
 80023d6:	2300      	movs	r3, #0
 80023d8:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
 80023dc:	e013      	b.n	8002406 <SearchDatarateME+0x5e>
    lDatarateTmp = ComputeDatarate(0xFFFF, uDrE);
 80023de:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 80023e2:	4619      	mov	r1, r3
 80023e4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80023e8:	f7ff ff50 	bl	800228c <ComputeDatarate>
 80023ec:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
    if(lDatarate<=lDatarateTmp)
 80023f0:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 80023f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80023f8:	429a      	cmp	r2, r3
 80023fa:	d909      	bls.n	8002410 <SearchDatarateME+0x68>
  for(uDrE = 0; uDrE != 12; uDrE++) {
 80023fc:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8002400:	3301      	adds	r3, #1
 8002402:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
 8002406:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 800240a:	2b0c      	cmp	r3, #12
 800240c:	d1e7      	bne.n	80023de <SearchDatarateME+0x36>
 800240e:	e000      	b.n	8002412 <SearchDatarateME+0x6a>
      break;
 8002410:	bf00      	nop
  }
  (*pcE) = (uint8_t)uDrE;
 8002412:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8002416:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 800241a:	7013      	strb	r3, [r2, #0]

  if(uDrE==0) {
 800241c:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8002420:	2b00      	cmp	r3, #0
 8002422:	d16b      	bne.n	80024fc <SearchDatarateME+0x154>
    tgt=((uint64_t)lDatarate)<<32;
 8002424:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002428:	2200      	movs	r2, #0
 800242a:	663b      	str	r3, [r7, #96]	@ 0x60
 800242c:	667a      	str	r2, [r7, #100]	@ 0x64
 800242e:	f04f 0200 	mov.w	r2, #0
 8002432:	f04f 0300 	mov.w	r3, #0
 8002436:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8002438:	000b      	movs	r3, r1
 800243a:	2200      	movs	r2, #0
 800243c:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
    (*pcM) = (uint16_t)(tgt/f_dig);
 8002440:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002444:	2200      	movs	r2, #0
 8002446:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002448:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800244a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800244e:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002452:	f7fe fbb9 	bl	8000bc8 <__aeabi_uldivmod>
 8002456:	4602      	mov	r2, r0
 8002458:	460b      	mov	r3, r1
 800245a:	b293      	uxth	r3, r2
 800245c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8002460:	8013      	strh	r3, [r2, #0]
    tgt1=(uint64_t)f_dig*(*pcM);
 8002462:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002466:	2200      	movs	r2, #0
 8002468:	653b      	str	r3, [r7, #80]	@ 0x50
 800246a:	657a      	str	r2, [r7, #84]	@ 0x54
 800246c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002470:	881b      	ldrh	r3, [r3, #0]
 8002472:	b29b      	uxth	r3, r3
 8002474:	2200      	movs	r2, #0
 8002476:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002478:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800247a:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 800247e:	462b      	mov	r3, r5
 8002480:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8002484:	4642      	mov	r2, r8
 8002486:	fb02 f203 	mul.w	r2, r2, r3
 800248a:	464b      	mov	r3, r9
 800248c:	4621      	mov	r1, r4
 800248e:	fb01 f303 	mul.w	r3, r1, r3
 8002492:	4413      	add	r3, r2
 8002494:	4622      	mov	r2, r4
 8002496:	4641      	mov	r1, r8
 8002498:	fba2 1201 	umull	r1, r2, r2, r1
 800249c:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800249e:	460a      	mov	r2, r1
 80024a0:	67ba      	str	r2, [r7, #120]	@ 0x78
 80024a2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80024a4:	4413      	add	r3, r2
 80024a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80024a8:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	@ 0x78
 80024ac:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
 80024b0:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
    tgt2=(uint64_t)f_dig*((*pcM)+1);
 80024b4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80024b8:	2200      	movs	r2, #0
 80024ba:	643b      	str	r3, [r7, #64]	@ 0x40
 80024bc:	647a      	str	r2, [r7, #68]	@ 0x44
 80024be:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80024c2:	881b      	ldrh	r3, [r3, #0]
 80024c4:	3301      	adds	r3, #1
 80024c6:	17da      	asrs	r2, r3, #31
 80024c8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80024ca:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80024cc:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 80024d0:	462b      	mov	r3, r5
 80024d2:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80024d6:	4642      	mov	r2, r8
 80024d8:	fb02 f203 	mul.w	r2, r2, r3
 80024dc:	464b      	mov	r3, r9
 80024de:	4621      	mov	r1, r4
 80024e0:	fb01 f303 	mul.w	r3, r1, r3
 80024e4:	4413      	add	r3, r2
 80024e6:	4622      	mov	r2, r4
 80024e8:	4641      	mov	r1, r8
 80024ea:	fba2 ab01 	umull	sl, fp, r2, r1
 80024ee:	445b      	add	r3, fp
 80024f0:	469b      	mov	fp, r3
 80024f2:	e9c7 ab28 	strd	sl, fp, [r7, #160]	@ 0xa0
 80024f6:	e9c7 ab28 	strd	sl, fp, [r7, #160]	@ 0xa0
 80024fa:	e07d      	b.n	80025f8 <SearchDatarateME+0x250>
  }
  else {
    tgt=((uint64_t)lDatarate)<<(33-uDrE);
 80024fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002500:	2200      	movs	r2, #0
 8002502:	4698      	mov	r8, r3
 8002504:	4691      	mov	r9, r2
 8002506:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 800250a:	f1c3 0121 	rsb	r1, r3, #33	@ 0x21
 800250e:	f1a1 0320 	sub.w	r3, r1, #32
 8002512:	f1c1 0220 	rsb	r2, r1, #32
 8002516:	fa09 f501 	lsl.w	r5, r9, r1
 800251a:	fa08 f303 	lsl.w	r3, r8, r3
 800251e:	431d      	orrs	r5, r3
 8002520:	fa28 f202 	lsr.w	r2, r8, r2
 8002524:	4315      	orrs	r5, r2
 8002526:	fa08 f401 	lsl.w	r4, r8, r1
 800252a:	e9c7 4526 	strd	r4, r5, [r7, #152]	@ 0x98
    (*pcM) = (uint16_t)((tgt/f_dig)-65536);
 800252e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002532:	2200      	movs	r2, #0
 8002534:	633b      	str	r3, [r7, #48]	@ 0x30
 8002536:	637a      	str	r2, [r7, #52]	@ 0x34
 8002538:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800253c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002540:	f7fe fb42 	bl	8000bc8 <__aeabi_uldivmod>
 8002544:	4602      	mov	r2, r0
 8002546:	460b      	mov	r3, r1
 8002548:	b293      	uxth	r3, r2
 800254a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800254e:	8013      	strh	r3, [r2, #0]
    tgt1=(uint64_t)f_dig*((*pcM)+65536);
 8002550:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002554:	2200      	movs	r2, #0
 8002556:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002558:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800255a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800255e:	881b      	ldrh	r3, [r3, #0]
 8002560:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8002564:	17da      	asrs	r2, r3, #31
 8002566:	623b      	str	r3, [r7, #32]
 8002568:	627a      	str	r2, [r7, #36]	@ 0x24
 800256a:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 800256e:	462b      	mov	r3, r5
 8002570:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002574:	4642      	mov	r2, r8
 8002576:	fb02 f203 	mul.w	r2, r2, r3
 800257a:	464b      	mov	r3, r9
 800257c:	4621      	mov	r1, r4
 800257e:	fb01 f303 	mul.w	r3, r1, r3
 8002582:	4413      	add	r3, r2
 8002584:	4622      	mov	r2, r4
 8002586:	4641      	mov	r1, r8
 8002588:	fba2 1201 	umull	r1, r2, r2, r1
 800258c:	677a      	str	r2, [r7, #116]	@ 0x74
 800258e:	460a      	mov	r2, r1
 8002590:	673a      	str	r2, [r7, #112]	@ 0x70
 8002592:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002594:	4413      	add	r3, r2
 8002596:	677b      	str	r3, [r7, #116]	@ 0x74
 8002598:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	@ 0x70
 800259c:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
 80025a0:	e9c7 342a 	strd	r3, r4, [r7, #168]	@ 0xa8
    tgt2=(uint64_t)f_dig*((*pcM)+1+65536);
 80025a4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80025a8:	2200      	movs	r2, #0
 80025aa:	61bb      	str	r3, [r7, #24]
 80025ac:	61fa      	str	r2, [r7, #28]
 80025ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80025b2:	881b      	ldrh	r3, [r3, #0]
 80025b4:	f103 1301 	add.w	r3, r3, #65537	@ 0x10001
 80025b8:	17da      	asrs	r2, r3, #31
 80025ba:	613b      	str	r3, [r7, #16]
 80025bc:	617a      	str	r2, [r7, #20]
 80025be:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80025c2:	462b      	mov	r3, r5
 80025c4:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80025c8:	4642      	mov	r2, r8
 80025ca:	fb02 f203 	mul.w	r2, r2, r3
 80025ce:	464b      	mov	r3, r9
 80025d0:	4621      	mov	r1, r4
 80025d2:	fb01 f303 	mul.w	r3, r1, r3
 80025d6:	4413      	add	r3, r2
 80025d8:	4622      	mov	r2, r4
 80025da:	4641      	mov	r1, r8
 80025dc:	fba2 1201 	umull	r1, r2, r2, r1
 80025e0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80025e2:	460a      	mov	r2, r1
 80025e4:	66ba      	str	r2, [r7, #104]	@ 0x68
 80025e6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80025e8:	4413      	add	r3, r2
 80025ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80025ec:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	@ 0x68
 80025f0:	e9c7 3428 	strd	r3, r4, [r7, #160]	@ 0xa0
 80025f4:	e9c7 3428 	strd	r3, r4, [r7, #160]	@ 0xa0
  }


  (*pcM)=((tgt2-tgt)<(tgt-tgt1))?((*pcM)+1):(*pcM);
 80025f8:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80025fc:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8002600:	1a84      	subs	r4, r0, r2
 8002602:	60bc      	str	r4, [r7, #8]
 8002604:	eb61 0303 	sbc.w	r3, r1, r3
 8002608:	60fb      	str	r3, [r7, #12]
 800260a:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800260e:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 8002612:	1a84      	subs	r4, r0, r2
 8002614:	603c      	str	r4, [r7, #0]
 8002616:	eb61 0303 	sbc.w	r3, r1, r3
 800261a:	607b      	str	r3, [r7, #4]
 800261c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002620:	4623      	mov	r3, r4
 8002622:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002626:	4602      	mov	r2, r0
 8002628:	4293      	cmp	r3, r2
 800262a:	462b      	mov	r3, r5
 800262c:	460a      	mov	r2, r1
 800262e:	4193      	sbcs	r3, r2
 8002630:	d205      	bcs.n	800263e <SearchDatarateME+0x296>
 8002632:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002636:	881b      	ldrh	r3, [r3, #0]
 8002638:	3301      	adds	r3, #1
 800263a:	b29b      	uxth	r3, r3
 800263c:	e002      	b.n	8002644 <SearchDatarateME+0x29c>
 800263e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002642:	881b      	ldrh	r3, [r3, #0]
 8002644:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8002648:	8013      	strh	r3, [r2, #0]

}
 800264a:	bf00      	nop
 800264c:	37b8      	adds	r7, #184	@ 0xb8
 800264e:	46bd      	mov	sp, r7
 8002650:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002654:	02faf080 	.word	0x02faf080
 8002658:	01c9c380 	.word	0x01c9c380

0800265c <ComputeFreqDeviation>:

uint32_t ComputeFreqDeviation(uint8_t cM, uint8_t cE, uint8_t bs, uint8_t refdiv)
{
 800265c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002660:	b08c      	sub	sp, #48	@ 0x30
 8002662:	af00      	add	r7, sp, #0
 8002664:	461e      	mov	r6, r3
 8002666:	4603      	mov	r3, r0
 8002668:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800266c:	460b      	mov	r3, r1
 800266e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8002672:	4613      	mov	r3, r2
 8002674:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8002678:	4633      	mov	r3, r6
 800267a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  uint32_t f_xo=XTAL_FREQ;
 800267e:	4b35      	ldr	r3, [pc, #212]	@ (8002754 <ComputeFreqDeviation+0xf8>)
 8002680:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if(cE==0) {
 8002682:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002686:	2b00      	cmp	r3, #0
 8002688:	d127      	bne.n	80026da <ComputeFreqDeviation+0x7e>
    return (uint32_t)(((uint64_t)f_xo*cM)>>22);
 800268a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800268c:	2200      	movs	r2, #0
 800268e:	613b      	str	r3, [r7, #16]
 8002690:	617a      	str	r2, [r7, #20]
 8002692:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002696:	2200      	movs	r2, #0
 8002698:	60bb      	str	r3, [r7, #8]
 800269a:	60fa      	str	r2, [r7, #12]
 800269c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80026a0:	462b      	mov	r3, r5
 80026a2:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80026a6:	4642      	mov	r2, r8
 80026a8:	fb02 f203 	mul.w	r2, r2, r3
 80026ac:	464b      	mov	r3, r9
 80026ae:	4621      	mov	r1, r4
 80026b0:	fb01 f303 	mul.w	r3, r1, r3
 80026b4:	4413      	add	r3, r2
 80026b6:	4622      	mov	r2, r4
 80026b8:	4641      	mov	r1, r8
 80026ba:	fba2 ab01 	umull	sl, fp, r2, r1
 80026be:	445b      	add	r3, fp
 80026c0:	469b      	mov	fp, r3
 80026c2:	f04f 0200 	mov.w	r2, #0
 80026c6:	f04f 0300 	mov.w	r3, #0
 80026ca:	ea4f 529a 	mov.w	r2, sl, lsr #22
 80026ce:	ea42 228b 	orr.w	r2, r2, fp, lsl #10
 80026d2:	ea4f 539b 	mov.w	r3, fp, lsr #22
 80026d6:	4613      	mov	r3, r2
 80026d8:	e036      	b.n	8002748 <ComputeFreqDeviation+0xec>
  }

  return (uint32_t)(((uint64_t)f_xo*(256+cM))>>(23-cE));
 80026da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026dc:	2200      	movs	r2, #0
 80026de:	603b      	str	r3, [r7, #0]
 80026e0:	607a      	str	r2, [r7, #4]
 80026e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80026e6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80026ea:	17da      	asrs	r2, r3, #31
 80026ec:	61bb      	str	r3, [r7, #24]
 80026ee:	61fa      	str	r2, [r7, #28]
 80026f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80026f4:	460b      	mov	r3, r1
 80026f6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80026fa:	4652      	mov	r2, sl
 80026fc:	fb02 f203 	mul.w	r2, r2, r3
 8002700:	e9c7 ab06 	strd	sl, fp, [r7, #24]
 8002704:	465b      	mov	r3, fp
 8002706:	4682      	mov	sl, r0
 8002708:	468b      	mov	fp, r1
 800270a:	4651      	mov	r1, sl
 800270c:	fb01 f303 	mul.w	r3, r1, r3
 8002710:	4413      	add	r3, r2
 8002712:	4652      	mov	r2, sl
 8002714:	69b9      	ldr	r1, [r7, #24]
 8002716:	fba2 4501 	umull	r4, r5, r2, r1
 800271a:	442b      	add	r3, r5
 800271c:	461d      	mov	r5, r3
 800271e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002722:	f1c3 0317 	rsb	r3, r3, #23
 8002726:	f1c3 0120 	rsb	r1, r3, #32
 800272a:	f1a3 0220 	sub.w	r2, r3, #32
 800272e:	fa24 f803 	lsr.w	r8, r4, r3
 8002732:	fa05 f101 	lsl.w	r1, r5, r1
 8002736:	ea48 0801 	orr.w	r8, r8, r1
 800273a:	fa25 f202 	lsr.w	r2, r5, r2
 800273e:	ea48 0802 	orr.w	r8, r8, r2
 8002742:	fa25 f903 	lsr.w	r9, r5, r3
 8002746:	4643      	mov	r3, r8
}
 8002748:	4618      	mov	r0, r3
 800274a:	3730      	adds	r7, #48	@ 0x30
 800274c:	46bd      	mov	sp, r7
 800274e:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8002752:	4770      	bx	lr
 8002754:	02faf080 	.word	0x02faf080

08002758 <SearchFreqDevME>:

void SearchFreqDevME(uint32_t lFDev, uint8_t* pcM, uint8_t* pcE)
{
 8002758:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800275c:	b0a2      	sub	sp, #136	@ 0x88
 800275e:	af00      	add	r7, sp, #0
 8002760:	65f8      	str	r0, [r7, #92]	@ 0x5c
 8002762:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002764:	657a      	str	r2, [r7, #84]	@ 0x54
  uint8_t uFDevE, bs = 4, refdiv = 1;
 8002766:	2304      	movs	r3, #4
 8002768:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800276c:	2301      	movs	r3, #1
 800276e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  uint32_t lFDevTmp;
  uint64_t tgt1,tgt2,tgt;

  /* Search the exponent of the frequency deviation value */
  for(uFDevE = 0; uFDevE != 12; uFDevE++) {
 8002772:	2300      	movs	r3, #0
 8002774:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8002778:	e012      	b.n	80027a0 <SearchFreqDevME+0x48>
    lFDevTmp = ComputeFreqDeviation(255, uFDevE, bs, refdiv);
 800277a:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800277e:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8002782:	f897 1087 	ldrb.w	r1, [r7, #135]	@ 0x87
 8002786:	20ff      	movs	r0, #255	@ 0xff
 8002788:	f7ff ff68 	bl	800265c <ComputeFreqDeviation>
 800278c:	6638      	str	r0, [r7, #96]	@ 0x60
    if(lFDev<lFDevTmp)
 800278e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002790:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002792:	429a      	cmp	r2, r3
 8002794:	d309      	bcc.n	80027aa <SearchFreqDevME+0x52>
  for(uFDevE = 0; uFDevE != 12; uFDevE++) {
 8002796:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800279a:	3301      	adds	r3, #1
 800279c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 80027a0:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80027a4:	2b0c      	cmp	r3, #12
 80027a6:	d1e8      	bne.n	800277a <SearchFreqDevME+0x22>
 80027a8:	e000      	b.n	80027ac <SearchFreqDevME+0x54>
      break;
 80027aa:	bf00      	nop
  }
  (*pcE) = (uint8_t)uFDevE;
 80027ac:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80027ae:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80027b2:	7013      	strb	r3, [r2, #0]

  if(uFDevE==0)
 80027b4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d155      	bne.n	8002868 <SearchFreqDevME+0x110>
  {
    tgt=((uint64_t)lFDev)<<22;
 80027bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027be:	2200      	movs	r2, #0
 80027c0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80027c2:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80027c4:	f04f 0200 	mov.w	r2, #0
 80027c8:	f04f 0300 	mov.w	r3, #0
 80027cc:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 80027d0:	4629      	mov	r1, r5
 80027d2:	058b      	lsls	r3, r1, #22
 80027d4:	4621      	mov	r1, r4
 80027d6:	ea43 2391 	orr.w	r3, r3, r1, lsr #10
 80027da:	4621      	mov	r1, r4
 80027dc:	058a      	lsls	r2, r1, #22
 80027de:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
    (*pcM)=(uint32_t)(tgt/XTAL_FREQ);
 80027e2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80027e6:	a36e      	add	r3, pc, #440	@ (adr r3, 80029a0 <SearchFreqDevME+0x248>)
 80027e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ec:	f7fe f9ec 	bl	8000bc8 <__aeabi_uldivmod>
 80027f0:	4602      	mov	r2, r0
 80027f2:	460b      	mov	r3, r1
 80027f4:	b2d3      	uxtb	r3, r2
 80027f6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80027f8:	7013      	strb	r3, [r2, #0]
    tgt1=(uint64_t)XTAL_FREQ*(*pcM);
 80027fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	2200      	movs	r2, #0
 8002802:	633b      	str	r3, [r7, #48]	@ 0x30
 8002804:	637a      	str	r2, [r7, #52]	@ 0x34
 8002806:	4b68      	ldr	r3, [pc, #416]	@ (80029a8 <SearchFreqDevME+0x250>)
 8002808:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800280c:	462a      	mov	r2, r5
 800280e:	fb03 f202 	mul.w	r2, r3, r2
 8002812:	2300      	movs	r3, #0
 8002814:	4621      	mov	r1, r4
 8002816:	fb01 f303 	mul.w	r3, r1, r3
 800281a:	4413      	add	r3, r2
 800281c:	4a62      	ldr	r2, [pc, #392]	@ (80029a8 <SearchFreqDevME+0x250>)
 800281e:	4621      	mov	r1, r4
 8002820:	fba1 ab02 	umull	sl, fp, r1, r2
 8002824:	445b      	add	r3, fp
 8002826:	469b      	mov	fp, r3
 8002828:	e9c7 ab1e 	strd	sl, fp, [r7, #120]	@ 0x78
 800282c:	e9c7 ab1e 	strd	sl, fp, [r7, #120]	@ 0x78
    tgt2=(uint64_t)XTAL_FREQ*((*pcM)+1);
 8002830:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	3301      	adds	r3, #1
 8002836:	17da      	asrs	r2, r3, #31
 8002838:	62bb      	str	r3, [r7, #40]	@ 0x28
 800283a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800283c:	4b5a      	ldr	r3, [pc, #360]	@ (80029a8 <SearchFreqDevME+0x250>)
 800283e:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8002842:	462a      	mov	r2, r5
 8002844:	fb03 f202 	mul.w	r2, r3, r2
 8002848:	2300      	movs	r3, #0
 800284a:	4621      	mov	r1, r4
 800284c:	fb01 f303 	mul.w	r3, r1, r3
 8002850:	4413      	add	r3, r2
 8002852:	4a55      	ldr	r2, [pc, #340]	@ (80029a8 <SearchFreqDevME+0x250>)
 8002854:	4621      	mov	r1, r4
 8002856:	fba1 8902 	umull	r8, r9, r1, r2
 800285a:	444b      	add	r3, r9
 800285c:	4699      	mov	r9, r3
 800285e:	e9c7 891c 	strd	r8, r9, [r7, #112]	@ 0x70
 8002862:	e9c7 891c 	strd	r8, r9, [r7, #112]	@ 0x70
 8002866:	e06d      	b.n	8002944 <SearchFreqDevME+0x1ec>
  }
  else
  {
    tgt=((uint64_t)lFDev)<<(23-uFDevE);
 8002868:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800286a:	2200      	movs	r2, #0
 800286c:	623b      	str	r3, [r7, #32]
 800286e:	627a      	str	r2, [r7, #36]	@ 0x24
 8002870:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002874:	f1c3 0117 	rsb	r1, r3, #23
 8002878:	f1a1 0320 	sub.w	r3, r1, #32
 800287c:	f1c1 0220 	rsb	r2, r1, #32
 8002880:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002884:	4648      	mov	r0, r9
 8002886:	fa00 f501 	lsl.w	r5, r0, r1
 800288a:	4640      	mov	r0, r8
 800288c:	fa00 f303 	lsl.w	r3, r0, r3
 8002890:	431d      	orrs	r5, r3
 8002892:	4643      	mov	r3, r8
 8002894:	fa23 f202 	lsr.w	r2, r3, r2
 8002898:	4315      	orrs	r5, r2
 800289a:	4643      	mov	r3, r8
 800289c:	408b      	lsls	r3, r1
 800289e:	461c      	mov	r4, r3
 80028a0:	e9c7 451a 	strd	r4, r5, [r7, #104]	@ 0x68
    (*pcM)=(uint32_t)(tgt/XTAL_FREQ)-256;
 80028a4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80028a8:	a33d      	add	r3, pc, #244	@ (adr r3, 80029a0 <SearchFreqDevME+0x248>)
 80028aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ae:	f7fe f98b 	bl	8000bc8 <__aeabi_uldivmod>
 80028b2:	4602      	mov	r2, r0
 80028b4:	460b      	mov	r3, r1
 80028b6:	b2d3      	uxtb	r3, r2
 80028b8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80028ba:	7013      	strb	r3, [r2, #0]
    tgt1=(uint64_t)XTAL_FREQ*((*pcM)+256);
 80028bc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80028be:	781b      	ldrb	r3, [r3, #0]
 80028c0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80028c4:	17da      	asrs	r2, r3, #31
 80028c6:	61bb      	str	r3, [r7, #24]
 80028c8:	61fa      	str	r2, [r7, #28]
 80028ca:	4b37      	ldr	r3, [pc, #220]	@ (80029a8 <SearchFreqDevME+0x250>)
 80028cc:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80028d0:	462a      	mov	r2, r5
 80028d2:	fb03 f202 	mul.w	r2, r3, r2
 80028d6:	2300      	movs	r3, #0
 80028d8:	4621      	mov	r1, r4
 80028da:	fb01 f303 	mul.w	r3, r1, r3
 80028de:	4413      	add	r3, r2
 80028e0:	4a31      	ldr	r2, [pc, #196]	@ (80029a8 <SearchFreqDevME+0x250>)
 80028e2:	4621      	mov	r1, r4
 80028e4:	fba1 1202 	umull	r1, r2, r1, r2
 80028e8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80028ea:	460a      	mov	r2, r1
 80028ec:	64ba      	str	r2, [r7, #72]	@ 0x48
 80028ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80028f0:	4413      	add	r3, r2
 80028f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80028f4:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 80028f8:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
 80028fc:	e9c7 341e 	strd	r3, r4, [r7, #120]	@ 0x78
    tgt2=(uint64_t)XTAL_FREQ*((*pcM)+1+256);
 8002900:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002902:	781b      	ldrb	r3, [r3, #0]
 8002904:	f203 1301 	addw	r3, r3, #257	@ 0x101
 8002908:	17da      	asrs	r2, r3, #31
 800290a:	613b      	str	r3, [r7, #16]
 800290c:	617a      	str	r2, [r7, #20]
 800290e:	4b26      	ldr	r3, [pc, #152]	@ (80029a8 <SearchFreqDevME+0x250>)
 8002910:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002914:	462a      	mov	r2, r5
 8002916:	fb03 f202 	mul.w	r2, r3, r2
 800291a:	2300      	movs	r3, #0
 800291c:	4621      	mov	r1, r4
 800291e:	fb01 f303 	mul.w	r3, r1, r3
 8002922:	4413      	add	r3, r2
 8002924:	4a20      	ldr	r2, [pc, #128]	@ (80029a8 <SearchFreqDevME+0x250>)
 8002926:	4621      	mov	r1, r4
 8002928:	fba1 1202 	umull	r1, r2, r1, r2
 800292c:	647a      	str	r2, [r7, #68]	@ 0x44
 800292e:	460a      	mov	r2, r1
 8002930:	643a      	str	r2, [r7, #64]	@ 0x40
 8002932:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002934:	4413      	add	r3, r2
 8002936:	647b      	str	r3, [r7, #68]	@ 0x44
 8002938:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 800293c:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
 8002940:	e9c7 341c 	strd	r3, r4, [r7, #112]	@ 0x70
  }

  (*pcM)=((tgt2-tgt)<(tgt-tgt1))?((*pcM)+1):(*pcM);
 8002944:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002948:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800294c:	1a84      	subs	r4, r0, r2
 800294e:	60bc      	str	r4, [r7, #8]
 8002950:	eb61 0303 	sbc.w	r3, r1, r3
 8002954:	60fb      	str	r3, [r7, #12]
 8002956:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800295a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 800295e:	1a84      	subs	r4, r0, r2
 8002960:	603c      	str	r4, [r7, #0]
 8002962:	eb61 0303 	sbc.w	r3, r1, r3
 8002966:	607b      	str	r3, [r7, #4]
 8002968:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800296c:	4623      	mov	r3, r4
 800296e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002972:	4602      	mov	r2, r0
 8002974:	4293      	cmp	r3, r2
 8002976:	462b      	mov	r3, r5
 8002978:	460a      	mov	r2, r1
 800297a:	4193      	sbcs	r3, r2
 800297c:	d204      	bcs.n	8002988 <SearchFreqDevME+0x230>
 800297e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	3301      	adds	r3, #1
 8002984:	b2db      	uxtb	r3, r3
 8002986:	e001      	b.n	800298c <SearchFreqDevME+0x234>
 8002988:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800298a:	781b      	ldrb	r3, [r3, #0]
 800298c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800298e:	7013      	strb	r3, [r2, #0]
}
 8002990:	bf00      	nop
 8002992:	3788      	adds	r7, #136	@ 0x88
 8002994:	46bd      	mov	sp, r7
 8002996:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800299a:	bf00      	nop
 800299c:	f3af 8000 	nop.w
 80029a0:	02faf080 	.word	0x02faf080
 80029a4:	00000000 	.word	0x00000000
 80029a8:	02faf080 	.word	0x02faf080

080029ac <S2LP_SetModulation>:
*         [100 500000].
*         Frequency deviation expressed in Hz.
* @retval None.
*/
void S2LP_SetModulation(uint8_t mod_type, uint32_t datarate, uint32_t fdev)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b086      	sub	sp, #24
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	4603      	mov	r3, r0
 80029b4:	60b9      	str	r1, [r7, #8]
 80029b6:	607a      	str	r2, [r7, #4]
 80029b8:	73fb      	strb	r3, [r7, #15]
  uint8_t dr_e;
  uint16_t dr_m;
  uint8_t uFDevM, uFDevE;

  /* Calculates the datarate mantissa and exponent */
  SearchDatarateME(datarate, &dr_m, &dr_e);
 80029ba:	f107 0217 	add.w	r2, r7, #23
 80029be:	f107 0314 	add.w	r3, r7, #20
 80029c2:	4619      	mov	r1, r3
 80029c4:	68b8      	ldr	r0, [r7, #8]
 80029c6:	f7ff fcef 	bl	80023a8 <SearchDatarateME>
  /* Calculates the frequency deviation mantissa and exponent */
  SearchFreqDevME(fdev, &uFDevM, &uFDevE);
 80029ca:	f107 0212 	add.w	r2, r7, #18
 80029ce:	f107 0313 	add.w	r3, r7, #19
 80029d2:	4619      	mov	r1, r3
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f7ff febf 	bl	8002758 <SearchFreqDevME>

  S2LP_WriteReg(MOD4_ADDR, (uint8_t)(dr_m >> 8), NULL);
 80029da:	8abb      	ldrh	r3, [r7, #20]
 80029dc:	0a1b      	lsrs	r3, r3, #8
 80029de:	b29b      	uxth	r3, r3
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2200      	movs	r2, #0
 80029e4:	4619      	mov	r1, r3
 80029e6:	200e      	movs	r0, #14
 80029e8:	f7ff f95c 	bl	8001ca4 <S2LP_WriteReg>
  S2LP_WriteReg(MOD3_ADDR, (uint8_t)dr_m, NULL);
 80029ec:	8abb      	ldrh	r3, [r7, #20]
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	2200      	movs	r2, #0
 80029f2:	4619      	mov	r1, r3
 80029f4:	200f      	movs	r0, #15
 80029f6:	f7ff f955 	bl	8001ca4 <S2LP_WriteReg>
  S2LP_WriteReg(MOD2_ADDR, mod_type | dr_e, NULL);
 80029fa:	7dfa      	ldrb	r2, [r7, #23]
 80029fc:	7bfb      	ldrb	r3, [r7, #15]
 80029fe:	4313      	orrs	r3, r2
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	2200      	movs	r2, #0
 8002a04:	4619      	mov	r1, r3
 8002a06:	2010      	movs	r0, #16
 8002a08:	f7ff f94c 	bl	8001ca4 <S2LP_WriteReg>

  S2LP_WriteReg(MOD0_ADDR, uFDevM, NULL);
 8002a0c:	7cfb      	ldrb	r3, [r7, #19]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	4619      	mov	r1, r3
 8002a12:	2012      	movs	r0, #18
 8002a14:	f7ff f946 	bl	8001ca4 <S2LP_WriteReg>
  S2LP_WriteReg(MOD1_ADDR, uFDevE, NULL);
 8002a18:	7cbb      	ldrb	r3, [r7, #18]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	2011      	movs	r0, #17
 8002a20:	f7ff f940 	bl	8001ca4 <S2LP_WriteReg>
}
 8002a24:	bf00      	nop
 8002a26:	3718      	adds	r7, #24
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <S2LP_SetPALeveldBm>:

void S2LP_SetPALeveldBm(int32_t lPowerdBm)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  uint8_t paLevelValue;
  if(lPowerdBm> 14)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2b0e      	cmp	r3, #14
 8002a38:	dd02      	ble.n	8002a40 <S2LP_SetPALeveldBm+0x14>
  {
    paLevelValue = 1;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	73fb      	strb	r3, [r7, #15]
 8002a3e:	e006      	b.n	8002a4e <S2LP_SetPALeveldBm+0x22>
  }
  else {
    paLevelValue = (uint8_t)((int32_t)29-2*lPowerdBm);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	005b      	lsls	r3, r3, #1
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	f1c3 031d 	rsb	r3, r3, #29
 8002a4c:	73fb      	strb	r3, [r7, #15]
  }

  S2LP_WriteReg(PA_POWER0_ADDR, 0, NULL);
 8002a4e:	2200      	movs	r2, #0
 8002a50:	2100      	movs	r1, #0
 8002a52:	2062      	movs	r0, #98	@ 0x62
 8002a54:	f7ff f926 	bl	8001ca4 <S2LP_WriteReg>
  S2LP_WriteReg(PA_CONFIG1_ADDR+1, 0, NULL); // disable degeneration mode
 8002a58:	2200      	movs	r2, #0
 8002a5a:	2100      	movs	r1, #0
 8002a5c:	2064      	movs	r0, #100	@ 0x64
 8002a5e:	f7ff f921 	bl	8001ca4 <S2LP_WriteReg>
  S2LP_WriteReg(PA_CONFIG1_ADDR, 0, NULL); // disable Tx Bessel FIR
 8002a62:	2200      	movs	r2, #0
 8002a64:	2100      	movs	r1, #0
 8002a66:	2063      	movs	r0, #99	@ 0x63
 8002a68:	f7ff f91c 	bl	8001ca4 <S2LP_WriteReg>
  S2LP_WriteReg(PA_POWER1_ADDR, paLevelValue, NULL);
 8002a6c:	7bfb      	ldrb	r3, [r7, #15]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	4619      	mov	r1, r3
 8002a72:	2061      	movs	r0, #97	@ 0x61
 8002a74:	f7ff f916 	bl	8001ca4 <S2LP_WriteReg>
}
 8002a78:	bf00      	nop
 8002a7a:	3710      	adds	r7, #16
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <S2LP_Init>:

	return HAL_OK;
}

HAL_StatusTypeDef S2LP_Init(SPI_HandleTypeDef *spi_handle)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b086      	sub	sp, #24
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
	gSPI = spi_handle;
 8002a88:	4a44      	ldr	r2, [pc, #272]	@ (8002b9c <S2LP_Init+0x11c>)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6013      	str	r3, [r2, #0]
	uint32_t ncycles_start = HAL_RCC_GetHCLKFreq()/9600;
 8002a8e:	f002 fc09 	bl	80052a4 <HAL_RCC_GetHCLKFreq>
 8002a92:	4603      	mov	r3, r0
 8002a94:	4a42      	ldr	r2, [pc, #264]	@ (8002ba0 <S2LP_Init+0x120>)
 8002a96:	fba2 2303 	umull	r2, r3, r2, r3
 8002a9a:	0a9b      	lsrs	r3, r3, #10
 8002a9c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8002a9e:	b672      	cpsid	i
}
 8002aa0:	bf00      	nop

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_SDN_GPIO_Port, RADIO_SDN_Pin, GPIO_PIN_RESET); // Power up S2LP
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002aa8:	483e      	ldr	r0, [pc, #248]	@ (8002ba4 <S2LP_Init+0x124>)
 8002aaa:	f001 fee5 	bl	8004878 <HAL_GPIO_WritePin>
	for(uint32_t i=0; i < ncycles_start; i++) // Wait for S2LP to start
 8002aae:	2300      	movs	r3, #0
 8002ab0:	617b      	str	r3, [r7, #20]
 8002ab2:	e003      	b.n	8002abc <S2LP_Init+0x3c>
		asm volatile("nop");
 8002ab4:	bf00      	nop
	for(uint32_t i=0; i < ncycles_start; i++) // Wait for S2LP to start
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	3301      	adds	r3, #1
 8002aba:	617b      	str	r3, [r7, #20]
 8002abc:	697a      	ldr	r2, [r7, #20]
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d3f7      	bcc.n	8002ab4 <S2LP_Init+0x34>
  __ASM volatile ("cpsie i" : : : "memory");
 8002ac4:	b662      	cpsie	i
}
 8002ac6:	bf00      	nop
	__enable_irq();

	S2LP_WriteReg(GPIO0_CONF_ADDR, 3, NULL); // Set GPIO as interrupt line
 8002ac8:	2200      	movs	r2, #0
 8002aca:	2103      	movs	r1, #3
 8002acc:	2000      	movs	r0, #0
 8002ace:	f7ff f8e9 	bl	8001ca4 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK0_ADDR, 0x80 | 0x20 | 0x04, NULL); // Enable "Tx Data sent" and "TX FIFO almost full" interrupts
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	21a4      	movs	r1, #164	@ 0xa4
 8002ad6:	2053      	movs	r0, #83	@ 0x53
 8002ad8:	f7ff f8e4 	bl	8001ca4 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK1_ADDR, 0x01, NULL); // Enable "TX FIFO almost empty" interrupt
 8002adc:	2200      	movs	r2, #0
 8002ade:	2101      	movs	r1, #1
 8002ae0:	2052      	movs	r0, #82	@ 0x52
 8002ae2:	f7ff f8df 	bl	8001ca4 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK2_ADDR, 0x00, NULL);
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	2100      	movs	r1, #0
 8002aea:	2051      	movs	r0, #81	@ 0x51
 8002aec:	f7ff f8da 	bl	8001ca4 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK3_ADDR, 0x00, NULL);
 8002af0:	2200      	movs	r2, #0
 8002af2:	2100      	movs	r1, #0
 8002af4:	2050      	movs	r0, #80	@ 0x50
 8002af6:	f7ff f8d5 	bl	8001ca4 <S2LP_WriteReg>
	S2LP_WriteReg(FIFO_CONFIG0_ADDR, FIFO_EMPTY_THRESH * FIFO_CHUNK_SIZE, NULL);
 8002afa:	2200      	movs	r2, #0
 8002afc:	2120      	movs	r1, #32
 8002afe:	203f      	movs	r0, #63	@ 0x3f
 8002b00:	f7ff f8d0 	bl	8001ca4 <S2LP_WriteReg>

	// Change sync word bytes
	S2LP_WriteReg(SYNC3_ADDR, 0xB7, NULL);
 8002b04:	2200      	movs	r2, #0
 8002b06:	21b7      	movs	r1, #183	@ 0xb7
 8002b08:	2033      	movs	r0, #51	@ 0x33
 8002b0a:	f7ff f8cb 	bl	8001ca4 <S2LP_WriteReg>
	S2LP_WriteReg(SYNC2_ADDR, 0x54, NULL);
 8002b0e:	2200      	movs	r2, #0
 8002b10:	2154      	movs	r1, #84	@ 0x54
 8002b12:	2034      	movs	r0, #52	@ 0x34
 8002b14:	f7ff f8c6 	bl	8001ca4 <S2LP_WriteReg>
	S2LP_WriteReg(SYNC1_ADDR, 0x2A, NULL);
 8002b18:	2200      	movs	r2, #0
 8002b1a:	212a      	movs	r1, #42	@ 0x2a
 8002b1c:	2035      	movs	r0, #53	@ 0x35
 8002b1e:	f7ff f8c1 	bl	8001ca4 <S2LP_WriteReg>
	S2LP_WriteReg(SYNC0_ADDR, 0x3E, NULL);
 8002b22:	2200      	movs	r2, #0
 8002b24:	213e      	movs	r1, #62	@ 0x3e
 8002b26:	2036      	movs	r0, #54	@ 0x36
 8002b28:	f7ff f8bc 	bl	8001ca4 <S2LP_WriteReg>

	// PLL and PA configuration
	S2LP_PLLConf(BASE_FREQ);
 8002b2c:	481e      	ldr	r0, [pc, #120]	@ (8002ba8 <S2LP_Init+0x128>)
 8002b2e:	f7ff fa8f 	bl	8002050 <S2LP_PLLConf>
	S2LP_SetPALeveldBm(PA_LEVEL);
 8002b32:	2000      	movs	r0, #0
 8002b34:	f7ff ff7a 	bl	8002a2c <S2LP_SetPALeveldBm>

	// Modulation and packet configuration
	S2LP_SetModulation(MOD_2FSK, DATARATE, FREQDEV);
 8002b38:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8002b3c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8002b40:	2000      	movs	r0, #0
 8002b42:	f7ff ff33 	bl	80029ac <S2LP_SetModulation>
	S2LP_WriteReg(PCKTCTRL1_ADDR, 0x20, NULL); // No whitening, CRC with poly 0x07
 8002b46:	2200      	movs	r2, #0
 8002b48:	2120      	movs	r1, #32
 8002b4a:	2030      	movs	r0, #48	@ 0x30
 8002b4c:	f7ff f8aa 	bl	8001ca4 <S2LP_WriteReg>
	S2LP_WriteReg(PCKTCTRL3_ADDR, 0x00, NULL); // Enable basic packet structure
 8002b50:	2200      	movs	r2, #0
 8002b52:	2100      	movs	r1, #0
 8002b54:	202e      	movs	r0, #46	@ 0x2e
 8002b56:	f7ff f8a5 	bl	8001ca4 <S2LP_WriteReg>

	S2LPStatus radio_status;
	uint8_t rco_conf;
	HAL_StatusTypeDef err = S2LP_ReadReg(XO_RCO_CONF1_ADDR, &rco_conf, &radio_status); // fetch radio state
 8002b5a:	f107 020c 	add.w	r2, r7, #12
 8002b5e:	f107 030b 	add.w	r3, r7, #11
 8002b62:	4619      	mov	r1, r3
 8002b64:	206c      	movs	r0, #108	@ 0x6c
 8002b66:	f7ff f85f 	bl	8001c28 <S2LP_ReadReg>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	73fb      	strb	r3, [r7, #15]
	if (err) {
 8002b6e:	7bfb      	ldrb	r3, [r7, #15]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d001      	beq.n	8002b78 <S2LP_Init+0xf8>
		return err;
 8002b74:	7bfb      	ldrb	r3, [r7, #15]
 8002b76:	e00d      	b.n	8002b94 <S2LP_Init+0x114>
	} else if (rco_conf != 0x45) {
 8002b78:	7afb      	ldrb	r3, [r7, #11]
 8002b7a:	2b45      	cmp	r3, #69	@ 0x45
 8002b7c:	d001      	beq.n	8002b82 <S2LP_Init+0x102>
		DEBUG_PRINT("[S2LP] Error: XO_RCO_CONF1 register is invalid (0x%X instead of 0x45), faulty SPI bus?\r\n", rco_conf);
		return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e008      	b.n	8002b94 <S2LP_Init+0x114>
	}

	if (radio_status.MC_STATE != MC_STATE_READY) {
 8002b82:	7b7b      	ldrb	r3, [r7, #13]
 8002b84:	f023 0301 	bic.w	r3, r3, #1
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d001      	beq.n	8002b92 <S2LP_Init+0x112>
		DEBUG_PRINT("[S2LP] Error: radio is not ready after initialization\r\n");
		return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e000      	b.n	8002b94 <S2LP_Init+0x114>
	}

	return HAL_OK;
 8002b92:	2300      	movs	r3, #0
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3718      	adds	r7, #24
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	20001554 	.word	0x20001554
 8002ba0:	1b4e81b5 	.word	0x1b4e81b5
 8002ba4:	48001400 	.word	0x48001400
 8002ba8:	33611380 	.word	0x33611380

08002bac <S2LP_IRQ_Handler>:

void S2LP_IRQ_Handler(void)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
	uint8_t irq_status1, irq_status0;
	S2LP_ReadReg(IRQ_STATUS1_ADDR, &irq_status1, NULL);
 8002bb2:	1dfb      	adds	r3, r7, #7
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	20fc      	movs	r0, #252	@ 0xfc
 8002bba:	f7ff f835 	bl	8001c28 <S2LP_ReadReg>
	S2LP_ReadReg(IRQ_STATUS0_ADDR, &irq_status0, NULL);
 8002bbe:	1dbb      	adds	r3, r7, #6
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	20fd      	movs	r0, #253	@ 0xfd
 8002bc6:	f7ff f82f 	bl	8001c28 <S2LP_ReadReg>

	if (irq_status1 & 0x01) // TX FIFO almost empty
 8002bca:	79fb      	ldrb	r3, [r7, #7]
 8002bcc:	f003 0301 	and.w	r3, r3, #1
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d002      	beq.n	8002bda <S2LP_IRQ_Handler+0x2e>
		fifo_almost_empty = 1;
 8002bd4:	4b0b      	ldr	r3, [pc, #44]	@ (8002c04 <S2LP_IRQ_Handler+0x58>)
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	701a      	strb	r2, [r3, #0]

	if (irq_status0 & 0x20) // TX/RX FIFO underflow or overflow
 8002bda:	79bb      	ldrb	r3, [r7, #6]
 8002bdc:	f003 0320 	and.w	r3, r3, #32
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d002      	beq.n	8002bea <S2LP_IRQ_Handler+0x3e>
		underflow = 1;
 8002be4:	4b08      	ldr	r3, [pc, #32]	@ (8002c08 <S2LP_IRQ_Handler+0x5c>)
 8002be6:	2201      	movs	r2, #1
 8002be8:	701a      	strb	r2, [r3, #0]

	if (irq_status0 & 0x04) // Packet transmitted
 8002bea:	79bb      	ldrb	r3, [r7, #6]
 8002bec:	f003 0304 	and.w	r3, r3, #4
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d002      	beq.n	8002bfa <S2LP_IRQ_Handler+0x4e>
		packet_sent = 1;
 8002bf4:	4b05      	ldr	r3, [pc, #20]	@ (8002c0c <S2LP_IRQ_Handler+0x60>)
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	701a      	strb	r2, [r3, #0]
}
 8002bfa:	bf00      	nop
 8002bfc:	3708      	adds	r7, #8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	20001551 	.word	0x20001551
 8002c08:	20001552 	.word	0x20001552
 8002c0c:	20001550 	.word	0x20001550

08002c10 <Spectrogram_Format>:
q15_t buf_fft[2*SAMPLES_PER_MELVEC  ]; // Double size (real|imag) buffer needed for arm_rfft_q15
q15_t buf_tmp[  SAMPLES_PER_MELVEC/2]; // Intermediate buffer for arm_mat_mult_fast_q15

// Convert 12-bit DC ADC samples to Q1.15 fixed point signal and remove DC component
void Spectrogram_Format(q15_t *buf)
{
 8002c10:	b510      	push	{r4, lr}
 8002c12:	4604      	mov	r4, r0
	start_cycle_count();
 8002c14:	f000 fa1a 	bl	800304c <start_cycle_count>
	// That way, the value of buf[i] is in [0 , 2**15 - 1]

	// /!\ When multiplying/dividing by a power 2, always prefer shifting left/right instead, ARM instructions to do so are more efficient.
	// Here we should shift left by 3.

	arm_shift_q15(buf, 3, buf, SAMPLES_PER_MELVEC);
 8002c18:	4622      	mov	r2, r4
 8002c1a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002c1e:	2103      	movs	r1, #3
 8002c20:	4620      	mov	r0, r4
 8002c22:	f004 f895 	bl	8006d50 <arm_shift_q15>
	stop_cycle_count("0.1");
 8002c26:	4808      	ldr	r0, [pc, #32]	@ (8002c48 <Spectrogram_Format+0x38>)
 8002c28:	f000 fa12 	bl	8003050 <stop_cycle_count>
	start_cycle_count();
 8002c2c:	f000 fa0e 	bl	800304c <start_cycle_count>

	// Since we use a signed representation, we should now center the value around zero, we can do this by substracting 2**14.
	// Now the value of buf[i] is in [-2**14 , 2**14 - 1]

	q15_t offset = -(1 << 14);
	arm_offset_q15(buf, offset, buf, SAMPLES_PER_MELVEC);
 8002c30:	4620      	mov	r0, r4
 8002c32:	4622      	mov	r2, r4
 8002c34:	4905      	ldr	r1, [pc, #20]	@ (8002c4c <Spectrogram_Format+0x3c>)
 8002c36:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002c3a:	f004 f91b 	bl	8006e74 <arm_offset_q15>

//	for(uint16_t i=0; i < SAMPLES_PER_MELVEC; i++) { // Remove DC component
//		buf[i] -= (1 << 14);
//	}
	stop_cycle_count("0.2");
}
 8002c3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	stop_cycle_count("0.2");
 8002c42:	4803      	ldr	r0, [pc, #12]	@ (8002c50 <Spectrogram_Format+0x40>)
 8002c44:	f000 ba04 	b.w	8003050 <stop_cycle_count>
 8002c48:	0800a3f8 	.word	0x0800a3f8
 8002c4c:	ffffc000 	.word	0xffffc000
 8002c50:	0800a3fc 	.word	0x0800a3fc

08002c54 <Spectrogram_Compute>:
    }
}

// Compute spectrogram of samples and transform into MEL vectors.
void Spectrogram_Compute(q15_t *samples, q15_t *melvec)
{
 8002c54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c58:	4604      	mov	r4, r0
 8002c5a:	b08a      	sub	sp, #40	@ 0x28
 8002c5c:	460d      	mov	r5, r1
	start_cycle_count();
 8002c5e:	f000 f9f5 	bl	800304c <start_cycle_count>
	// STEP 1  : Windowing of input samples
	//           --> Pointwise product
	//           Complexity: O(N)
	//           Number of cycles: < >
	arm_mult_q15(samples, hamming_window, buf, SAMPLES_PER_MELVEC);
 8002c62:	4a43      	ldr	r2, [pc, #268]	@ (8002d70 <Spectrogram_Compute+0x11c>)
 8002c64:	4943      	ldr	r1, [pc, #268]	@ (8002d74 <Spectrogram_Compute+0x120>)
 8002c66:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002c6a:	4620      	mov	r0, r4
 8002c6c:	f004 f936 	bl	8006edc <arm_mult_q15>
	stop_cycle_count("1");
 8002c70:	4841      	ldr	r0, [pc, #260]	@ (8002d78 <Spectrogram_Compute+0x124>)
 8002c72:	4c42      	ldr	r4, [pc, #264]	@ (8002d7c <Spectrogram_Compute+0x128>)
 8002c74:	f000 f9ec 	bl	8003050 <stop_cycle_count>
	start_cycle_count();
 8002c78:	f000 f9e8 	bl	800304c <start_cycle_count>
	//           Number of cycles: < >

	// Since the FFT is a recursive algorithm, the values are rescaled in the function to ensure that overflow cannot happen.
	arm_rfft_instance_q15 rfft_inst;

	arm_rfft_init_q15(&rfft_inst, SAMPLES_PER_MELVEC, 0, 1);
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	2200      	movs	r2, #0
 8002c80:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002c84:	a804      	add	r0, sp, #16
 8002c86:	f003 ff3d 	bl	8006b04 <arm_rfft_init_q15>

	arm_rfft_q15(&rfft_inst, buf, buf_fft);
 8002c8a:	4a3d      	ldr	r2, [pc, #244]	@ (8002d80 <Spectrogram_Compute+0x12c>)
 8002c8c:	4938      	ldr	r1, [pc, #224]	@ (8002d70 <Spectrogram_Compute+0x11c>)
 8002c8e:	a804      	add	r0, sp, #16
 8002c90:	f003 febc 	bl	8006a0c <arm_rfft_q15>
	stop_cycle_count("2");
 8002c94:	483b      	ldr	r0, [pc, #236]	@ (8002d84 <Spectrogram_Compute+0x130>)
 8002c96:	f000 f9db 	bl	8003050 <stop_cycle_count>
	start_cycle_count();
 8002c9a:	f000 f9d7 	bl	800304c <start_cycle_count>
	// STEP 3.1: Find the extremum value (maximum of absolute values)
	//           Complexity: O(N)
	//           Number of cycles: < >

	q15_t vmax;
	uint32_t pIndex=0;
 8002c9e:	2100      	movs	r1, #0

	arm_absmax_q15(buf_fft, SAMPLES_PER_MELVEC, &vmax, &pIndex);
 8002ca0:	f10d 0202 	add.w	r2, sp, #2
 8002ca4:	ab01      	add	r3, sp, #4
 8002ca6:	4836      	ldr	r0, [pc, #216]	@ (8002d80 <Spectrogram_Compute+0x12c>)
	uint32_t pIndex=0;
 8002ca8:	9101      	str	r1, [sp, #4]
	arm_absmax_q15(buf_fft, SAMPLES_PER_MELVEC, &vmax, &pIndex);
 8002caa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002cae:	f7fe fb9f 	bl	80013f0 <arm_absmax_q15>
	stop_cycle_count("3.1");
 8002cb2:	4835      	ldr	r0, [pc, #212]	@ (8002d88 <Spectrogram_Compute+0x134>)
 8002cb4:	f000 f9cc 	bl	8003050 <stop_cycle_count>
	start_cycle_count();
 8002cb8:	f000 f9c8 	bl	800304c <start_cycle_count>
	// STEP 3.2: Normalize the vector - Dynamic range increase
	//           Complexity: O(N)
	//           Number of cycles: < >

	for (int i=0; i < SAMPLES_PER_MELVEC; i++) // We don't use the second half of the symmetric spectrum
 8002cbc:	4a33      	ldr	r2, [pc, #204]	@ (8002d8c <Spectrogram_Compute+0x138>)
	{
		buf[i] = (q15_t) (((q31_t) buf_fft[i] << 15) /((q31_t)vmax));
 8002cbe:	f9bd c002 	ldrsh.w	ip, [sp, #2]
 8002cc2:	f502 6080 	add.w	r0, r2, #1024	@ 0x400
 8002cc6:	4621      	mov	r1, r4
 8002cc8:	f932 3f02 	ldrsh.w	r3, [r2, #2]!
	for (int i=0; i < SAMPLES_PER_MELVEC; i++) // We don't use the second half of the symmetric spectrum
 8002ccc:	4290      	cmp	r0, r2
		buf[i] = (q15_t) (((q31_t) buf_fft[i] << 15) /((q31_t)vmax));
 8002cce:	ea4f 33c3 	mov.w	r3, r3, lsl #15
 8002cd2:	fb93 f3fc 	sdiv	r3, r3, ip
 8002cd6:	f821 3f02 	strh.w	r3, [r1, #2]!
	for (int i=0; i < SAMPLES_PER_MELVEC; i++) // We don't use the second half of the symmetric spectrum
 8002cda:	d1f5      	bne.n	8002cc8 <Spectrogram_Compute+0x74>
	}
	stop_cycle_count("3.2");
 8002cdc:	482c      	ldr	r0, [pc, #176]	@ (8002d90 <Spectrogram_Compute+0x13c>)
 8002cde:	f000 f9b7 	bl	8003050 <stop_cycle_count>
	start_cycle_count();
 8002ce2:	f000 f9b3 	bl	800304c <start_cycle_count>
	// STEP 3.3: Compute the complex magnitude
	//           --> The output buffer is now two times smaller because (real|imag) --> (mag)
	//           Complexity: O(N)
	//           Number of cycles: < >

	arm_cmplx_mag_q15(buf, buf, SAMPLES_PER_MELVEC/2);
 8002ce6:	4922      	ldr	r1, [pc, #136]	@ (8002d70 <Spectrogram_Compute+0x11c>)
 8002ce8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002cec:	4608      	mov	r0, r1
 8002cee:	f003 ff85 	bl	8006bfc <arm_cmplx_mag_q15>
	stop_cycle_count("3.3");
 8002cf2:	4828      	ldr	r0, [pc, #160]	@ (8002d94 <Spectrogram_Compute+0x140>)
 8002cf4:	f000 f9ac 	bl	8003050 <stop_cycle_count>
	start_cycle_count();
 8002cf8:	f000 f9a8 	bl	800304c <start_cycle_count>
	// STEP 3.4: Denormalize the vector
	//           Complexity: O(N)
	//           Number of cycles: < >

	for (int i=0; i < SAMPLES_PER_MELVEC/2; i++)
 8002cfc:	4926      	ldr	r1, [pc, #152]	@ (8002d98 <Spectrogram_Compute+0x144>)
	{
		buf[i] = (q15_t) ((((q31_t) buf[i]) * ((q31_t) vmax) ) >> 15 );
 8002cfe:	f9bd 2002 	ldrsh.w	r2, [sp, #2]
 8002d02:	f834 3f02 	ldrh.w	r3, [r4, #2]!
 8002d06:	fb13 f302 	smulbb	r3, r3, r2
 8002d0a:	13db      	asrs	r3, r3, #15
	for (int i=0; i < SAMPLES_PER_MELVEC/2; i++)
 8002d0c:	42a1      	cmp	r1, r4
		buf[i] = (q15_t) ((((q31_t) buf[i]) * ((q31_t) vmax) ) >> 15 );
 8002d0e:	8023      	strh	r3, [r4, #0]
	for (int i=0; i < SAMPLES_PER_MELVEC/2; i++)
 8002d10:	d1f7      	bne.n	8002d02 <Spectrogram_Compute+0xae>
	}
	stop_cycle_count("3.4");
 8002d12:	4822      	ldr	r0, [pc, #136]	@ (8002d9c <Spectrogram_Compute+0x148>)
 8002d14:	4f22      	ldr	r7, [pc, #136]	@ (8002da0 <Spectrogram_Compute+0x14c>)
 8002d16:	4e23      	ldr	r6, [pc, #140]	@ (8002da4 <Spectrogram_Compute+0x150>)
 8002d18:	f8df a090 	ldr.w	sl, [pc, #144]	@ 8002dac <Spectrogram_Compute+0x158>
 8002d1c:	f8df 9050 	ldr.w	r9, [pc, #80]	@ 8002d70 <Spectrogram_Compute+0x11c>
 8002d20:	f8df 808c 	ldr.w	r8, [pc, #140]	@ 8002db0 <Spectrogram_Compute+0x15c>
 8002d24:	f000 f994 	bl	8003050 <stop_cycle_count>
	start_cycle_count();
 8002d28:	f000 f990 	bl	800304c <start_cycle_count>

	//Sparse_Compute(&hz2mel_mat, &zero_index, &buf, &melvec);

	q63_t result;
	q15_t result_q15;
	for(int i = 0; i < MELVEC_LENGTH; i++){
 8002d2c:	3d02      	subs	r5, #2
 8002d2e:	2400      	movs	r4, #0
		arm_dot_prod_q15(&new_hz2mel_mat[new_starts[i]], &buf[zero_index[2*i]], new_lengths[i], &result);
 8002d30:	f93a 1024 	ldrsh.w	r1, [sl, r4, lsl #2]
 8002d34:	f937 0b02 	ldrsh.w	r0, [r7], #2
 8002d38:	f936 2b02 	ldrsh.w	r2, [r6], #2
 8002d3c:	ab02      	add	r3, sp, #8
 8002d3e:	eb09 0141 	add.w	r1, r9, r1, lsl #1
 8002d42:	eb08 0040 	add.w	r0, r8, r0, lsl #1
 8002d46:	f004 f927 	bl	8006f98 <arm_dot_prod_q15>
		result_q15 = (q15_t)__SSAT((result >> 15), 16);
 8002d4a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
	for(int i = 0; i < MELVEC_LENGTH; i++){
 8002d4e:	3401      	adds	r4, #1
		result_q15 = (q15_t)__SSAT((result >> 15), 16);
 8002d50:	0bdb      	lsrs	r3, r3, #15
	for(int i = 0; i < MELVEC_LENGTH; i++){
 8002d52:	2c0c      	cmp	r4, #12
		result_q15 = (q15_t)__SSAT((result >> 15), 16);
 8002d54:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8002d58:	f303 030f 	ssat	r3, #16, r3
 8002d5c:	f825 3f02 	strh.w	r3, [r5, #2]!
	for(int i = 0; i < MELVEC_LENGTH; i++){
 8002d60:	d1e6      	bne.n	8002d30 <Spectrogram_Compute+0xdc>
		melvec[i] = result_q15;
	}

	stop_cycle_count("4");
 8002d62:	4811      	ldr	r0, [pc, #68]	@ (8002da8 <Spectrogram_Compute+0x154>)
 8002d64:	f000 f974 	bl	8003050 <stop_cycle_count>
}
 8002d68:	b00a      	add	sp, #40	@ 0x28
 8002d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d6e:	bf00      	nop
 8002d70:	20001d58 	.word	0x20001d58
 8002d74:	20000000 	.word	0x20000000
 8002d78:	0800a400 	.word	0x0800a400
 8002d7c:	20001d56 	.word	0x20001d56
 8002d80:	20001558 	.word	0x20001558
 8002d84:	0800a404 	.word	0x0800a404
 8002d88:	0800a408 	.word	0x0800a408
 8002d8c:	20001556 	.word	0x20001556
 8002d90:	0800a40c 	.word	0x0800a40c
 8002d94:	0800a410 	.word	0x0800a410
 8002d98:	20001f56 	.word	0x20001f56
 8002d9c:	0800a414 	.word	0x0800a414
 8002da0:	20000400 	.word	0x20000400
 8002da4:	20000428 	.word	0x20000428
 8002da8:	0800a418 	.word	0x0800a418
 8002dac:	20000804 	.word	0x20000804
 8002db0:	20000450 	.word	0x20000450

08002db4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002db4:	b510      	push	{r4, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002db6:	4810      	ldr	r0, [pc, #64]	@ (8002df8 <MX_SPI1_Init+0x44>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002db8:	4c10      	ldr	r4, [pc, #64]	@ (8002dfc <MX_SPI1_Init+0x48>)
 8002dba:	f44f 7182 	mov.w	r1, #260	@ 0x104
 8002dbe:	e9c0 4100 	strd	r4, r1, [r0]
 8002dc2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	2208      	movs	r2, #8
 8002dca:	f44f 64e0 	mov.w	r4, #1792	@ 0x700
 8002dce:	6181      	str	r1, [r0, #24]
 8002dd0:	2107      	movs	r1, #7
 8002dd2:	e9c0 3402 	strd	r3, r4, [r0, #8]
 8002dd6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002dda:	e9c0 2307 	strd	r2, r3, [r0, #28]
 8002dde:	e9c0 3309 	strd	r3, r3, [r0, #36]	@ 0x24
 8002de2:	e9c0 130b 	strd	r1, r3, [r0, #44]	@ 0x2c
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 7;
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002de6:	6342      	str	r2, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002de8:	f002 feaa 	bl	8005b40 <HAL_SPI_Init>
 8002dec:	b900      	cbnz	r0, 8002df0 <MX_SPI1_Init+0x3c>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002dee:	bd10      	pop	{r4, pc}
 8002df0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8002df4:	f7fe bd32 	b.w	800185c <Error_Handler>
 8002df8:	20002158 	.word	0x20002158
 8002dfc:	40013000 	.word	0x40013000

08002e00 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002e00:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI1)
 8002e02:	4b22      	ldr	r3, [pc, #136]	@ (8002e8c <HAL_SPI_MspInit+0x8c>)
 8002e04:	6802      	ldr	r2, [r0, #0]
{
 8002e06:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e08:	2400      	movs	r4, #0
  if(spiHandle->Instance==SPI1)
 8002e0a:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e0c:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8002e10:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8002e14:	9408      	str	r4, [sp, #32]
  if(spiHandle->Instance==SPI1)
 8002e16:	d001      	beq.n	8002e1c <HAL_SPI_MspInit+0x1c>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002e18:	b00a      	add	sp, #40	@ 0x28
 8002e1a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e1c:	f503 4360 	add.w	r3, r3, #57344	@ 0xe000
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e20:	2603      	movs	r6, #3
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e22:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e24:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002e28:	661a      	str	r2, [r3, #96]	@ 0x60
 8002e2a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e2c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002e30:	9201      	str	r2, [sp, #4]
 8002e32:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e34:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e36:	f042 0201 	orr.w	r2, r2, #1
 8002e3a:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002e3c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e3e:	f002 0201 	and.w	r2, r2, #1
 8002e42:	9202      	str	r2, [sp, #8]
 8002e44:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002e46:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e48:	f042 0210 	orr.w	r2, r2, #16
 8002e4c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002e4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e50:	f003 0310 	and.w	r3, r3, #16
 8002e54:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002e56:	22c0      	movs	r2, #192	@ 0xc0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e58:	2505      	movs	r5, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e5a:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002e5c:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002e62:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e66:	e9cd 6507 	strd	r6, r5, [sp, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002e6a:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e6c:	f001 fb28 	bl	80044c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002e70:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002e74:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e76:	4806      	ldr	r0, [pc, #24]	@ (8002e90 <HAL_SPI_MspInit+0x90>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002e78:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e7a:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e7c:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e7e:	e9cd 4606 	strd	r4, r6, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e82:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e84:	f001 fb1c 	bl	80044c0 <HAL_GPIO_Init>
}
 8002e88:	b00a      	add	sp, #40	@ 0x28
 8002e8a:	bd70      	pop	{r4, r5, r6, pc}
 8002e8c:	40013000 	.word	0x40013000
 8002e90:	48001000 	.word	0x48001000

08002e94 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e94:	4b0a      	ldr	r3, [pc, #40]	@ (8002ec0 <HAL_MspInit+0x2c>)
 8002e96:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e98:	f042 0201 	orr.w	r2, r2, #1
{
 8002e9c:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e9e:	661a      	str	r2, [r3, #96]	@ 0x60
 8002ea0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002ea2:	f002 0201 	and.w	r2, r2, #1
 8002ea6:	9200      	str	r2, [sp, #0]
 8002ea8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002eaa:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002eac:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002eb0:	659a      	str	r2, [r3, #88]	@ 0x58
 8002eb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eb8:	9301      	str	r3, [sp, #4]
 8002eba:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ebc:	b002      	add	sp, #8
 8002ebe:	4770      	bx	lr
 8002ec0:	40021000 	.word	0x40021000

08002ec4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ec4:	e7fe      	b.n	8002ec4 <NMI_Handler>
 8002ec6:	bf00      	nop

08002ec8 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ec8:	e7fe      	b.n	8002ec8 <HardFault_Handler>
 8002eca:	bf00      	nop

08002ecc <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ecc:	e7fe      	b.n	8002ecc <MemManage_Handler>
 8002ece:	bf00      	nop

08002ed0 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ed0:	e7fe      	b.n	8002ed0 <BusFault_Handler>
 8002ed2:	bf00      	nop

08002ed4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ed4:	e7fe      	b.n	8002ed4 <UsageFault_Handler>
 8002ed6:	bf00      	nop

08002ed8 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ed8:	4770      	bx	lr
 8002eda:	bf00      	nop

08002edc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop

08002ee0 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop

08002ee4 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ee4:	f000 b916 	b.w	8003114 <HAL_IncTick>

08002ee8 <EXTI3_IRQHandler>:
  */
void EXTI3_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI3_IRQn 0 */
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RADIO_INT_Pin);
 8002ee8:	2008      	movs	r0, #8
 8002eea:	f001 bccb 	b.w	8004884 <HAL_GPIO_EXTI_IRQHandler>
 8002eee:	bf00      	nop

08002ef0 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002ef0:	4801      	ldr	r0, [pc, #4]	@ (8002ef8 <DMA1_Channel1_IRQHandler+0x8>)
 8002ef2:	f001 ba97 	b.w	8004424 <HAL_DMA_IRQHandler>
 8002ef6:	bf00      	nop
 8002ef8:	20000a44 	.word	0x20000a44

08002efc <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002efc:	4801      	ldr	r0, [pc, #4]	@ (8002f04 <TIM3_IRQHandler+0x8>)
 8002efe:	f003 ba0d 	b.w	800631c <HAL_TIM_IRQHandler>
 8002f02:	bf00      	nop
 8002f04:	200021c0 	.word	0x200021c0

08002f08 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002f08:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002f0c:	f001 bcba 	b.w	8004884 <HAL_GPIO_EXTI_IRQHandler>

08002f10 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f10:	490c      	ldr	r1, [pc, #48]	@ (8002f44 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f12:	4a0d      	ldr	r2, [pc, #52]	@ (8002f48 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8002f14:	680b      	ldr	r3, [r1, #0]
{
 8002f16:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f18:	4c0c      	ldr	r4, [pc, #48]	@ (8002f4c <_sbrk+0x3c>)
 8002f1a:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8002f1c:	b12b      	cbz	r3, 8002f2a <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f1e:	4418      	add	r0, r3
 8002f20:	4290      	cmp	r0, r2
 8002f22:	d807      	bhi.n	8002f34 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002f24:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8002f2a:	4b09      	ldr	r3, [pc, #36]	@ (8002f50 <_sbrk+0x40>)
 8002f2c:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8002f2e:	4418      	add	r0, r3
 8002f30:	4290      	cmp	r0, r2
 8002f32:	d9f7      	bls.n	8002f24 <_sbrk+0x14>
    errno = ENOMEM;
 8002f34:	f005 fb62 	bl	80085fc <__errno>
 8002f38:	230c      	movs	r3, #12
 8002f3a:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002f3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	bd10      	pop	{r4, pc}
 8002f44:	200021bc 	.word	0x200021bc
 8002f48:	20050000 	.word	0x20050000
 8002f4c:	00000400 	.word	0x00000400
 8002f50:	200023e8 	.word	0x200023e8

08002f54 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002f54:	480e      	ldr	r0, [pc, #56]	@ (8002f90 <SystemInit+0x3c>)
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002f56:	4b0f      	ldr	r3, [pc, #60]	@ (8002f94 <SystemInit+0x40>)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002f58:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 8002f5c:	f442 0270 	orr.w	r2, r2, #15728640	@ 0xf00000
 8002f60:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  RCC->CR |= RCC_CR_MSION;
 8002f64:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002f66:	2100      	movs	r1, #0
  RCC->CR |= RCC_CR_MSION;
 8002f68:	f042 0201 	orr.w	r2, r2, #1
 8002f6c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8002f6e:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	f022 52a8 	bic.w	r2, r2, #352321536	@ 0x15000000
 8002f76:	f422 2210 	bic.w	r2, r2, #589824	@ 0x90000

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002f7a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
  RCC->CR &= 0xEAF6FFFFU;
 8002f7e:	601a      	str	r2, [r3, #0]
  RCC->PLLCFGR = 0x00001000U;
 8002f80:	60d8      	str	r0, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002f88:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002f8a:	6199      	str	r1, [r3, #24]
}
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	e000ed00 	.word	0xe000ed00
 8002f94:	40021000 	.word	0x40021000

08002f98 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002f98:	b500      	push	{lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002f9a:	481a      	ldr	r0, [pc, #104]	@ (8003004 <MX_TIM3_Init+0x6c>)
 8002f9c:	4a1a      	ldr	r2, [pc, #104]	@ (8003008 <MX_TIM3_Init+0x70>)
{
 8002f9e:	b089      	sub	sp, #36	@ 0x24
  htim3.Instance = TIM3;
 8002fa0:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 48;
 8002fa2:	2230      	movs	r2, #48	@ 0x30
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002fa4:	2300      	movs	r3, #0
  htim3.Init.Prescaler = 48;
 8002fa6:	6042      	str	r2, [r0, #4]
 8002fa8:	2203      	movs	r2, #3
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002faa:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002fae:	e9cd 3306 	strd	r3, r3, [sp, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fb2:	e9cd 3301 	strd	r3, r3, [sp, #4]
  htim3.Init.Prescaler = 48;
 8002fb6:	e9c0 3202 	strd	r3, r2, [r0, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fba:	9303      	str	r3, [sp, #12]
  htim3.Init.Prescaler = 48;
 8002fbc:	6103      	str	r3, [r0, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 3;
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fbe:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002fc0:	f003 f82a 	bl	8006018 <HAL_TIM_Base_Init>
 8002fc4:	b998      	cbnz	r0, 8002fee <MX_TIM3_Init+0x56>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fc6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002fca:	480e      	ldr	r0, [pc, #56]	@ (8003004 <MX_TIM3_Init+0x6c>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fcc:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002fce:	a904      	add	r1, sp, #16
 8002fd0:	f003 f8f0 	bl	80061b4 <HAL_TIM_ConfigClockSource>
 8002fd4:	b998      	cbnz	r0, 8002ffe <MX_TIM3_Init+0x66>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002fd6:	2220      	movs	r2, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fd8:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002fda:	480a      	ldr	r0, [pc, #40]	@ (8003004 <MX_TIM3_Init+0x6c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002fdc:	9201      	str	r2, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002fde:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fe0:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002fe2:	f003 fa45 	bl	8006470 <HAL_TIMEx_MasterConfigSynchronization>
 8002fe6:	b928      	cbnz	r0, 8002ff4 <MX_TIM3_Init+0x5c>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002fe8:	b009      	add	sp, #36	@ 0x24
 8002fea:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002fee:	f7fe fc35 	bl	800185c <Error_Handler>
 8002ff2:	e7e8      	b.n	8002fc6 <MX_TIM3_Init+0x2e>
    Error_Handler();
 8002ff4:	f7fe fc32 	bl	800185c <Error_Handler>
}
 8002ff8:	b009      	add	sp, #36	@ 0x24
 8002ffa:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002ffe:	f7fe fc2d 	bl	800185c <Error_Handler>
 8003002:	e7e8      	b.n	8002fd6 <MX_TIM3_Init+0x3e>
 8003004:	200021c0 	.word	0x200021c0
 8003008:	40000400 	.word	0x40000400

0800300c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM3)
 800300c:	4b0e      	ldr	r3, [pc, #56]	@ (8003048 <HAL_TIM_Base_MspInit+0x3c>)
 800300e:	6802      	ldr	r2, [r0, #0]
 8003010:	429a      	cmp	r2, r3
 8003012:	d000      	beq.n	8003016 <HAL_TIM_Base_MspInit+0xa>
 8003014:	4770      	bx	lr
{
 8003016:	b500      	push	{lr}
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003018:	f503 3303 	add.w	r3, r3, #134144	@ 0x20c00
{
 800301c:	b083      	sub	sp, #12
    __HAL_RCC_TIM3_CLK_ENABLE();
 800301e:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8003020:	f040 0002 	orr.w	r0, r0, #2
 8003024:	6598      	str	r0, [r3, #88]	@ 0x58
 8003026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003028:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 800302a:	f003 0302 	and.w	r3, r3, #2
 800302e:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003030:	4611      	mov	r1, r2
 8003032:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003034:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003036:	f000 fee3 	bl	8003e00 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800303a:	201d      	movs	r0, #29
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800303c:	b003      	add	sp, #12
 800303e:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003042:	f000 bf19 	b.w	8003e78 <HAL_NVIC_EnableIRQ>
 8003046:	bf00      	nop
 8003048:	40000400 	.word	0x40000400

0800304c <start_cycle_count>:
	printf(" %lu cycles.\r\n", res);
}

#else

void start_cycle_count() {}
 800304c:	4770      	bx	lr
 800304e:	bf00      	nop

08003050 <stop_cycle_count>:
void stop_cycle_count(char *s) {}
 8003050:	4770      	bx	lr
 8003052:	bf00      	nop

08003054 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003054:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800308c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003058:	f7ff ff7c 	bl	8002f54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800305c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800305e:	e003      	b.n	8003068 <LoopCopyDataInit>

08003060 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003060:	4b0b      	ldr	r3, [pc, #44]	@ (8003090 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003062:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003064:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003066:	3104      	adds	r1, #4

08003068 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003068:	480a      	ldr	r0, [pc, #40]	@ (8003094 <LoopForever+0xa>)
	ldr	r3, =_edata
 800306a:	4b0b      	ldr	r3, [pc, #44]	@ (8003098 <LoopForever+0xe>)
	adds	r2, r0, r1
 800306c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800306e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003070:	d3f6      	bcc.n	8003060 <CopyDataInit>
	ldr	r2, =_sbss
 8003072:	4a0a      	ldr	r2, [pc, #40]	@ (800309c <LoopForever+0x12>)
	b	LoopFillZerobss
 8003074:	e002      	b.n	800307c <LoopFillZerobss>

08003076 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003076:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003078:	f842 3b04 	str.w	r3, [r2], #4

0800307c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800307c:	4b08      	ldr	r3, [pc, #32]	@ (80030a0 <LoopForever+0x16>)
	cmp	r2, r3
 800307e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003080:	d3f9      	bcc.n	8003076 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003082:	f005 fac1 	bl	8008608 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003086:	f7fe fc57 	bl	8001938 <main>

0800308a <LoopForever>:

LoopForever:
    b LoopForever
 800308a:	e7fe      	b.n	800308a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800308c:	20050000 	.word	0x20050000
	ldr	r3, =_sidata
 8003090:	0801c66c 	.word	0x0801c66c
	ldr	r0, =_sdata
 8003094:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003098:	20000a28 	.word	0x20000a28
	ldr	r2, =_sbss
 800309c:	20000a28 	.word	0x20000a28
	ldr	r3, = _ebss
 80030a0:	200023e8 	.word	0x200023e8

080030a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80030a4:	e7fe      	b.n	80030a4 <ADC1_2_IRQHandler>
	...

080030a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030a8:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80030aa:	4b0f      	ldr	r3, [pc, #60]	@ (80030e8 <HAL_InitTick+0x40>)
 80030ac:	781b      	ldrb	r3, [r3, #0]
 80030ae:	b90b      	cbnz	r3, 80030b4 <HAL_InitTick+0xc>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 80030b0:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 80030b2:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80030b4:	490d      	ldr	r1, [pc, #52]	@ (80030ec <HAL_InitTick+0x44>)
 80030b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80030ba:	4605      	mov	r5, r0
 80030bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80030c0:	6808      	ldr	r0, [r1, #0]
 80030c2:	fbb0 f0f3 	udiv	r0, r0, r3
 80030c6:	f000 fee5 	bl	8003e94 <HAL_SYSTICK_Config>
 80030ca:	4604      	mov	r4, r0
 80030cc:	2800      	cmp	r0, #0
 80030ce:	d1ef      	bne.n	80030b0 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030d0:	2d0f      	cmp	r5, #15
 80030d2:	d8ed      	bhi.n	80030b0 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030d4:	4602      	mov	r2, r0
 80030d6:	4629      	mov	r1, r5
 80030d8:	f04f 30ff 	mov.w	r0, #4294967295
 80030dc:	f000 fe90 	bl	8003e00 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80030e0:	4b03      	ldr	r3, [pc, #12]	@ (80030f0 <HAL_InitTick+0x48>)
 80030e2:	4620      	mov	r0, r4
 80030e4:	601d      	str	r5, [r3, #0]
}
 80030e6:	bd38      	pop	{r3, r4, r5, pc}
 80030e8:	20000858 	.word	0x20000858
 80030ec:	20000854 	.word	0x20000854
 80030f0:	2000085c 	.word	0x2000085c

080030f4 <HAL_Init>:
{
 80030f4:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030f6:	2003      	movs	r0, #3
 80030f8:	f000 fe70 	bl	8003ddc <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80030fc:	2000      	movs	r0, #0
 80030fe:	f7ff ffd3 	bl	80030a8 <HAL_InitTick>
 8003102:	b110      	cbz	r0, 800310a <HAL_Init+0x16>
    status = HAL_ERROR;
 8003104:	2401      	movs	r4, #1
}
 8003106:	4620      	mov	r0, r4
 8003108:	bd10      	pop	{r4, pc}
 800310a:	4604      	mov	r4, r0
    HAL_MspInit();
 800310c:	f7ff fec2 	bl	8002e94 <HAL_MspInit>
}
 8003110:	4620      	mov	r0, r4
 8003112:	bd10      	pop	{r4, pc}

08003114 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8003114:	4a03      	ldr	r2, [pc, #12]	@ (8003124 <HAL_IncTick+0x10>)
 8003116:	4b04      	ldr	r3, [pc, #16]	@ (8003128 <HAL_IncTick+0x14>)
 8003118:	6811      	ldr	r1, [r2, #0]
 800311a:	781b      	ldrb	r3, [r3, #0]
 800311c:	440b      	add	r3, r1
 800311e:	6013      	str	r3, [r2, #0]
}
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	20002298 	.word	0x20002298
 8003128:	20000858 	.word	0x20000858

0800312c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800312c:	4b01      	ldr	r3, [pc, #4]	@ (8003134 <HAL_GetTick+0x8>)
 800312e:	6818      	ldr	r0, [r3, #0]
}
 8003130:	4770      	bx	lr
 8003132:	bf00      	nop
 8003134:	20002298 	.word	0x20002298

08003138 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003138:	b538      	push	{r3, r4, r5, lr}
 800313a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800313c:	f7ff fff6 	bl	800312c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003140:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8003142:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8003144:	d002      	beq.n	800314c <HAL_Delay+0x14>
  {
    wait += (uint32_t)uwTickFreq;
 8003146:	4b04      	ldr	r3, [pc, #16]	@ (8003158 <HAL_Delay+0x20>)
 8003148:	781b      	ldrb	r3, [r3, #0]
 800314a:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800314c:	f7ff ffee 	bl	800312c <HAL_GetTick>
 8003150:	1b40      	subs	r0, r0, r5
 8003152:	42a0      	cmp	r0, r4
 8003154:	d3fa      	bcc.n	800314c <HAL_Delay+0x14>
  {
  }
}
 8003156:	bd38      	pop	{r3, r4, r5, pc}
 8003158:	20000858 	.word	0x20000858

0800315c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800315c:	b530      	push	{r4, r5, lr}
 800315e:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003160:	2300      	movs	r3, #0
 8003162:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8003164:	2800      	cmp	r0, #0
 8003166:	f000 809a 	beq.w	800329e <HAL_ADC_Init+0x142>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800316a:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 800316c:	4604      	mov	r4, r0
 800316e:	2d00      	cmp	r5, #0
 8003170:	f000 809a 	beq.w	80032a8 <HAL_ADC_Init+0x14c>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003174:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003176:	6893      	ldr	r3, [r2, #8]
 8003178:	009d      	lsls	r5, r3, #2
 800317a:	d505      	bpl.n	8003188 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800317c:	6893      	ldr	r3, [r2, #8]
 800317e:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003182:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003186:	6093      	str	r3, [r2, #8]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003188:	6893      	ldr	r3, [r2, #8]
 800318a:	00d8      	lsls	r0, r3, #3
 800318c:	d419      	bmi.n	80031c2 <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800318e:	4b5b      	ldr	r3, [pc, #364]	@ (80032fc <HAL_ADC_Init+0x1a0>)
 8003190:	485b      	ldr	r0, [pc, #364]	@ (8003300 <HAL_ADC_Init+0x1a4>)
 8003192:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8003194:	6891      	ldr	r1, [r2, #8]
 8003196:	099b      	lsrs	r3, r3, #6
 8003198:	fba0 0303 	umull	r0, r3, r0, r3
 800319c:	f021 4110 	bic.w	r1, r1, #2415919104	@ 0x90000000
 80031a0:	099b      	lsrs	r3, r3, #6
 80031a2:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 80031a6:	3301      	adds	r3, #1
 80031a8:	005b      	lsls	r3, r3, #1
 80031aa:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 80031ae:	6091      	str	r1, [r2, #8]
 80031b0:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80031b2:	9b01      	ldr	r3, [sp, #4]
 80031b4:	b12b      	cbz	r3, 80031c2 <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 80031b6:	9b01      	ldr	r3, [sp, #4]
 80031b8:	3b01      	subs	r3, #1
 80031ba:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80031bc:	9b01      	ldr	r3, [sp, #4]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d1f9      	bne.n	80031b6 <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80031c2:	6893      	ldr	r3, [r2, #8]
 80031c4:	00d9      	lsls	r1, r3, #3
 80031c6:	d46d      	bmi.n	80032a4 <HAL_ADC_Init+0x148>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80031ca:	f043 0310 	orr.w	r3, r3, #16
 80031ce:	65a3      	str	r3, [r4, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031d0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80031d2:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031d4:	4303      	orrs	r3, r0
 80031d6:	65e3      	str	r3, [r4, #92]	@ 0x5c
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80031d8:	6893      	ldr	r3, [r2, #8]
 80031da:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80031de:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80031e0:	d159      	bne.n	8003296 <HAL_ADC_Init+0x13a>
 80031e2:	06db      	lsls	r3, r3, #27
 80031e4:	d457      	bmi.n	8003296 <HAL_ADC_Init+0x13a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80031e8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80031ec:	f043 0302 	orr.w	r3, r3, #2
 80031f0:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80031f2:	6893      	ldr	r3, [r2, #8]
 80031f4:	07dd      	lsls	r5, r3, #31
 80031f6:	d40b      	bmi.n	8003210 <HAL_ADC_Init+0xb4>
 80031f8:	4942      	ldr	r1, [pc, #264]	@ (8003304 <HAL_ADC_Init+0x1a8>)
 80031fa:	4b43      	ldr	r3, [pc, #268]	@ (8003308 <HAL_ADC_Init+0x1ac>)
 80031fc:	6889      	ldr	r1, [r1, #8]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f013 0f01 	tst.w	r3, #1
 8003204:	4b41      	ldr	r3, [pc, #260]	@ (800330c <HAL_ADC_Init+0x1b0>)
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	d102      	bne.n	8003210 <HAL_ADC_Init+0xb4>
 800320a:	430b      	orrs	r3, r1
 800320c:	07d9      	lsls	r1, r3, #31
 800320e:	d55e      	bpl.n	80032ce <HAL_ADC_Init+0x172>
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                 hadc->Init.Overrun                                                     |
                 hadc->Init.DataAlign                                                   |
 8003210:	68e5      	ldr	r5, [r4, #12]
 8003212:	6b63      	ldr	r3, [r4, #52]	@ 0x34
                 hadc->Init.Resolution                                                  |
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003214:	f894 1020 	ldrb.w	r1, [r4, #32]
                 hadc->Init.DataAlign                                                   |
 8003218:	432b      	orrs	r3, r5
 800321a:	68a5      	ldr	r5, [r4, #8]
 800321c:	432b      	orrs	r3, r5
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800321e:	7e65      	ldrb	r5, [r4, #25]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003220:	2901      	cmp	r1, #1
                 hadc->Init.DataAlign                                                   |
 8003222:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003226:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800322a:	d04b      	beq.n	80032c4 <HAL_ADC_Init+0x168>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800322c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800322e:	b121      	cbz	r1, 800323a <HAL_ADC_Init+0xde>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                   | hadc->Init.ExternalTrigConvEdge
 8003230:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003232:	f401 7170 	and.w	r1, r1, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8003236:	4329      	orrs	r1, r5
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003238:	430b      	orrs	r3, r1
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800323a:	68d5      	ldr	r5, [r2, #12]
 800323c:	4934      	ldr	r1, [pc, #208]	@ (8003310 <HAL_ADC_Init+0x1b4>)
 800323e:	4029      	ands	r1, r5
 8003240:	4319      	orrs	r1, r3
 8003242:	60d1      	str	r1, [r2, #12]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003244:	6893      	ldr	r3, [r2, #8]
 8003246:	071b      	lsls	r3, r3, #28
 8003248:	d416      	bmi.n	8003278 <HAL_ADC_Init+0x11c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800324a:	f894 3030 	ldrb.w	r3, [r4, #48]	@ 0x30
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800324e:	7e25      	ldrb	r5, [r4, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003250:	68d1      	ldr	r1, [r2, #12]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003252:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003254:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
 8003258:	6ce5      	ldr	r5, [r4, #76]	@ 0x4c
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800325a:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 800325e:	f021 0106 	bic.w	r1, r1, #6
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003262:	432b      	orrs	r3, r5
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003264:	430b      	orrs	r3, r1
 8003266:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003268:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 800326c:	2b01      	cmp	r3, #1
 800326e:	d036      	beq.n	80032de <HAL_ADC_Init+0x182>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003270:	6913      	ldr	r3, [r2, #16]
 8003272:	f023 0301 	bic.w	r3, r3, #1
 8003276:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003278:	6923      	ldr	r3, [r4, #16]
 800327a:	2b01      	cmp	r3, #1
 800327c:	d01a      	beq.n	80032b4 <HAL_ADC_Init+0x158>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800327e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8003280:	f023 030f 	bic.w	r3, r3, #15
 8003284:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003286:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003288:	f023 0303 	bic.w	r3, r3, #3
 800328c:	f043 0301 	orr.w	r3, r3, #1
 8003290:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8003292:	b003      	add	sp, #12
 8003294:	bd30      	pop	{r4, r5, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003296:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003298:	f043 0310 	orr.w	r3, r3, #16
 800329c:	65a3      	str	r3, [r4, #88]	@ 0x58
    return HAL_ERROR;
 800329e:	2001      	movs	r0, #1
}
 80032a0:	b003      	add	sp, #12
 80032a2:	bd30      	pop	{r4, r5, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032a4:	2000      	movs	r0, #0
 80032a6:	e797      	b.n	80031d8 <HAL_ADC_Init+0x7c>
    HAL_ADC_MspInit(hadc);
 80032a8:	f7fd fe78 	bl	8000f9c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80032ac:	65e5      	str	r5, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 80032ae:	f884 5054 	strb.w	r5, [r4, #84]	@ 0x54
 80032b2:	e75f      	b.n	8003174 <HAL_ADC_Init+0x18>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80032b4:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80032b6:	69e3      	ldr	r3, [r4, #28]
 80032b8:	f021 010f 	bic.w	r1, r1, #15
 80032bc:	3b01      	subs	r3, #1
 80032be:	430b      	orrs	r3, r1
 80032c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80032c2:	e7e0      	b.n	8003286 <HAL_ADC_Init+0x12a>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80032c4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80032c6:	3901      	subs	r1, #1
 80032c8:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 80032cc:	e7ae      	b.n	800322c <HAL_ADC_Init+0xd0>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80032ce:	4911      	ldr	r1, [pc, #68]	@ (8003314 <HAL_ADC_Init+0x1b8>)
 80032d0:	6865      	ldr	r5, [r4, #4]
 80032d2:	688b      	ldr	r3, [r1, #8]
 80032d4:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 80032d8:	432b      	orrs	r3, r5
 80032da:	608b      	str	r3, [r1, #8]
}
 80032dc:	e798      	b.n	8003210 <HAL_ADC_Init+0xb4>
        MODIFY_REG(hadc->Instance->CFGR2,
 80032de:	6911      	ldr	r1, [r2, #16]
 80032e0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80032e2:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 80032e4:	f36f 018a 	bfc	r1, #2, #9
 80032e8:	432b      	orrs	r3, r5
 80032ea:	430b      	orrs	r3, r1
 80032ec:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80032ee:	430b      	orrs	r3, r1
 80032f0:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80032f2:	430b      	orrs	r3, r1
 80032f4:	f043 0301 	orr.w	r3, r3, #1
 80032f8:	6113      	str	r3, [r2, #16]
 80032fa:	e7bd      	b.n	8003278 <HAL_ADC_Init+0x11c>
 80032fc:	20000854 	.word	0x20000854
 8003300:	053e2d63 	.word	0x053e2d63
 8003304:	50040000 	.word	0x50040000
 8003308:	50040100 	.word	0x50040100
 800330c:	50040200 	.word	0x50040200
 8003310:	fff0c007 	.word	0xfff0c007
 8003314:	50040300 	.word	0x50040300

08003318 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003318:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800331a:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 800331c:	f7fd ffc8 	bl	80012b0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003320:	bd08      	pop	{r3, pc}
 8003322:	bf00      	nop

08003324 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8003324:	4770      	bx	lr
 8003326:	bf00      	nop

08003328 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003328:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800332a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800332c:	f012 0f50 	tst.w	r2, #80	@ 0x50
{
 8003330:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003332:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003334:	d11d      	bne.n	8003372 <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003336:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003338:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800333c:	659a      	str	r2, [r3, #88]	@ 0x58
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800333e:	680a      	ldr	r2, [r1, #0]
 8003340:	f012 0f08 	tst.w	r2, #8
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003344:	68ca      	ldr	r2, [r1, #12]
 8003346:	d01b      	beq.n	8003380 <ADC_DMAConvCplt+0x58>
 8003348:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 800334c:	d10d      	bne.n	800336a <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800334e:	68ca      	ldr	r2, [r1, #12]
 8003350:	0494      	lsls	r4, r2, #18
 8003352:	d40a      	bmi.n	800336a <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003354:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003356:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800335a:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800335c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800335e:	04d1      	lsls	r1, r2, #19
 8003360:	d403      	bmi.n	800336a <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003362:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003364:	f042 0201 	orr.w	r2, r2, #1
 8003368:	659a      	str	r2, [r3, #88]	@ 0x58
    HAL_ADC_ConvCpltCallback(hadc);
 800336a:	4618      	mov	r0, r3
 800336c:	f7fd ff40 	bl	80011f0 <HAL_ADC_ConvCpltCallback>
}
 8003370:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003372:	06d2      	lsls	r2, r2, #27
 8003374:	d40a      	bmi.n	800338c <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003376:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
}
 8003378:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800337c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800337e:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003380:	0790      	lsls	r0, r2, #30
 8003382:	d5e7      	bpl.n	8003354 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8003384:	4618      	mov	r0, r3
 8003386:	f7fd ff33 	bl	80011f0 <HAL_ADC_ConvCpltCallback>
 800338a:	e7f1      	b.n	8003370 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 800338c:	4618      	mov	r0, r3
 800338e:	f7ff ffc9 	bl	8003324 <HAL_ADC_ErrorCallback>
}
 8003392:	bd10      	pop	{r4, pc}

08003394 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003394:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 8003396:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003398:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 800339a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800339e:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80033a0:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 80033a2:	f043 0304 	orr.w	r3, r3, #4
 80033a6:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80033a8:	f7ff ffbc 	bl	8003324 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80033ac:	bd08      	pop	{r3, pc}
 80033ae:	bf00      	nop

080033b0 <HAL_ADC_ConfigChannel>:
{
 80033b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hadc);
 80033b4:	f890 2054 	ldrb.w	r2, [r0, #84]	@ 0x54
{
 80033b8:	b082      	sub	sp, #8
 80033ba:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 80033bc:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 80033be:	f04f 0000 	mov.w	r0, #0
 80033c2:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 80033c4:	f000 812f 	beq.w	8003626 <HAL_ADC_ConfigChannel+0x276>
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80033c8:	681c      	ldr	r4, [r3, #0]
  __HAL_LOCK(hadc);
 80033ca:	2001      	movs	r0, #1
 80033cc:	f883 0054 	strb.w	r0, [r3, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80033d0:	68a2      	ldr	r2, [r4, #8]
 80033d2:	f012 0c04 	ands.w	ip, r2, #4
 80033d6:	d155      	bne.n	8003484 <HAL_ADC_ConfigChannel+0xd4>
    uint32_t config_rank = pConfig->Rank;
 80033d8:	6848      	ldr	r0, [r1, #4]
    if (pConfig->Rank <= 5U)
 80033da:	2805      	cmp	r0, #5
 80033dc:	f240 8096 	bls.w	800350c <HAL_ADC_ConfigChannel+0x15c>
  MODIFY_REG(*preg,
 80033e0:	f000 051f 	and.w	r5, r0, #31
 80033e4:	f04f 0e1f 	mov.w	lr, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80033e8:	0982      	lsrs	r2, r0, #6
  MODIFY_REG(*preg,
 80033ea:	fa0e fe05 	lsl.w	lr, lr, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80033ee:	f002 0c0c 	and.w	ip, r2, #12
  MODIFY_REG(*preg,
 80033f2:	ea6f 0e0e 	mvn.w	lr, lr
 80033f6:	680a      	ldr	r2, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80033f8:	f104 0030 	add.w	r0, r4, #48	@ 0x30
  MODIFY_REG(*preg,
 80033fc:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8003400:	40aa      	lsls	r2, r5
 8003402:	f850 500c 	ldr.w	r5, [r0, ip]
 8003406:	ea05 050e 	and.w	r5, r5, lr
 800340a:	432a      	orrs	r2, r5
 800340c:	f840 200c 	str.w	r2, [r0, ip]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003410:	68a2      	ldr	r2, [r4, #8]
 8003412:	0757      	lsls	r7, r2, #29
 8003414:	d540      	bpl.n	8003498 <HAL_ADC_ConfigChannel+0xe8>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003416:	68a2      	ldr	r2, [r4, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003418:	680a      	ldr	r2, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800341a:	68a0      	ldr	r0, [r4, #8]
 800341c:	07c5      	lsls	r5, r0, #31
 800341e:	d412      	bmi.n	8003446 <HAL_ADC_ConfigChannel+0x96>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003420:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8003422:	48b2      	ldr	r0, [pc, #712]	@ (80036ec <HAL_ADC_ConfigChannel+0x33c>)
 8003424:	f8d4 50b0 	ldr.w	r5, [r4, #176]	@ 0xb0
 8003428:	f006 0718 	and.w	r7, r6, #24
 800342c:	40f8      	lsrs	r0, r7
 800342e:	f3c2 0712 	ubfx	r7, r2, #0, #19
 8003432:	4010      	ands	r0, r2
 8003434:	ea25 0507 	bic.w	r5, r5, r7
 8003438:	4328      	orrs	r0, r5
 800343a:	f8c4 00b0 	str.w	r0, [r4, #176]	@ 0xb0
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800343e:	48ac      	ldr	r0, [pc, #688]	@ (80036f0 <HAL_ADC_ConfigChannel+0x340>)
 8003440:	4286      	cmp	r6, r0
 8003442:	f000 80a0 	beq.w	8003586 <HAL_ADC_ConfigChannel+0x1d6>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003446:	49ab      	ldr	r1, [pc, #684]	@ (80036f4 <HAL_ADC_ConfigChannel+0x344>)
 8003448:	420a      	tst	r2, r1
 800344a:	d019      	beq.n	8003480 <HAL_ADC_ConfigChannel+0xd0>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800344c:	48aa      	ldr	r0, [pc, #680]	@ (80036f8 <HAL_ADC_ConfigChannel+0x348>)
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800344e:	4dab      	ldr	r5, [pc, #684]	@ (80036fc <HAL_ADC_ConfigChannel+0x34c>)
 8003450:	6881      	ldr	r1, [r0, #8]
 8003452:	42aa      	cmp	r2, r5
 8003454:	f001 76e0 	and.w	r6, r1, #29360128	@ 0x1c00000
 8003458:	d06e      	beq.n	8003538 <HAL_ADC_ConfigChannel+0x188>
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800345a:	4da9      	ldr	r5, [pc, #676]	@ (8003700 <HAL_ADC_ConfigChannel+0x350>)
 800345c:	42aa      	cmp	r2, r5
 800345e:	f000 80e6 	beq.w	800362e <HAL_ADC_ConfigChannel+0x27e>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003462:	4da8      	ldr	r5, [pc, #672]	@ (8003704 <HAL_ADC_ConfigChannel+0x354>)
 8003464:	42aa      	cmp	r2, r5
 8003466:	d10b      	bne.n	8003480 <HAL_ADC_ConfigChannel+0xd0>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003468:	024a      	lsls	r2, r1, #9
 800346a:	d409      	bmi.n	8003480 <HAL_ADC_ConfigChannel+0xd0>
        if (ADC_VREFINT_INSTANCE(hadc))
 800346c:	4aa6      	ldr	r2, [pc, #664]	@ (8003708 <HAL_ADC_ConfigChannel+0x358>)
 800346e:	4294      	cmp	r4, r2
 8003470:	d106      	bne.n	8003480 <HAL_ADC_ConfigChannel+0xd0>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003472:	6882      	ldr	r2, [r0, #8]
 8003474:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8003478:	4332      	orrs	r2, r6
 800347a:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 800347e:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003480:	2000      	movs	r0, #0
 8003482:	e003      	b.n	800348c <HAL_ADC_ConfigChannel+0xdc>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003484:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003486:	f042 0220 	orr.w	r2, r2, #32
 800348a:	659a      	str	r2, [r3, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 800348c:	2200      	movs	r2, #0
 800348e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
}
 8003492:	b002      	add	sp, #8
 8003494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003498:	68a0      	ldr	r0, [r4, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800349a:	680a      	ldr	r2, [r1, #0]
 800349c:	0706      	lsls	r6, r0, #28
 800349e:	d4bc      	bmi.n	800341a <HAL_ADC_ConfigChannel+0x6a>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80034a0:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(*preg,
 80034a2:	f3c2 5604 	ubfx	r6, r2, #20, #5
 80034a6:	2007      	movs	r0, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80034a8:	0dd2      	lsrs	r2, r2, #23
  MODIFY_REG(*preg,
 80034aa:	40b0      	lsls	r0, r6
 80034ac:	f1b5 4f00 	cmp.w	r5, #2147483648	@ 0x80000000
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80034b0:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 80034b4:	ea6f 0000 	mvn.w	r0, r0
 80034b8:	f000 810d 	beq.w	80036d6 <HAL_ADC_ConfigChannel+0x326>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80034bc:	f104 0714 	add.w	r7, r4, #20
  MODIFY_REG(*preg,
 80034c0:	40b5      	lsls	r5, r6
 80034c2:	58be      	ldr	r6, [r7, r2]
 80034c4:	4030      	ands	r0, r6
 80034c6:	4328      	orrs	r0, r5
 80034c8:	50b8      	str	r0, [r7, r2]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80034ca:	6962      	ldr	r2, [r4, #20]
 80034cc:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80034d0:	6162      	str	r2, [r4, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80034d2:	e9d1 6004 	ldrd	r6, r0, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80034d6:	680a      	ldr	r2, [r1, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80034d8:	68e5      	ldr	r5, [r4, #12]
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80034da:	2e04      	cmp	r6, #4
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80034dc:	4617      	mov	r7, r2
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80034de:	f000 80ce 	beq.w	800367e <HAL_ADC_ConfigChannel+0x2ce>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80034e2:	f104 0760 	add.w	r7, r4, #96	@ 0x60
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80034e6:	f3c5 05c1 	ubfx	r5, r5, #3, #2
 80034ea:	006d      	lsls	r5, r5, #1
  MODIFY_REG(*preg,
 80034ec:	f857 c026 	ldr.w	ip, [r7, r6, lsl #2]
 80034f0:	40a8      	lsls	r0, r5
 80034f2:	4d86      	ldr	r5, [pc, #536]	@ (800370c <HAL_ADC_ConfigChannel+0x35c>)
 80034f4:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 80034f8:	ea0c 0505 	and.w	r5, ip, r5
 80034fc:	4315      	orrs	r5, r2
 80034fe:	4328      	orrs	r0, r5
 8003500:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8003504:	f847 0026 	str.w	r0, [r7, r6, lsl #2]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003508:	680a      	ldr	r2, [r1, #0]
}
 800350a:	e786      	b.n	800341a <HAL_ADC_ConfigChannel+0x6a>
      switch (pConfig->Rank)
 800350c:	3802      	subs	r0, #2
 800350e:	2803      	cmp	r0, #3
 8003510:	d903      	bls.n	800351a <HAL_ADC_ConfigChannel+0x16a>
    if (pConfig->Rank <= 5U)
 8003512:	f46f 6ef8 	mvn.w	lr, #1984	@ 0x7c0
 8003516:	2506      	movs	r5, #6
 8003518:	e76d      	b.n	80033f6 <HAL_ADC_ConfigChannel+0x46>
 800351a:	4a7d      	ldr	r2, [pc, #500]	@ (8003710 <HAL_ADC_ConfigChannel+0x360>)
 800351c:	f852 5020 	ldr.w	r5, [r2, r0, lsl #2]
  MODIFY_REG(*preg,
 8003520:	f04f 0e1f 	mov.w	lr, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003524:	09aa      	lsrs	r2, r5, #6
  MODIFY_REG(*preg,
 8003526:	f005 051f 	and.w	r5, r5, #31
 800352a:	fa0e fe05 	lsl.w	lr, lr, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800352e:	f002 0c0c 	and.w	ip, r2, #12
  MODIFY_REG(*preg,
 8003532:	ea6f 0e0e 	mvn.w	lr, lr
 8003536:	e75e      	b.n	80033f6 <HAL_ADC_ConfigChannel+0x46>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003538:	0208      	lsls	r0, r1, #8
 800353a:	d4a1      	bmi.n	8003480 <HAL_ADC_ConfigChannel+0xd0>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800353c:	4a72      	ldr	r2, [pc, #456]	@ (8003708 <HAL_ADC_ConfigChannel+0x358>)
 800353e:	4294      	cmp	r4, r2
 8003540:	d003      	beq.n	800354a <HAL_ADC_ConfigChannel+0x19a>
 8003542:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 8003546:	4294      	cmp	r4, r2
 8003548:	d19a      	bne.n	8003480 <HAL_ADC_ConfigChannel+0xd0>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800354a:	496b      	ldr	r1, [pc, #428]	@ (80036f8 <HAL_ADC_ConfigChannel+0x348>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800354c:	4871      	ldr	r0, [pc, #452]	@ (8003714 <HAL_ADC_ConfigChannel+0x364>)
 800354e:	688a      	ldr	r2, [r1, #8]
 8003550:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8003554:	4332      	orrs	r2, r6
 8003556:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800355a:	608a      	str	r2, [r1, #8]
 800355c:	6802      	ldr	r2, [r0, #0]
 800355e:	496e      	ldr	r1, [pc, #440]	@ (8003718 <HAL_ADC_ConfigChannel+0x368>)
 8003560:	0992      	lsrs	r2, r2, #6
 8003562:	fba1 1202 	umull	r1, r2, r1, r2
 8003566:	0992      	lsrs	r2, r2, #6
 8003568:	3201      	adds	r2, #1
 800356a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800356e:	0092      	lsls	r2, r2, #2
 8003570:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8003572:	9a01      	ldr	r2, [sp, #4]
 8003574:	2a00      	cmp	r2, #0
 8003576:	d083      	beq.n	8003480 <HAL_ADC_ConfigChannel+0xd0>
            wait_loop_index--;
 8003578:	9a01      	ldr	r2, [sp, #4]
 800357a:	3a01      	subs	r2, #1
 800357c:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 800357e:	9a01      	ldr	r2, [sp, #4]
 8003580:	2a00      	cmp	r2, #0
 8003582:	d1f9      	bne.n	8003578 <HAL_ADC_ConfigChannel+0x1c8>
 8003584:	e77c      	b.n	8003480 <HAL_ADC_ConfigChannel+0xd0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003586:	2f00      	cmp	r7, #0
 8003588:	d065      	beq.n	8003656 <HAL_ADC_ConfigChannel+0x2a6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800358a:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 800358e:	2800      	cmp	r0, #0
 8003590:	f000 80c4 	beq.w	800371c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003594:	fab0 f080 	clz	r0, r0
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003598:	3001      	adds	r0, #1
 800359a:	f000 001f 	and.w	r0, r0, #31
 800359e:	2809      	cmp	r0, #9
 80035a0:	f240 80bc 	bls.w	800371c <HAL_ADC_ConfigChannel+0x36c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035a4:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 80035a8:	2800      	cmp	r0, #0
 80035aa:	f000 815d 	beq.w	8003868 <HAL_ADC_ConfigChannel+0x4b8>
  return __builtin_clz(value);
 80035ae:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80035b2:	3001      	adds	r0, #1
 80035b4:	0680      	lsls	r0, r0, #26
 80035b6:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ba:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 80035be:	2d00      	cmp	r5, #0
 80035c0:	f000 815c 	beq.w	800387c <HAL_ADC_ConfigChannel+0x4cc>
  return __builtin_clz(value);
 80035c4:	fab5 f585 	clz	r5, r5
 80035c8:	3501      	adds	r5, #1
 80035ca:	f005 051f 	and.w	r5, r5, #31
 80035ce:	2601      	movs	r6, #1
 80035d0:	fa06 f505 	lsl.w	r5, r6, r5
 80035d4:	4328      	orrs	r0, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d6:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80035da:	2a00      	cmp	r2, #0
 80035dc:	f000 814c 	beq.w	8003878 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 80035e0:	fab2 f282 	clz	r2, r2
 80035e4:	1c55      	adds	r5, r2, #1
 80035e6:	f005 051f 	and.w	r5, r5, #31
 80035ea:	2203      	movs	r2, #3
 80035ec:	f06f 061d 	mvn.w	r6, #29
 80035f0:	fb12 6205 	smlabb	r2, r2, r5, r6
 80035f4:	0512      	lsls	r2, r2, #20
 80035f6:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035fa:	4302      	orrs	r2, r0
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80035fc:	0dd6      	lsrs	r6, r2, #23
  MODIFY_REG(*preg,
 80035fe:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003600:	f006 0604 	and.w	r6, r6, #4
 8003604:	f104 0514 	add.w	r5, r4, #20
  MODIFY_REG(*preg,
 8003608:	f3c2 5204 	ubfx	r2, r2, #20, #5
 800360c:	fa00 f702 	lsl.w	r7, r0, r2
 8003610:	f04f 0c07 	mov.w	ip, #7
 8003614:	59a8      	ldr	r0, [r5, r6]
 8003616:	fa0c f202 	lsl.w	r2, ip, r2
 800361a:	ea20 0202 	bic.w	r2, r0, r2
 800361e:	433a      	orrs	r2, r7
 8003620:	51aa      	str	r2, [r5, r6]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003622:	680a      	ldr	r2, [r1, #0]
}
 8003624:	e70f      	b.n	8003446 <HAL_ADC_ConfigChannel+0x96>
  __HAL_LOCK(hadc);
 8003626:	2002      	movs	r0, #2
}
 8003628:	b002      	add	sp, #8
 800362a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800362e:	01c9      	lsls	r1, r1, #7
 8003630:	f53f af26 	bmi.w	8003480 <HAL_ADC_ConfigChannel+0xd0>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003634:	4a34      	ldr	r2, [pc, #208]	@ (8003708 <HAL_ADC_ConfigChannel+0x358>)
 8003636:	4294      	cmp	r4, r2
 8003638:	d004      	beq.n	8003644 <HAL_ADC_ConfigChannel+0x294>
 800363a:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800363e:	4294      	cmp	r4, r2
 8003640:	f47f af1e 	bne.w	8003480 <HAL_ADC_ConfigChannel+0xd0>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003644:	492c      	ldr	r1, [pc, #176]	@ (80036f8 <HAL_ADC_ConfigChannel+0x348>)
 8003646:	688a      	ldr	r2, [r1, #8]
 8003648:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 800364c:	4332      	orrs	r2, r6
 800364e:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8003652:	608a      	str	r2, [r1, #8]
}
 8003654:	e714      	b.n	8003480 <HAL_ADC_ConfigChannel+0xd0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003656:	0e92      	lsrs	r2, r2, #26
 8003658:	3201      	adds	r2, #1
 800365a:	f002 051f 	and.w	r5, r2, #31
 800365e:	2001      	movs	r0, #1
 8003660:	0692      	lsls	r2, r2, #26
 8003662:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 8003666:	40a8      	lsls	r0, r5
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003668:	2d09      	cmp	r5, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800366a:	ea40 0002 	orr.w	r0, r0, r2
 800366e:	eb05 0245 	add.w	r2, r5, r5, lsl #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003672:	d978      	bls.n	8003766 <HAL_ADC_ConfigChannel+0x3b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003674:	3a1e      	subs	r2, #30
 8003676:	0512      	lsls	r2, r2, #20
 8003678:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 800367c:	e7bd      	b.n	80035fa <HAL_ADC_ConfigChannel+0x24a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800367e:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8003680:	6e20      	ldr	r0, [r4, #96]	@ 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003682:	f3c2 0512 	ubfx	r5, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003686:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800368a:	2d00      	cmp	r5, #0
 800368c:	d16d      	bne.n	800376a <HAL_ADC_ConfigChannel+0x3ba>
 800368e:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003692:	4290      	cmp	r0, r2
 8003694:	f000 80a1 	beq.w	80037da <HAL_ADC_ConfigChannel+0x42a>
 8003698:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 800369a:	6e65      	ldr	r5, [r4, #100]	@ 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800369c:	f104 0060 	add.w	r0, r4, #96	@ 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80036a0:	f3c5 6584 	ubfx	r5, r5, #26, #5
 80036a4:	f104 0e64 	add.w	lr, r4, #100	@ 0x64
 80036a8:	4295      	cmp	r5, r2
 80036aa:	f000 80c1 	beq.w	8003830 <HAL_ADC_ConfigChannel+0x480>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80036ae:	6885      	ldr	r5, [r0, #8]
 80036b0:	6885      	ldr	r5, [r0, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80036b2:	f100 0c08 	add.w	ip, r0, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80036b6:	f3c5 6584 	ubfx	r5, r5, #26, #5
 80036ba:	4295      	cmp	r5, r2
 80036bc:	f000 80a2 	beq.w	8003804 <HAL_ADC_ConfigChannel+0x454>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80036c0:	68c5      	ldr	r5, [r0, #12]
 80036c2:	68c5      	ldr	r5, [r0, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80036c4:	f100 060c 	add.w	r6, r0, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80036c8:	f3c5 6084 	ubfx	r0, r5, #26, #5
 80036cc:	4282      	cmp	r2, r0
 80036ce:	f000 80c5 	beq.w	800385c <HAL_ADC_ConfigChannel+0x4ac>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80036d2:	463a      	mov	r2, r7
 80036d4:	e6a1      	b.n	800341a <HAL_ADC_ConfigChannel+0x6a>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80036d6:	f104 0614 	add.w	r6, r4, #20
  MODIFY_REG(*preg,
 80036da:	58b5      	ldr	r5, [r6, r2]
 80036dc:	4028      	ands	r0, r5
 80036de:	50b0      	str	r0, [r6, r2]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80036e0:	6962      	ldr	r2, [r4, #20]
 80036e2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80036e6:	6162      	str	r2, [r4, #20]
}
 80036e8:	e6f3      	b.n	80034d2 <HAL_ADC_ConfigChannel+0x122>
 80036ea:	bf00      	nop
 80036ec:	0007ffff 	.word	0x0007ffff
 80036f0:	407f0000 	.word	0x407f0000
 80036f4:	80080000 	.word	0x80080000
 80036f8:	50040300 	.word	0x50040300
 80036fc:	c7520000 	.word	0xc7520000
 8003700:	cb840000 	.word	0xcb840000
 8003704:	80000001 	.word	0x80000001
 8003708:	50040000 	.word	0x50040000
 800370c:	03fff000 	.word	0x03fff000
 8003710:	0800a47c 	.word	0x0800a47c
 8003714:	20000854 	.word	0x20000854
 8003718:	053e2d63 	.word	0x053e2d63
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800371c:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8003720:	2800      	cmp	r0, #0
 8003722:	f000 80b7 	beq.w	8003894 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8003726:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800372a:	3001      	adds	r0, #1
 800372c:	0680      	lsls	r0, r0, #26
 800372e:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003732:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 8003736:	2d00      	cmp	r5, #0
 8003738:	f000 80aa 	beq.w	8003890 <HAL_ADC_ConfigChannel+0x4e0>
  return __builtin_clz(value);
 800373c:	fab5 f585 	clz	r5, r5
 8003740:	3501      	adds	r5, #1
 8003742:	f005 051f 	and.w	r5, r5, #31
 8003746:	2601      	movs	r6, #1
 8003748:	fa06 f505 	lsl.w	r5, r6, r5
 800374c:	4328      	orrs	r0, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800374e:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003752:	2a00      	cmp	r2, #0
 8003754:	f000 8099 	beq.w	800388a <HAL_ADC_ConfigChannel+0x4da>
  return __builtin_clz(value);
 8003758:	fab2 f282 	clz	r2, r2
 800375c:	3201      	adds	r2, #1
 800375e:	f002 021f 	and.w	r2, r2, #31
 8003762:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003766:	0512      	lsls	r2, r2, #20
 8003768:	e747      	b.n	80035fa <HAL_ADC_ConfigChannel+0x24a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800376a:	fa92 f5a2 	rbit	r5, r2
  if (value == 0U)
 800376e:	b11d      	cbz	r5, 8003778 <HAL_ADC_ConfigChannel+0x3c8>
  return __builtin_clz(value);
 8003770:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003774:	42a8      	cmp	r0, r5
 8003776:	d030      	beq.n	80037da <HAL_ADC_ConfigChannel+0x42a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003778:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 800377a:	6e65      	ldr	r5, [r4, #100]	@ 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800377c:	f104 0060 	add.w	r0, r4, #96	@ 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003780:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8003784:	f104 0e64 	add.w	lr, r4, #100	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003788:	fa97 f6a7 	rbit	r6, r7
 800378c:	f100 0c08 	add.w	ip, r0, #8
 8003790:	46e0      	mov	r8, ip
  if (value == 0U)
 8003792:	2e00      	cmp	r6, #0
 8003794:	d074      	beq.n	8003880 <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 8003796:	fab6 f686 	clz	r6, r6
 800379a:	42ae      	cmp	r6, r5
 800379c:	d04a      	beq.n	8003834 <HAL_ADC_ConfigChannel+0x484>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800379e:	f8dc 5000 	ldr.w	r5, [ip]
 80037a2:	f8dc 5000 	ldr.w	r5, [ip]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80037a6:	f3c5 6584 	ubfx	r5, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037aa:	fa97 fea7 	rbit	lr, r7
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80037ae:	f100 060c 	add.w	r6, r0, #12
 80037b2:	46b0      	mov	r8, r6
  if (value == 0U)
 80037b4:	f1be 0f00 	cmp.w	lr, #0
 80037b8:	d059      	beq.n	800386e <HAL_ADC_ConfigChannel+0x4be>
  return __builtin_clz(value);
 80037ba:	fabe fe8e 	clz	lr, lr
 80037be:	45ae      	cmp	lr, r5
 80037c0:	d022      	beq.n	8003808 <HAL_ADC_ConfigChannel+0x458>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80037c2:	6830      	ldr	r0, [r6, #0]
 80037c4:	6830      	ldr	r0, [r6, #0]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80037c6:	f3c0 6084 	ubfx	r0, r0, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ca:	fa97 f5a7 	rbit	r5, r7
  if (value == 0U)
 80037ce:	2d00      	cmp	r5, #0
 80037d0:	f43f ae23 	beq.w	800341a <HAL_ADC_ConfigChannel+0x6a>
  return __builtin_clz(value);
 80037d4:	fab5 f285 	clz	r2, r5
 80037d8:	e778      	b.n	80036cc <HAL_ADC_ConfigChannel+0x31c>
  MODIFY_REG(*preg,
 80037da:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80037dc:	4620      	mov	r0, r4
 80037de:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80037e2:	f840 2f60 	str.w	r2, [r0, #96]!
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80037e6:	680f      	ldr	r7, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80037e8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80037ea:	6e65      	ldr	r5, [r4, #100]	@ 0x64
 80037ec:	f3c7 0612 	ubfx	r6, r7, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80037f0:	f104 0e64 	add.w	lr, r4, #100	@ 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80037f4:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80037f8:	463a      	mov	r2, r7
 80037fa:	2e00      	cmp	r6, #0
 80037fc:	d1c4      	bne.n	8003788 <HAL_ADC_ConfigChannel+0x3d8>
 80037fe:	f3c7 6284 	ubfx	r2, r7, #26, #5
 8003802:	e751      	b.n	80036a8 <HAL_ADC_ConfigChannel+0x2f8>
 8003804:	f100 080c 	add.w	r8, r0, #12
  MODIFY_REG(*preg,
 8003808:	f8dc 2000 	ldr.w	r2, [ip]
 800380c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003810:	f8cc 2000 	str.w	r2, [ip]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003814:	680f      	ldr	r7, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003816:	68c2      	ldr	r2, [r0, #12]
 8003818:	68c0      	ldr	r0, [r0, #12]
 800381a:	f3c7 0512 	ubfx	r5, r7, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800381e:	4646      	mov	r6, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003820:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003824:	463a      	mov	r2, r7
 8003826:	2d00      	cmp	r5, #0
 8003828:	d1cf      	bne.n	80037ca <HAL_ADC_ConfigChannel+0x41a>
 800382a:	f3c7 6284 	ubfx	r2, r7, #26, #5
 800382e:	e74d      	b.n	80036cc <HAL_ADC_ConfigChannel+0x31c>
 8003830:	f100 0808 	add.w	r8, r0, #8
  MODIFY_REG(*preg,
 8003834:	f8de 2000 	ldr.w	r2, [lr]
 8003838:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800383c:	f8ce 2000 	str.w	r2, [lr]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003840:	680f      	ldr	r7, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003842:	6882      	ldr	r2, [r0, #8]
 8003844:	6885      	ldr	r5, [r0, #8]
 8003846:	f3c7 0612 	ubfx	r6, r7, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800384a:	46c4      	mov	ip, r8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800384c:	f3c5 6584 	ubfx	r5, r5, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003850:	463a      	mov	r2, r7
 8003852:	2e00      	cmp	r6, #0
 8003854:	d1a9      	bne.n	80037aa <HAL_ADC_ConfigChannel+0x3fa>
 8003856:	f3c7 6284 	ubfx	r2, r7, #26, #5
 800385a:	e72e      	b.n	80036ba <HAL_ADC_ConfigChannel+0x30a>
  MODIFY_REG(*preg,
 800385c:	6832      	ldr	r2, [r6, #0]
 800385e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003862:	6032      	str	r2, [r6, #0]
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003864:	680a      	ldr	r2, [r1, #0]
}
 8003866:	e5d8      	b.n	800341a <HAL_ADC_ConfigChannel+0x6a>
 8003868:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 800386c:	e6a5      	b.n	80035ba <HAL_ADC_ConfigChannel+0x20a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800386e:	68c5      	ldr	r5, [r0, #12]
 8003870:	68c0      	ldr	r0, [r0, #12]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003872:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8003876:	e7a8      	b.n	80037ca <HAL_ADC_ConfigChannel+0x41a>
 8003878:	4a08      	ldr	r2, [pc, #32]	@ (800389c <HAL_ADC_ConfigChannel+0x4ec>)
 800387a:	e6be      	b.n	80035fa <HAL_ADC_ConfigChannel+0x24a>
 800387c:	2502      	movs	r5, #2
 800387e:	e6a9      	b.n	80035d4 <HAL_ADC_ConfigChannel+0x224>
 8003880:	6885      	ldr	r5, [r0, #8]
 8003882:	6885      	ldr	r5, [r0, #8]
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003884:	f3c5 6584 	ubfx	r5, r5, #26, #5
 8003888:	e78f      	b.n	80037aa <HAL_ADC_ConfigChannel+0x3fa>
 800388a:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 800388e:	e6b4      	b.n	80035fa <HAL_ADC_ConfigChannel+0x24a>
 8003890:	2502      	movs	r5, #2
 8003892:	e75b      	b.n	800374c <HAL_ADC_ConfigChannel+0x39c>
 8003894:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8003898:	e74b      	b.n	8003732 <HAL_ADC_ConfigChannel+0x382>
 800389a:	bf00      	nop
 800389c:	fe500000 	.word	0xfe500000

080038a0 <ADC_ConversionStop>:
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80038a0:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80038a2:	689a      	ldr	r2, [r3, #8]
 80038a4:	f012 0f04 	tst.w	r2, #4
{
 80038a8:	b570      	push	{r4, r5, r6, lr}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80038aa:	689a      	ldr	r2, [r3, #8]
 80038ac:	4604      	mov	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80038ae:	d101      	bne.n	80038b4 <ADC_ConversionStop+0x14>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80038b0:	0716      	lsls	r6, r2, #28
 80038b2:	d53c      	bpl.n	800392e <ADC_ConversionStop+0x8e>
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80038b4:	68da      	ldr	r2, [r3, #12]
 80038b6:	0195      	lsls	r5, r2, #6
 80038b8:	d504      	bpl.n	80038c4 <ADC_ConversionStop+0x24>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80038ba:	8b20      	ldrh	r0, [r4, #24]
 80038bc:	f240 1201 	movw	r2, #257	@ 0x101
 80038c0:	4290      	cmp	r0, r2
 80038c2:	d045      	beq.n	8003950 <ADC_ConversionStop+0xb0>
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80038c4:	2902      	cmp	r1, #2
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80038c6:	689a      	ldr	r2, [r3, #8]
 80038c8:	d033      	beq.n	8003932 <ADC_ConversionStop+0x92>
 80038ca:	0750      	lsls	r0, r2, #29
 80038cc:	d502      	bpl.n	80038d4 <ADC_ConversionStop+0x34>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80038ce:	689a      	ldr	r2, [r3, #8]
 80038d0:	0792      	lsls	r2, r2, #30
 80038d2:	d559      	bpl.n	8003988 <ADC_ConversionStop+0xe8>
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80038d4:	2901      	cmp	r1, #1
 80038d6:	d055      	beq.n	8003984 <ADC_ConversionStop+0xe4>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80038d8:	689a      	ldr	r2, [r3, #8]
 80038da:	0710      	lsls	r0, r2, #28
 80038dc:	d50a      	bpl.n	80038f4 <ADC_ConversionStop+0x54>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80038de:	689a      	ldr	r2, [r3, #8]
 80038e0:	0792      	lsls	r2, r2, #30
 80038e2:	d407      	bmi.n	80038f4 <ADC_ConversionStop+0x54>
  MODIFY_REG(ADCx->CR,
 80038e4:	689a      	ldr	r2, [r3, #8]
 80038e6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80038ea:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80038ee:	f042 0220 	orr.w	r2, r2, #32
 80038f2:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 80038f4:	2903      	cmp	r1, #3
 80038f6:	d145      	bne.n	8003984 <ADC_ConversionStop+0xe4>
 80038f8:	250c      	movs	r5, #12
    tickstart = HAL_GetTick();
 80038fa:	f7ff fc17 	bl	800312c <HAL_GetTick>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80038fe:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8003900:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	421d      	tst	r5, r3
 8003906:	d012      	beq.n	800392e <ADC_ConversionStop+0x8e>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003908:	f7ff fc10 	bl	800312c <HAL_GetTick>
 800390c:	1b80      	subs	r0, r0, r6
 800390e:	2805      	cmp	r0, #5
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003910:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003912:	d9f6      	bls.n	8003902 <ADC_ConversionStop+0x62>
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003914:	689a      	ldr	r2, [r3, #8]
 8003916:	422a      	tst	r2, r5
 8003918:	d0f3      	beq.n	8003902 <ADC_ConversionStop+0x62>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800391a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800391c:	f043 0310 	orr.w	r3, r3, #16
 8003920:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003922:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003924:	f043 0301 	orr.w	r3, r3, #1
 8003928:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 800392a:	2001      	movs	r0, #1
}
 800392c:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 800392e:	2000      	movs	r0, #0
}
 8003930:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003932:	0716      	lsls	r6, r2, #28
 8003934:	d50a      	bpl.n	800394c <ADC_ConversionStop+0xac>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003936:	689a      	ldr	r2, [r3, #8]
 8003938:	0795      	lsls	r5, r2, #30
 800393a:	d407      	bmi.n	800394c <ADC_ConversionStop+0xac>
  MODIFY_REG(ADCx->CR,
 800393c:	689a      	ldr	r2, [r3, #8]
 800393e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003942:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8003946:	f042 0220 	orr.w	r2, r2, #32
 800394a:	609a      	str	r2, [r3, #8]
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800394c:	2508      	movs	r5, #8
 800394e:	e7d4      	b.n	80038fa <ADC_ConversionStop+0x5a>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	0650      	lsls	r0, r2, #25
 8003954:	d406      	bmi.n	8003964 <ADC_ConversionStop+0xc4>
 8003956:	4a11      	ldr	r2, [pc, #68]	@ (800399c <ADC_ConversionStop+0xfc>)
 8003958:	e001      	b.n	800395e <ADC_ConversionStop+0xbe>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800395a:	3a01      	subs	r2, #1
 800395c:	d0dd      	beq.n	800391a <ADC_ConversionStop+0x7a>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800395e:	6819      	ldr	r1, [r3, #0]
 8003960:	0649      	lsls	r1, r1, #25
 8003962:	d5fa      	bpl.n	800395a <ADC_ConversionStop+0xba>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003964:	2240      	movs	r2, #64	@ 0x40
 8003966:	601a      	str	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003968:	689a      	ldr	r2, [r3, #8]
 800396a:	0756      	lsls	r6, r2, #29
 800396c:	d50a      	bpl.n	8003984 <ADC_ConversionStop+0xe4>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800396e:	689a      	ldr	r2, [r3, #8]
 8003970:	0795      	lsls	r5, r2, #30
 8003972:	d407      	bmi.n	8003984 <ADC_ConversionStop+0xe4>
  MODIFY_REG(ADCx->CR,
 8003974:	689a      	ldr	r2, [r3, #8]
 8003976:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800397a:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800397e:	f042 0210 	orr.w	r2, r2, #16
 8003982:	609a      	str	r2, [r3, #8]
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003984:	2504      	movs	r5, #4
 8003986:	e7b8      	b.n	80038fa <ADC_ConversionStop+0x5a>
 8003988:	689a      	ldr	r2, [r3, #8]
 800398a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800398e:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8003992:	f042 0210 	orr.w	r2, r2, #16
 8003996:	609a      	str	r2, [r3, #8]
}
 8003998:	e79c      	b.n	80038d4 <ADC_ConversionStop+0x34>
 800399a:	bf00      	nop
 800399c:	a3400000 	.word	0xa3400000

080039a0 <ADC_Enable>:
{
 80039a0:	b570      	push	{r4, r5, r6, lr}
 80039a2:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 80039a4:	2200      	movs	r2, #0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80039a6:	6803      	ldr	r3, [r0, #0]
  __IO uint32_t wait_loop_index = 0UL;
 80039a8:	9201      	str	r2, [sp, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80039aa:	689a      	ldr	r2, [r3, #8]
 80039ac:	07d2      	lsls	r2, r2, #31
 80039ae:	d42c      	bmi.n	8003a0a <ADC_Enable+0x6a>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80039b0:	6899      	ldr	r1, [r3, #8]
 80039b2:	4a28      	ldr	r2, [pc, #160]	@ (8003a54 <ADC_Enable+0xb4>)
 80039b4:	4211      	tst	r1, r2
 80039b6:	4604      	mov	r4, r0
 80039b8:	d12a      	bne.n	8003a10 <ADC_Enable+0x70>
  MODIFY_REG(ADCx->CR,
 80039ba:	689a      	ldr	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80039bc:	4926      	ldr	r1, [pc, #152]	@ (8003a58 <ADC_Enable+0xb8>)
  MODIFY_REG(ADCx->CR,
 80039be:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80039c2:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80039c6:	f042 0201 	orr.w	r2, r2, #1
 80039ca:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80039cc:	688b      	ldr	r3, [r1, #8]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80039ce:	021b      	lsls	r3, r3, #8
 80039d0:	d429      	bmi.n	8003a26 <ADC_Enable+0x86>
    tickstart = HAL_GetTick();
 80039d2:	f7ff fbab 	bl	800312c <HAL_GetTick>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039d6:	6823      	ldr	r3, [r4, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	07d6      	lsls	r6, r2, #31
    tickstart = HAL_GetTick();
 80039dc:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039de:	d414      	bmi.n	8003a0a <ADC_Enable+0x6a>
  MODIFY_REG(ADCx->CR,
 80039e0:	4e1e      	ldr	r6, [pc, #120]	@ (8003a5c <ADC_Enable+0xbc>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80039e2:	689a      	ldr	r2, [r3, #8]
 80039e4:	07d0      	lsls	r0, r2, #31
 80039e6:	d404      	bmi.n	80039f2 <ADC_Enable+0x52>
  MODIFY_REG(ADCx->CR,
 80039e8:	689a      	ldr	r2, [r3, #8]
 80039ea:	4032      	ands	r2, r6
 80039ec:	f042 0201 	orr.w	r2, r2, #1
 80039f0:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80039f2:	f7ff fb9b 	bl	800312c <HAL_GetTick>
 80039f6:	1b43      	subs	r3, r0, r5
 80039f8:	2b02      	cmp	r3, #2
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039fa:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80039fc:	d902      	bls.n	8003a04 <ADC_Enable+0x64>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	07d1      	lsls	r1, r2, #31
 8003a02:	d505      	bpl.n	8003a10 <ADC_Enable+0x70>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	07d2      	lsls	r2, r2, #31
 8003a08:	d5eb      	bpl.n	80039e2 <ADC_Enable+0x42>
  return HAL_OK;
 8003a0a:	2000      	movs	r0, #0
}
 8003a0c:	b002      	add	sp, #8
 8003a0e:	bd70      	pop	{r4, r5, r6, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a10:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003a12:	f043 0310 	orr.w	r3, r3, #16
 8003a16:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a18:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 8003a1a:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a1c:	f043 0301 	orr.w	r3, r3, #1
 8003a20:	65e3      	str	r3, [r4, #92]	@ 0x5c
}
 8003a22:	b002      	add	sp, #8
 8003a24:	bd70      	pop	{r4, r5, r6, pc}
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a26:	4b0e      	ldr	r3, [pc, #56]	@ (8003a60 <ADC_Enable+0xc0>)
 8003a28:	4a0e      	ldr	r2, [pc, #56]	@ (8003a64 <ADC_Enable+0xc4>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	099b      	lsrs	r3, r3, #6
 8003a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a32:	099b      	lsrs	r3, r3, #6
 8003a34:	3301      	adds	r3, #1
 8003a36:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003a3a:	009b      	lsls	r3, r3, #2
 8003a3c:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8003a3e:	9b01      	ldr	r3, [sp, #4]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d0c6      	beq.n	80039d2 <ADC_Enable+0x32>
        wait_loop_index--;
 8003a44:	9b01      	ldr	r3, [sp, #4]
 8003a46:	3b01      	subs	r3, #1
 8003a48:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8003a4a:	9b01      	ldr	r3, [sp, #4]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d1f9      	bne.n	8003a44 <ADC_Enable+0xa4>
 8003a50:	e7bf      	b.n	80039d2 <ADC_Enable+0x32>
 8003a52:	bf00      	nop
 8003a54:	8000003f 	.word	0x8000003f
 8003a58:	50040300 	.word	0x50040300
 8003a5c:	7fffffc0 	.word	0x7fffffc0
 8003a60:	20000854 	.word	0x20000854
 8003a64:	053e2d63 	.word	0x053e2d63

08003a68 <HAL_ADC_Start_DMA>:
{
 8003a68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003a6c:	4b36      	ldr	r3, [pc, #216]	@ (8003b48 <HAL_ADC_Start_DMA+0xe0>)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a6e:	6806      	ldr	r6, [r0, #0]
 8003a70:	689b      	ldr	r3, [r3, #8]
{
 8003a72:	460d      	mov	r5, r1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003a74:	68b1      	ldr	r1, [r6, #8]
 8003a76:	0749      	lsls	r1, r1, #29
 8003a78:	d417      	bmi.n	8003aaa <HAL_ADC_Start_DMA+0x42>
 8003a7a:	4617      	mov	r7, r2
    __HAL_LOCK(hadc);
 8003a7c:	f890 2054 	ldrb.w	r2, [r0, #84]	@ 0x54
 8003a80:	2a01      	cmp	r2, #1
 8003a82:	4604      	mov	r4, r0
 8003a84:	d011      	beq.n	8003aaa <HAL_ADC_Start_DMA+0x42>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003a86:	f003 081f 	and.w	r8, r3, #31
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003a8a:	4b30      	ldr	r3, [pc, #192]	@ (8003b4c <HAL_ADC_Start_DMA+0xe4>)
    __HAL_LOCK(hadc);
 8003a8c:	2001      	movs	r0, #1
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003a8e:	429e      	cmp	r6, r3
    __HAL_LOCK(hadc);
 8003a90:	f884 0054 	strb.w	r0, [r4, #84]	@ 0x54
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003a94:	d00c      	beq.n	8003ab0 <HAL_ADC_Start_DMA+0x48>
 8003a96:	f240 2121 	movw	r1, #545	@ 0x221
 8003a9a:	fa21 f108 	lsr.w	r1, r1, r8
 8003a9e:	4001      	ands	r1, r0
 8003aa0:	d106      	bne.n	8003ab0 <HAL_ADC_Start_DMA+0x48>
      __HAL_UNLOCK(hadc);
 8003aa2:	f884 1054 	strb.w	r1, [r4, #84]	@ 0x54
}
 8003aa6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_LOCK(hadc);
 8003aaa:	2002      	movs	r0, #2
}
 8003aac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8003ab0:	4620      	mov	r0, r4
 8003ab2:	f7ff ff75 	bl	80039a0 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8003ab6:	2800      	cmp	r0, #0
 8003ab8:	d13c      	bne.n	8003b34 <HAL_ADC_Start_DMA+0xcc>
        ADC_STATE_CLR_SET(hadc->State,
 8003aba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003abc:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 8003abe:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003ac2:	f023 0301 	bic.w	r3, r3, #1
 8003ac6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003aca:	65a3      	str	r3, [r4, #88]	@ 0x58
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003acc:	4b20      	ldr	r3, [pc, #128]	@ (8003b50 <HAL_ADC_Start_DMA+0xe8>)
 8003ace:	4299      	cmp	r1, r3
 8003ad0:	d035      	beq.n	8003b3e <HAL_ADC_Start_DMA+0xd6>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003ad2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003ad4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003ad8:	65a3      	str	r3, [r4, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003ada:	6da3      	ldr	r3, [r4, #88]	@ 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003adc:	6d20      	ldr	r0, [r4, #80]	@ 0x50
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003ade:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003ae2:	bf18      	it	ne
 8003ae4:	6de3      	ldrne	r3, [r4, #92]	@ 0x5c
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003ae6:	462a      	mov	r2, r5
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003ae8:	bf18      	it	ne
 8003aea:	f023 0306 	bicne.w	r3, r3, #6
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003aee:	4d19      	ldr	r5, [pc, #100]	@ (8003b54 <HAL_ADC_Start_DMA+0xec>)
          ADC_CLEAR_ERRORCODE(hadc);
 8003af0:	65e3      	str	r3, [r4, #92]	@ 0x5c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003af2:	62c5      	str	r5, [r0, #44]	@ 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003af4:	4d18      	ldr	r5, [pc, #96]	@ (8003b58 <HAL_ADC_Start_DMA+0xf0>)
 8003af6:	6305      	str	r5, [r0, #48]	@ 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003af8:	4d18      	ldr	r5, [pc, #96]	@ (8003b5c <HAL_ADC_Start_DMA+0xf4>)
 8003afa:	6345      	str	r5, [r0, #52]	@ 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003afc:	251c      	movs	r5, #28
 8003afe:	600d      	str	r5, [r1, #0]
        __HAL_UNLOCK(hadc);
 8003b00:	2500      	movs	r5, #0
 8003b02:	f884 5054 	strb.w	r5, [r4, #84]	@ 0x54
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003b06:	684d      	ldr	r5, [r1, #4]
 8003b08:	f045 0510 	orr.w	r5, r5, #16
 8003b0c:	604d      	str	r5, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003b0e:	68cd      	ldr	r5, [r1, #12]
 8003b10:	f045 0501 	orr.w	r5, r5, #1
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003b14:	463b      	mov	r3, r7
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003b16:	60cd      	str	r5, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003b18:	3140      	adds	r1, #64	@ 0x40
 8003b1a:	f000 fc19 	bl	8004350 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003b1e:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8003b20:	6893      	ldr	r3, [r2, #8]
 8003b22:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003b26:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003b2a:	f043 0304 	orr.w	r3, r3, #4
 8003b2e:	6093      	str	r3, [r2, #8]
}
 8003b30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 8003b34:	2300      	movs	r3, #0
 8003b36:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
}
 8003b3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b3e:	f1b8 0f00 	cmp.w	r8, #0
 8003b42:	d1ca      	bne.n	8003ada <HAL_ADC_Start_DMA+0x72>
 8003b44:	e7c5      	b.n	8003ad2 <HAL_ADC_Start_DMA+0x6a>
 8003b46:	bf00      	nop
 8003b48:	50040300 	.word	0x50040300
 8003b4c:	50040200 	.word	0x50040200
 8003b50:	50040100 	.word	0x50040100
 8003b54:	08003329 	.word	0x08003329
 8003b58:	08003319 	.word	0x08003319
 8003b5c:	08003395 	.word	0x08003395

08003b60 <ADC_Disable>:
{
 8003b60:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003b62:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003b64:	689a      	ldr	r2, [r3, #8]
 8003b66:	0795      	lsls	r5, r2, #30
 8003b68:	d502      	bpl.n	8003b70 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003b6a:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8003b6c:	2000      	movs	r0, #0
}
 8003b6e:	bd38      	pop	{r3, r4, r5, pc}
 8003b70:	689a      	ldr	r2, [r3, #8]
 8003b72:	07d4      	lsls	r4, r2, #31
 8003b74:	d5fa      	bpl.n	8003b6c <ADC_Disable+0xc>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003b76:	689a      	ldr	r2, [r3, #8]
 8003b78:	f002 020d 	and.w	r2, r2, #13
 8003b7c:	2a01      	cmp	r2, #1
 8003b7e:	4604      	mov	r4, r0
 8003b80:	d009      	beq.n	8003b96 <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b82:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003b84:	f043 0310 	orr.w	r3, r3, #16
 8003b88:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b8a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003b8c:	f043 0301 	orr.w	r3, r3, #1
 8003b90:	65e3      	str	r3, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 8003b92:	2001      	movs	r0, #1
}
 8003b94:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 8003b96:	689a      	ldr	r2, [r3, #8]
 8003b98:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003b9c:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003ba0:	2103      	movs	r1, #3
 8003ba2:	f042 0202 	orr.w	r2, r2, #2
 8003ba6:	609a      	str	r2, [r3, #8]
 8003ba8:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8003baa:	f7ff fabf 	bl	800312c <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003bae:	6823      	ldr	r3, [r4, #0]
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	07d9      	lsls	r1, r3, #31
    tickstart = HAL_GetTick();
 8003bb4:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003bb6:	d403      	bmi.n	8003bc0 <ADC_Disable+0x60>
 8003bb8:	e7d8      	b.n	8003b6c <ADC_Disable+0xc>
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	07db      	lsls	r3, r3, #31
 8003bbe:	d5d5      	bpl.n	8003b6c <ADC_Disable+0xc>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003bc0:	f7ff fab4 	bl	800312c <HAL_GetTick>
 8003bc4:	1b40      	subs	r0, r0, r5
 8003bc6:	2802      	cmp	r0, #2
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003bc8:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003bca:	d9f6      	bls.n	8003bba <ADC_Disable+0x5a>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003bcc:	689a      	ldr	r2, [r3, #8]
 8003bce:	07d2      	lsls	r2, r2, #31
 8003bd0:	d5f3      	bpl.n	8003bba <ADC_Disable+0x5a>
 8003bd2:	e7d6      	b.n	8003b82 <ADC_Disable+0x22>

08003bd4 <HAL_ADC_Stop_DMA>:
{
 8003bd4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hadc);
 8003bd6:	f890 3054 	ldrb.w	r3, [r0, #84]	@ 0x54
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d028      	beq.n	8003c30 <HAL_ADC_Stop_DMA+0x5c>
 8003bde:	2301      	movs	r3, #1
 8003be0:	f880 3054 	strb.w	r3, [r0, #84]	@ 0x54
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003be4:	2103      	movs	r1, #3
 8003be6:	4604      	mov	r4, r0
 8003be8:	f7ff fe5a 	bl	80038a0 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8003bec:	4605      	mov	r5, r0
 8003bee:	b9d0      	cbnz	r0, 8003c26 <HAL_ADC_Stop_DMA+0x52>
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003bf0:	6823      	ldr	r3, [r4, #0]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003bf2:	6d20      	ldr	r0, [r4, #80]	@ 0x50
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003bf4:	68da      	ldr	r2, [r3, #12]
 8003bf6:	f022 0201 	bic.w	r2, r2, #1
 8003bfa:	60da      	str	r2, [r3, #12]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003bfc:	f890 2025 	ldrb.w	r2, [r0, #37]	@ 0x25
 8003c00:	2a02      	cmp	r2, #2
 8003c02:	d018      	beq.n	8003c36 <HAL_ADC_Stop_DMA+0x62>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003c04:	685a      	ldr	r2, [r3, #4]
 8003c06:	f022 0210 	bic.w	r2, r2, #16
 8003c0a:	605a      	str	r2, [r3, #4]
      tmp_hal_status = ADC_Disable(hadc);
 8003c0c:	4620      	mov	r0, r4
 8003c0e:	f7ff ffa7 	bl	8003b60 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8003c12:	4605      	mov	r5, r0
 8003c14:	b938      	cbnz	r0, 8003c26 <HAL_ADC_Stop_DMA+0x52>
      ADC_STATE_CLR_SET(hadc->State,
 8003c16:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003c18:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003c1c:	f023 0301 	bic.w	r3, r3, #1
 8003c20:	f043 0301 	orr.w	r3, r3, #1
 8003c24:	65a3      	str	r3, [r4, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 8003c26:	2300      	movs	r3, #0
 8003c28:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54
}
 8003c2c:	4628      	mov	r0, r5
 8003c2e:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hadc);
 8003c30:	2502      	movs	r5, #2
}
 8003c32:	4628      	mov	r0, r5
 8003c34:	bd38      	pop	{r3, r4, r5, pc}
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8003c36:	f000 fbcf 	bl	80043d8 <HAL_DMA_Abort>
      if (tmp_hal_status != HAL_OK)
 8003c3a:	4605      	mov	r5, r0
 8003c3c:	b160      	cbz	r0, 8003c58 <HAL_ADC_Stop_DMA+0x84>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003c3e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003c40:	6822      	ldr	r2, [r4, #0]
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003c42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c46:	65a3      	str	r3, [r4, #88]	@ 0x58
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003c48:	6853      	ldr	r3, [r2, #4]
 8003c4a:	f023 0310 	bic.w	r3, r3, #16
      (void)ADC_Disable(hadc);
 8003c4e:	4620      	mov	r0, r4
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003c50:	6053      	str	r3, [r2, #4]
      (void)ADC_Disable(hadc);
 8003c52:	f7ff ff85 	bl	8003b60 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8003c56:	e7e6      	b.n	8003c26 <HAL_ADC_Stop_DMA+0x52>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003c58:	6822      	ldr	r2, [r4, #0]
 8003c5a:	6853      	ldr	r3, [r2, #4]
 8003c5c:	f023 0310 	bic.w	r3, r3, #16
 8003c60:	6053      	str	r3, [r2, #4]
    if (tmp_hal_status == HAL_OK)
 8003c62:	e7d3      	b.n	8003c0c <HAL_ADC_Stop_DMA+0x38>

08003c64 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003c64:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003c66:	f890 3054 	ldrb.w	r3, [r0, #84]	@ 0x54
{
 8003c6a:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8003c6c:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8003c6e:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0UL;
 8003c70:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8003c72:	d03f      	beq.n	8003cf4 <HAL_ADCEx_Calibration_Start+0x90>
 8003c74:	2301      	movs	r3, #1
 8003c76:	f880 3054 	strb.w	r3, [r0, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003c7a:	4604      	mov	r4, r0
 8003c7c:	460d      	mov	r5, r1
 8003c7e:	f7ff ff6f 	bl	8003b60 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c82:	6da3      	ldr	r3, [r4, #88]	@ 0x58
  if (tmp_hal_status == HAL_OK)
 8003c84:	b9e0      	cbnz	r0, 8003cc0 <HAL_ADCEx_Calibration_Start+0x5c>
    ADC_STATE_CLR_SET(hadc->State,
 8003c86:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003c8a:	f023 0302 	bic.w	r3, r3, #2
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003c8e:	6822      	ldr	r2, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 8003c90:	f043 0302 	orr.w	r3, r3, #2
 8003c94:	65a3      	str	r3, [r4, #88]	@ 0x58
  MODIFY_REG(ADCx->CR,
 8003c96:	6893      	ldr	r3, [r2, #8]
 8003c98:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003c9c:	f005 4180 	and.w	r1, r5, #1073741824	@ 0x40000000
 8003ca0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003ca4:	430b      	orrs	r3, r1
 8003ca6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003caa:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003cac:	6893      	ldr	r3, [r2, #8]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	db0e      	blt.n	8003cd0 <HAL_ADCEx_Calibration_Start+0x6c>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003cb2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003cb4:	f023 0303 	bic.w	r3, r3, #3
 8003cb8:	f043 0301 	orr.w	r3, r3, #1
 8003cbc:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003cbe:	e002      	b.n	8003cc6 <HAL_ADCEx_Calibration_Start+0x62>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cc0:	f043 0310 	orr.w	r3, r3, #16
 8003cc4:	65a3      	str	r3, [r4, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	f884 3054 	strb.w	r3, [r4, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
}
 8003ccc:	b003      	add	sp, #12
 8003cce:	bd30      	pop	{r4, r5, pc}
      wait_loop_index++;
 8003cd0:	9b01      	ldr	r3, [sp, #4]
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003cd6:	9b01      	ldr	r3, [sp, #4]
 8003cd8:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8003cdc:	d3e6      	bcc.n	8003cac <HAL_ADCEx_Calibration_Start+0x48>
        ADC_STATE_CLR_SET(hadc->State,
 8003cde:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003ce0:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8003ce4:	2200      	movs	r2, #0
        ADC_STATE_CLR_SET(hadc->State,
 8003ce6:	f043 0310 	orr.w	r3, r3, #16
 8003cea:	65a3      	str	r3, [r4, #88]	@ 0x58
        __HAL_UNLOCK(hadc);
 8003cec:	f884 2054 	strb.w	r2, [r4, #84]	@ 0x54
        return HAL_ERROR;
 8003cf0:	2001      	movs	r0, #1
 8003cf2:	e7eb      	b.n	8003ccc <HAL_ADCEx_Calibration_Start+0x68>
  __HAL_LOCK(hadc);
 8003cf4:	2002      	movs	r0, #2
}
 8003cf6:	b003      	add	sp, #12
 8003cf8:	bd30      	pop	{r4, r5, pc}
 8003cfa:	bf00      	nop

08003cfc <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003cfc:	f890 2054 	ldrb.w	r2, [r0, #84]	@ 0x54
 8003d00:	2a01      	cmp	r2, #1
 8003d02:	d049      	beq.n	8003d98 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
{
 8003d04:	b4f0      	push	{r4, r5, r6, r7}

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003d06:	6804      	ldr	r4, [r0, #0]
 8003d08:	4d30      	ldr	r5, [pc, #192]	@ (8003dcc <HAL_ADCEx_MultiModeConfigChannel+0xd0>)
{
 8003d0a:	b09a      	sub	sp, #104	@ 0x68
 8003d0c:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003d0e:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8003d10:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003d12:	42ac      	cmp	r4, r5
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003d14:	9216      	str	r2, [sp, #88]	@ 0x58
  __HAL_LOCK(hadc);
 8003d16:	f883 0054 	strb.w	r0, [r3, #84]	@ 0x54
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003d1a:	9217      	str	r2, [sp, #92]	@ 0x5c
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003d1c:	d008      	beq.n	8003d30 <HAL_ADCEx_MultiModeConfigChannel+0x34>

  if (tmp_hadc_slave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d1e:	6d99      	ldr	r1, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003d20:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d24:	f041 0120 	orr.w	r1, r1, #32
 8003d28:	6599      	str	r1, [r3, #88]	@ 0x58
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8003d2a:	b01a      	add	sp, #104	@ 0x68
 8003d2c:	bcf0      	pop	{r4, r5, r6, r7}
 8003d2e:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003d30:	4a27      	ldr	r2, [pc, #156]	@ (8003dd0 <HAL_ADCEx_MultiModeConfigChannel+0xd4>)
 8003d32:	6890      	ldr	r0, [r2, #8]
 8003d34:	0740      	lsls	r0, r0, #29
 8003d36:	d50b      	bpl.n	8003d50 <HAL_ADCEx_MultiModeConfigChannel+0x54>
 8003d38:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d3a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003d3c:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 8003d40:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d42:	659a      	str	r2, [r3, #88]	@ 0x58
  __HAL_UNLOCK(hadc);
 8003d44:	2200      	movs	r2, #0
 8003d46:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
}
 8003d4a:	b01a      	add	sp, #104	@ 0x68
 8003d4c:	bcf0      	pop	{r4, r5, r6, r7}
 8003d4e:	4770      	bx	lr
 8003d50:	68a0      	ldr	r0, [r4, #8]
 8003d52:	0740      	lsls	r0, r0, #29
 8003d54:	d4f1      	bmi.n	8003d3a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003d56:	680d      	ldr	r5, [r1, #0]
 8003d58:	b305      	cbz	r5, 8003d9c <HAL_ADCEx_MultiModeConfigChannel+0xa0>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003d5a:	4e1e      	ldr	r6, [pc, #120]	@ (8003dd4 <HAL_ADCEx_MultiModeConfigChannel+0xd8>)
 8003d5c:	684f      	ldr	r7, [r1, #4]
 8003d5e:	68b0      	ldr	r0, [r6, #8]
 8003d60:	f893 c030 	ldrb.w	ip, [r3, #48]	@ 0x30
 8003d64:	f420 4060 	bic.w	r0, r0, #57344	@ 0xe000
 8003d68:	4338      	orrs	r0, r7
 8003d6a:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
 8003d6e:	60b0      	str	r0, [r6, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003d70:	68a0      	ldr	r0, [r4, #8]
 8003d72:	6892      	ldr	r2, [r2, #8]
 8003d74:	f012 0f01 	tst.w	r2, #1
 8003d78:	4a17      	ldr	r2, [pc, #92]	@ (8003dd8 <HAL_ADCEx_MultiModeConfigChannel+0xdc>)
 8003d7a:	6892      	ldr	r2, [r2, #8]
 8003d7c:	d123      	bne.n	8003dc6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003d7e:	4302      	orrs	r2, r0
 8003d80:	07d7      	lsls	r7, r2, #31
 8003d82:	d420      	bmi.n	8003dc6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
        MODIFY_REG(tmpADC_Common->CCR,
 8003d84:	68b2      	ldr	r2, [r6, #8]
 8003d86:	6889      	ldr	r1, [r1, #8]
 8003d88:	f422 6271 	bic.w	r2, r2, #3856	@ 0xf10
 8003d8c:	430d      	orrs	r5, r1
 8003d8e:	f022 020f 	bic.w	r2, r2, #15
 8003d92:	4315      	orrs	r5, r2
 8003d94:	60b5      	str	r5, [r6, #8]
 8003d96:	e016      	b.n	8003dc6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
  __HAL_LOCK(hadc);
 8003d98:	2002      	movs	r0, #2
}
 8003d9a:	4770      	bx	lr
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003d9c:	480d      	ldr	r0, [pc, #52]	@ (8003dd4 <HAL_ADCEx_MultiModeConfigChannel+0xd8>)
 8003d9e:	6881      	ldr	r1, [r0, #8]
 8003da0:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 8003da4:	6081      	str	r1, [r0, #8]
 8003da6:	68a1      	ldr	r1, [r4, #8]
 8003da8:	6892      	ldr	r2, [r2, #8]
 8003daa:	f012 0f01 	tst.w	r2, #1
 8003dae:	4a0a      	ldr	r2, [pc, #40]	@ (8003dd8 <HAL_ADCEx_MultiModeConfigChannel+0xdc>)
 8003db0:	6892      	ldr	r2, [r2, #8]
 8003db2:	d108      	bne.n	8003dc6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003db4:	430a      	orrs	r2, r1
 8003db6:	07d4      	lsls	r4, r2, #31
 8003db8:	d405      	bmi.n	8003dc6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003dba:	6882      	ldr	r2, [r0, #8]
 8003dbc:	f422 6271 	bic.w	r2, r2, #3856	@ 0xf10
 8003dc0:	f022 020f 	bic.w	r2, r2, #15
 8003dc4:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003dc6:	2000      	movs	r0, #0
 8003dc8:	e7bc      	b.n	8003d44 <HAL_ADCEx_MultiModeConfigChannel+0x48>
 8003dca:	bf00      	nop
 8003dcc:	50040000 	.word	0x50040000
 8003dd0:	50040100 	.word	0x50040100
 8003dd4:	50040300 	.word	0x50040300
 8003dd8:	50040200 	.word	0x50040200

08003ddc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ddc:	4907      	ldr	r1, [pc, #28]	@ (8003dfc <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003dde:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003de0:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003de2:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003de6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003dea:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003dec:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003dee:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003df2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8003df6:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003df8:	4770      	bx	lr
 8003dfa:	bf00      	nop
 8003dfc:	e000ed00 	.word	0xe000ed00

08003e00 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e00:	4b1b      	ldr	r3, [pc, #108]	@ (8003e70 <HAL_NVIC_SetPriority+0x70>)
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e08:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e0a:	f1c3 0e07 	rsb	lr, r3, #7
 8003e0e:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e12:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e16:	bf28      	it	cs
 8003e18:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e1c:	f1bc 0f06 	cmp.w	ip, #6
 8003e20:	d91c      	bls.n	8003e5c <HAL_NVIC_SetPriority+0x5c>
 8003e22:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e26:	f04f 33ff 	mov.w	r3, #4294967295
 8003e2a:	fa03 f30c 	lsl.w	r3, r3, ip
 8003e2e:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e32:	f04f 33ff 	mov.w	r3, #4294967295
 8003e36:	fa03 f30e 	lsl.w	r3, r3, lr
 8003e3a:	ea21 0303 	bic.w	r3, r1, r3
 8003e3e:	fa03 f30c 	lsl.w	r3, r3, ip
 8003e42:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e44:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8003e46:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e48:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8003e4a:	db0a      	blt.n	8003e62 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e4c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8003e50:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8003e54:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003e58:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e5c:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e5e:	4694      	mov	ip, r2
 8003e60:	e7e7      	b.n	8003e32 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e62:	4a04      	ldr	r2, [pc, #16]	@ (8003e74 <HAL_NVIC_SetPriority+0x74>)
 8003e64:	f000 000f 	and.w	r0, r0, #15
 8003e68:	4402      	add	r2, r0
 8003e6a:	7613      	strb	r3, [r2, #24]
 8003e6c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e70:	e000ed00 	.word	0xe000ed00
 8003e74:	e000ecfc 	.word	0xe000ecfc

08003e78 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003e78:	2800      	cmp	r0, #0
 8003e7a:	db07      	blt.n	8003e8c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e7c:	4a04      	ldr	r2, [pc, #16]	@ (8003e90 <HAL_NVIC_EnableIRQ+0x18>)
 8003e7e:	0941      	lsrs	r1, r0, #5
 8003e80:	2301      	movs	r3, #1
 8003e82:	f000 001f 	and.w	r0, r0, #31
 8003e86:	4083      	lsls	r3, r0
 8003e88:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003e8c:	4770      	bx	lr
 8003e8e:	bf00      	nop
 8003e90:	e000e100 	.word	0xe000e100

08003e94 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e94:	3801      	subs	r0, #1
 8003e96:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8003e9a:	d301      	bcc.n	8003ea0 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e9c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003e9e:	4770      	bx	lr
{
 8003ea0:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ea2:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ea6:	4c07      	ldr	r4, [pc, #28]	@ (8003ec4 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ea8:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eaa:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 8003eae:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003eb2:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003eb4:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003eb6:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003eb8:	619a      	str	r2, [r3, #24]
}
 8003eba:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ebe:	6119      	str	r1, [r3, #16]
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop
 8003ec4:	e000ed00 	.word	0xe000ed00

08003ec8 <CRYP_SetKey>:
  */
static HAL_StatusTypeDef  CRYP_SetKey(CRYP_HandleTypeDef *hcryp)
{
  uint32_t keyaddr;

  if (hcryp->Init.pKey == NULL)
 8003ec8:	6a03      	ldr	r3, [r0, #32]
 8003eca:	b32b      	cbz	r3, 8003f18 <CRYP_SetKey+0x50>
{
 8003ecc:	b410      	push	{r4}
  }


  keyaddr = (uint32_t)(hcryp->Init.pKey);

  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 8003ece:	68c4      	ldr	r4, [r0, #12]
  {
    hcryp->Instance->KEYR7 = __REV(*(uint32_t*)(keyaddr));
 8003ed0:	6802      	ldr	r2, [r0, #0]
  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 8003ed2:	f5b4 2f80 	cmp.w	r4, #262144	@ 0x40000
  keyaddr = (uint32_t)(hcryp->Init.pKey);
 8003ed6:	4619      	mov	r1, r3
  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 8003ed8:	d10e      	bne.n	8003ef8 <CRYP_SetKey+0x30>
  return __builtin_bswap32(value);
 8003eda:	6818      	ldr	r0, [r3, #0]
 8003edc:	ba00      	rev	r0, r0
    hcryp->Instance->KEYR7 = __REV(*(uint32_t*)(keyaddr));
 8003ede:	63d0      	str	r0, [r2, #60]	@ 0x3c
 8003ee0:	6858      	ldr	r0, [r3, #4]
 8003ee2:	ba00      	rev	r0, r0
    keyaddr+=4U;
    hcryp->Instance->KEYR6 = __REV(*(uint32_t*)(keyaddr));
 8003ee4:	6390      	str	r0, [r2, #56]	@ 0x38
 8003ee6:	6898      	ldr	r0, [r3, #8]
 8003ee8:	ba00      	rev	r0, r0
    keyaddr+=4U;
    hcryp->Instance->KEYR5 = __REV(*(uint32_t*)(keyaddr));
 8003eea:	6350      	str	r0, [r2, #52]	@ 0x34
 8003eec:	68d8      	ldr	r0, [r3, #12]
    keyaddr+=4U;
    hcryp->Instance->KEYR4 = __REV(*(uint32_t*)(keyaddr));
    keyaddr+=4U;
 8003eee:	f103 0110 	add.w	r1, r3, #16
 8003ef2:	ba00      	rev	r0, r0
  }

  hcryp->Instance->KEYR3 = __REV(*(uint32_t*)(keyaddr));
 8003ef4:	460b      	mov	r3, r1
    hcryp->Instance->KEYR4 = __REV(*(uint32_t*)(keyaddr));
 8003ef6:	6310      	str	r0, [r2, #48]	@ 0x30
 8003ef8:	681b      	ldr	r3, [r3, #0]
  hcryp->Instance->KEYR1 = __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4U;
  hcryp->Instance->KEYR0 = __REV(*(uint32_t*)(keyaddr));

  return HAL_OK;
}
 8003efa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003efe:	ba1b      	rev	r3, r3
  hcryp->Instance->KEYR3 = __REV(*(uint32_t*)(keyaddr));
 8003f00:	61d3      	str	r3, [r2, #28]
 8003f02:	684b      	ldr	r3, [r1, #4]
 8003f04:	ba1b      	rev	r3, r3
  hcryp->Instance->KEYR2 = __REV(*(uint32_t*)(keyaddr));
 8003f06:	6193      	str	r3, [r2, #24]
 8003f08:	688b      	ldr	r3, [r1, #8]
 8003f0a:	ba1b      	rev	r3, r3
  hcryp->Instance->KEYR1 = __REV(*(uint32_t*)(keyaddr));
 8003f0c:	6153      	str	r3, [r2, #20]
 8003f0e:	68cb      	ldr	r3, [r1, #12]
 8003f10:	ba1b      	rev	r3, r3
  return HAL_OK;
 8003f12:	2000      	movs	r0, #0
  hcryp->Instance->KEYR0 = __REV(*(uint32_t*)(keyaddr));
 8003f14:	6113      	str	r3, [r2, #16]
}
 8003f16:	4770      	bx	lr
    return HAL_ERROR;
 8003f18:	2001      	movs	r0, #1
}
 8003f1a:	4770      	bx	lr

08003f1c <HAL_CRYP_Init>:
  if(hcryp == NULL)
 8003f1c:	2800      	cmp	r0, #0
 8003f1e:	f000 80a5 	beq.w	800406c <HAL_CRYP_Init+0x150>
  if ((hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION_DECRYPT) &&\
 8003f22:	6902      	ldr	r2, [r0, #16]
 8003f24:	2a18      	cmp	r2, #24
{
 8003f26:	b570      	push	{r4, r5, r6, lr}
 8003f28:	4604      	mov	r4, r0
  if ((hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION_DECRYPT) &&\
 8003f2a:	d04d      	beq.n	8003fc8 <HAL_CRYP_Init+0xac>
  if ((hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 8003f2c:	2a08      	cmp	r2, #8
 8003f2e:	d03e      	beq.n	8003fae <HAL_CRYP_Init+0x92>
  if(hcryp->State == HAL_CRYP_STATE_RESET)
 8003f30:	f894 3055 	ldrb.w	r3, [r4, #85]	@ 0x55
 8003f34:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d03e      	beq.n	8003fba <HAL_CRYP_Init+0x9e>
  __HAL_CRYP_DISABLE(hcryp);
 8003f3c:	6825      	ldr	r5, [r4, #0]
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 8003f3e:	68e1      	ldr	r1, [r4, #12]
  hcryp->State = HAL_CRYP_STATE_BUSY;
 8003f40:	2302      	movs	r3, #2
 8003f42:	f884 3055 	strb.w	r3, [r4, #85]	@ 0x55
  __HAL_CRYP_DISABLE(hcryp);
 8003f46:	682b      	ldr	r3, [r5, #0]
 8003f48:	f023 0301 	bic.w	r3, r3, #1
 8003f4c:	602b      	str	r3, [r5, #0]
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 8003f4e:	682b      	ldr	r3, [r5, #0]
 8003f50:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f54:	430b      	orrs	r3, r1
  if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 8003f56:	2a08      	cmp	r2, #8
  hcryp->Phase = HAL_CRYP_PHASE_NOT_USED;
 8003f58:	f04f 010a 	mov.w	r1, #10
  MODIFY_REG(hcryp->Instance->CR, AES_CR_KEYSIZE, hcryp->Init.KeySize);
 8003f5c:	602b      	str	r3, [r5, #0]
  hcryp->Phase = HAL_CRYP_PHASE_NOT_USED;
 8003f5e:	f884 1048 	strb.w	r1, [r4, #72]	@ 0x48
  if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 8003f62:	d067      	beq.n	8004034 <HAL_CRYP_Init+0x118>
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 8003f64:	e9d4 6005 	ldrd	r6, r0, [r4, #20]
    if (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_GCM_GMAC)
 8003f68:	2e60      	cmp	r6, #96	@ 0x60
 8003f6a:	d033      	beq.n	8003fd4 <HAL_CRYP_Init+0xb8>
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.DataType|hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 8003f6c:	6829      	ldr	r1, [r5, #0]
 8003f6e:	68a3      	ldr	r3, [r4, #8]
 8003f70:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8003f74:	f021 017e 	bic.w	r1, r1, #126	@ 0x7e
 8003f78:	4333      	orrs	r3, r6
 8003f7a:	430b      	orrs	r3, r1
 8003f7c:	4313      	orrs	r3, r2
    || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 8003f7e:	f5b6 3f80 	cmp.w	r6, #65536	@ 0x10000
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.DataType|hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 8003f82:	602b      	str	r3, [r5, #0]
    || (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 8003f84:	d062      	beq.n	800404c <HAL_CRYP_Init+0x130>
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 8003f86:	2800      	cmp	r0, #0
 8003f88:	d04c      	beq.n	8004024 <HAL_CRYP_Init+0x108>
    if (hcryp->Init.ChainingMode != CRYP_CHAINMODE_AES_ECB)
 8003f8a:	2e00      	cmp	r6, #0
 8003f8c:	d13a      	bne.n	8004004 <HAL_CRYP_Init+0xe8>
  hcryp->CrypInCount = 0;
 8003f8e:	2200      	movs	r2, #0
 8003f90:	2300      	movs	r3, #0
 8003f92:	e9c4 2310 	strd	r2, r3, [r4, #64]	@ 0x40
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 8003f96:	2000      	movs	r0, #0
  hcryp->State = HAL_CRYP_STATE_READY;
 8003f98:	2301      	movs	r3, #1
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 8003f9a:	65a0      	str	r0, [r4, #88]	@ 0x58
  hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
 8003f9c:	f884 005c 	strb.w	r0, [r4, #92]	@ 0x5c
  hcryp->State = HAL_CRYP_STATE_READY;
 8003fa0:	f884 3055 	strb.w	r3, [r4, #85]	@ 0x55
  __HAL_CRYP_ENABLE(hcryp);
 8003fa4:	682b      	ldr	r3, [r5, #0]
 8003fa6:	f043 0301 	orr.w	r3, r3, #1
 8003faa:	602b      	str	r3, [r5, #0]
}
 8003fac:	bd70      	pop	{r4, r5, r6, pc}
   && (hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CMAC))
 8003fae:	6943      	ldr	r3, [r0, #20]
 8003fb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fb4:	d1bc      	bne.n	8003f30 <HAL_CRYP_Init+0x14>
    return HAL_ERROR;
 8003fb6:	2001      	movs	r0, #1
}
 8003fb8:	bd70      	pop	{r4, r5, r6, pc}
    hcryp->Lock = HAL_UNLOCKED;
 8003fba:	f884 1054 	strb.w	r1, [r4, #84]	@ 0x54
    HAL_CRYP_MspInit(hcryp);
 8003fbe:	4620      	mov	r0, r4
 8003fc0:	f7fd f9fe 	bl	80013c0 <HAL_CRYP_MspInit>
  if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 8003fc4:	6922      	ldr	r2, [r4, #16]
 8003fc6:	e7b9      	b.n	8003f3c <HAL_CRYP_Init+0x20>
         ((hcryp->Init.ChainingMode == CRYP_CHAINMODE_AES_CTR)           \
 8003fc8:	6943      	ldr	r3, [r0, #20]
  if ((hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION_DECRYPT) &&\
 8003fca:	f023 0120 	bic.w	r1, r3, #32
 8003fce:	2940      	cmp	r1, #64	@ 0x40
 8003fd0:	d1ee      	bne.n	8003fb0 <HAL_CRYP_Init+0x94>
 8003fd2:	e7f0      	b.n	8003fb6 <HAL_CRYP_Init+0x9a>
      MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE|AES_CR_MODE|AES_CR_CHMOD, hcryp->Init.OperatingMode|hcryp->Init.ChainingMode);
 8003fd4:	682b      	ldr	r3, [r5, #0]
 8003fd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fda:	f023 037e 	bic.w	r3, r3, #126	@ 0x7e
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003fe4:	602b      	str	r3, [r5, #0]
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 8003fe6:	682b      	ldr	r3, [r5, #0]
 8003fe8:	69e2      	ldr	r2, [r4, #28]
 8003fea:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 8003fee:	4313      	orrs	r3, r2
      hcryp->Phase = HAL_CRYP_PHASE_START;
 8003ff0:	2203      	movs	r2, #3
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 8003ff2:	602b      	str	r3, [r5, #0]
      hcryp->Phase = HAL_CRYP_PHASE_START;
 8003ff4:	f884 2048 	strb.w	r2, [r4, #72]	@ 0x48
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 8003ff8:	b920      	cbnz	r0, 8004004 <HAL_CRYP_Init+0xe8>
      if (CRYP_SetKey(hcryp) != HAL_OK)
 8003ffa:	4620      	mov	r0, r4
 8003ffc:	f7ff ff64 	bl	8003ec8 <CRYP_SetKey>
 8004000:	2800      	cmp	r0, #0
 8004002:	d1d8      	bne.n	8003fb6 <HAL_CRYP_Init+0x9a>
    hcryp->Instance->IVR0 = 0;
  }
  else
#endif
  {
    if (hcryp->Init.pInitVect == NULL)
 8004004:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004006:	2b00      	cmp	r3, #0
 8004008:	d0d5      	beq.n	8003fb6 <HAL_CRYP_Init+0x9a>
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	ba12      	rev	r2, r2
      return HAL_ERROR;
    }

    ivaddr = (uint32_t)(hcryp->Init.pInitVect);

    hcryp->Instance->IVR3 = __REV(*(uint32_t*)(ivaddr));
 800400e:	62ea      	str	r2, [r5, #44]	@ 0x2c
 8004010:	685a      	ldr	r2, [r3, #4]
 8004012:	ba12      	rev	r2, r2
    ivaddr+=4U;
    hcryp->Instance->IVR2 = __REV(*(uint32_t*)(ivaddr));
 8004014:	62aa      	str	r2, [r5, #40]	@ 0x28
 8004016:	689a      	ldr	r2, [r3, #8]
 8004018:	ba12      	rev	r2, r2
    ivaddr+=4U;
    hcryp->Instance->IVR1 = __REV(*(uint32_t*)(ivaddr));
 800401a:	626a      	str	r2, [r5, #36]	@ 0x24
 800401c:	68db      	ldr	r3, [r3, #12]
 800401e:	ba1b      	rev	r3, r3
    ivaddr+=4U;
    hcryp->Instance->IVR0 = __REV(*(uint32_t*)(ivaddr));
 8004020:	622b      	str	r3, [r5, #32]
 8004022:	e7b4      	b.n	8003f8e <HAL_CRYP_Init+0x72>
      if (CRYP_SetKey(hcryp) != HAL_OK)
 8004024:	4620      	mov	r0, r4
 8004026:	f7ff ff4f 	bl	8003ec8 <CRYP_SetKey>
 800402a:	2800      	cmp	r0, #0
 800402c:	d1c3      	bne.n	8003fb6 <HAL_CRYP_Init+0x9a>
    if (hcryp->Init.ChainingMode != CRYP_CHAINMODE_AES_ECB)
 800402e:	2e00      	cmp	r6, #0
 8004030:	d0ad      	beq.n	8003f8e <HAL_CRYP_Init+0x72>
 8004032:	e7e7      	b.n	8004004 <HAL_CRYP_Init+0xe8>
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_ALGOMODE_KEYDERIVATION);
 8004034:	682b      	ldr	r3, [r5, #0]
 8004036:	f023 0318 	bic.w	r3, r3, #24
 800403a:	f043 0308 	orr.w	r3, r3, #8
    if (CRYP_SetKey(hcryp) != HAL_OK)
 800403e:	4620      	mov	r0, r4
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_ALGOMODE_KEYDERIVATION);
 8004040:	602b      	str	r3, [r5, #0]
    if (CRYP_SetKey(hcryp) != HAL_OK)
 8004042:	f7ff ff41 	bl	8003ec8 <CRYP_SetKey>
 8004046:	2800      	cmp	r0, #0
 8004048:	d0a1      	beq.n	8003f8e <HAL_CRYP_Init+0x72>
 800404a:	e7b4      	b.n	8003fb6 <HAL_CRYP_Init+0x9a>
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 800404c:	682b      	ldr	r3, [r5, #0]
 800404e:	69e2      	ldr	r2, [r4, #28]
 8004050:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 8004054:	4313      	orrs	r3, r2
      hcryp->Phase = HAL_CRYP_PHASE_START;
 8004056:	2203      	movs	r2, #3
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, hcryp->Init.GCMCMACPhase);
 8004058:	602b      	str	r3, [r5, #0]
      hcryp->Phase = HAL_CRYP_PHASE_START;
 800405a:	f884 2048 	strb.w	r2, [r4, #72]	@ 0x48
    if (hcryp->Init.KeyWriteFlag == CRYP_KEY_WRITE_ENABLE)
 800405e:	b138      	cbz	r0, 8004070 <HAL_CRYP_Init+0x154>
    hcryp->Instance->IVR3 = 0;
 8004060:	2300      	movs	r3, #0
 8004062:	62eb      	str	r3, [r5, #44]	@ 0x2c
    hcryp->Instance->IVR2 = 0;
 8004064:	62ab      	str	r3, [r5, #40]	@ 0x28
    hcryp->Instance->IVR1 = 0;
 8004066:	626b      	str	r3, [r5, #36]	@ 0x24
    hcryp->Instance->IVR0 = 0;
 8004068:	622b      	str	r3, [r5, #32]
 800406a:	e790      	b.n	8003f8e <HAL_CRYP_Init+0x72>
    return HAL_ERROR;
 800406c:	2001      	movs	r0, #1
}
 800406e:	4770      	bx	lr
      if (CRYP_SetKey(hcryp) != HAL_OK)
 8004070:	4620      	mov	r0, r4
 8004072:	f7ff ff29 	bl	8003ec8 <CRYP_SetKey>
 8004076:	2800      	cmp	r0, #0
 8004078:	d19d      	bne.n	8003fb6 <HAL_CRYP_Init+0x9a>
 800407a:	e7f1      	b.n	8004060 <HAL_CRYP_Init+0x144>

0800407c <HAL_CRYPEx_AES>:
  *                     case of key derivation only.
  * @param  Timeout Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYPEx_AES(CRYP_HandleTypeDef *hcryp, uint8_t *pInputData, uint16_t Size, uint8_t *pOutputData, uint32_t Timeout)
{
 800407c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

  if (hcryp->State == HAL_CRYP_STATE_READY)
 8004080:	f890 5055 	ldrb.w	r5, [r0, #85]	@ 0x55
 8004084:	2d01      	cmp	r5, #1
 8004086:	f040 8089 	bne.w	800419c <HAL_CRYPEx_AES+0x120>
 800408a:	4606      	mov	r6, r0
 800408c:	461c      	mov	r4, r3
  {
    /* Check parameters setting */
    if (hcryp->Init.OperatingMode == CRYP_ALGOMODE_KEYDERIVATION)
 800408e:	6933      	ldr	r3, [r6, #16]
 8004090:	2b08      	cmp	r3, #8
 8004092:	b2e8      	uxtb	r0, r5
 8004094:	d04b      	beq.n	800412e <HAL_CRYPEx_AES+0xb2>
        return  HAL_ERROR;
      }
    }
    else
    {
      if ((pInputData == NULL) || (pOutputData == NULL) || (Size == 0U))
 8004096:	2900      	cmp	r1, #0
 8004098:	d07e      	beq.n	8004198 <HAL_CRYPEx_AES+0x11c>
 800409a:	2c00      	cmp	r4, #0
 800409c:	d07c      	beq.n	8004198 <HAL_CRYPEx_AES+0x11c>
 800409e:	4617      	mov	r7, r2
 80040a0:	2a00      	cmp	r2, #0
 80040a2:	d079      	beq.n	8004198 <HAL_CRYPEx_AES+0x11c>
        return  HAL_ERROR;
      }
    }

    /* Process Locked */
    __HAL_LOCK(hcryp);
 80040a4:	f896 3054 	ldrb.w	r3, [r6, #84]	@ 0x54
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d077      	beq.n	800419c <HAL_CRYPEx_AES+0x120>
 80040ac:	9a08      	ldr	r2, [sp, #32]
 80040ae:	f886 0054 	strb.w	r0, [r6, #84]	@ 0x54

    /* Change the CRYP state */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 80040b2:	2302      	movs	r3, #2
 80040b4:	3201      	adds	r2, #1
 80040b6:	f886 3055 	strb.w	r3, [r6, #85]	@ 0x55
  uint32_t index;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;


  for(index=0U ; (index < Ilength); index += 16U)
 80040ba:	f101 0510 	add.w	r5, r1, #16
  {
    /* Write the Input block in the Data Input register */
    hcryp->Instance->DINR = *(uint32_t*)(inputaddr);
 80040be:	6833      	ldr	r3, [r6, #0]
 80040c0:	f104 0410 	add.w	r4, r4, #16
  for(index=0U ; (index < Ilength); index += 16U)
 80040c4:	f04f 0800 	mov.w	r8, #0
 80040c8:	f040 8088 	bne.w	80041dc <HAL_CRYPEx_AES+0x160>
    hcryp->Instance->DINR = *(uint32_t*)(inputaddr);
 80040cc:	f855 2c10 	ldr.w	r2, [r5, #-16]
 80040d0:	609a      	str	r2, [r3, #8]
    inputaddr+=4U;
    hcryp->Instance->DINR = *(uint32_t*)(inputaddr);
 80040d2:	f855 2c0c 	ldr.w	r2, [r5, #-12]
 80040d6:	609a      	str	r2, [r3, #8]
    inputaddr+=4U;
    hcryp->Instance->DINR  = *(uint32_t*)(inputaddr);
 80040d8:	f855 2c08 	ldr.w	r2, [r5, #-8]
 80040dc:	609a      	str	r2, [r3, #8]
    inputaddr+=4U;
    hcryp->Instance->DINR = *(uint32_t*)(inputaddr);
 80040de:	f855 2c04 	ldr.w	r2, [r5, #-4]
 80040e2:	609a      	str	r2, [r3, #8]
static HAL_StatusTypeDef CRYP_WaitOnCCFlag(CRYP_HandleTypeDef const * const hcryp, uint32_t Timeout)
{
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 80040e4:	f7ff f822 	bl	800312c <HAL_GetTick>

  while(HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 80040e8:	6833      	ldr	r3, [r6, #0]
 80040ea:	6859      	ldr	r1, [r3, #4]
 80040ec:	07c8      	lsls	r0, r1, #31
 80040ee:	d5fc      	bpl.n	80040ea <HAL_CRYPEx_AES+0x6e>
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 80040f0:	6819      	ldr	r1, [r3, #0]
 80040f2:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 80040f6:	6019      	str	r1, [r3, #0]
    *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 80040f8:	68d9      	ldr	r1, [r3, #12]
 80040fa:	f844 1c10 	str.w	r1, [r4, #-16]
    *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 80040fe:	68d9      	ldr	r1, [r3, #12]
 8004100:	f844 1c0c 	str.w	r1, [r4, #-12]
    *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 8004104:	68d9      	ldr	r1, [r3, #12]
 8004106:	f844 1c08 	str.w	r1, [r4, #-8]
    *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 800410a:	68d9      	ldr	r1, [r3, #12]
 800410c:	f844 1c04 	str.w	r1, [r4, #-4]
    if ((hcryp->SuspendRequest == HAL_CRYP_SUSPEND) && ((index+16U) < Ilength))
 8004110:	f896 105c 	ldrb.w	r1, [r6, #92]	@ 0x5c
 8004114:	2901      	cmp	r1, #1
 8004116:	f108 0210 	add.w	r2, r8, #16
 800411a:	f000 8082 	beq.w	8004222 <HAL_CRYPEx_AES+0x1a6>
  for(index=0U ; (index < Ilength); index += 16U)
 800411e:	4297      	cmp	r7, r2
 8004120:	f105 0510 	add.w	r5, r5, #16
 8004124:	f104 0410 	add.w	r4, r4, #16
 8004128:	d92a      	bls.n	8004180 <HAL_CRYPEx_AES+0x104>
    if ((hcryp->SuspendRequest == HAL_CRYP_SUSPEND) && ((index+16U) < Ilength))
 800412a:	4690      	mov	r8, r2
 800412c:	e7ce      	b.n	80040cc <HAL_CRYPEx_AES+0x50>
      if (pOutputData == NULL)
 800412e:	2c00      	cmp	r4, #0
 8004130:	d032      	beq.n	8004198 <HAL_CRYPEx_AES+0x11c>
    __HAL_LOCK(hcryp);
 8004132:	f896 3054 	ldrb.w	r3, [r6, #84]	@ 0x54
 8004136:	2b01      	cmp	r3, #1
 8004138:	d030      	beq.n	800419c <HAL_CRYPEx_AES+0x120>
    hcryp->State = HAL_CRYP_STATE_BUSY;
 800413a:	2302      	movs	r3, #2
 800413c:	f886 3055 	strb.w	r3, [r6, #85]	@ 0x55
    __HAL_LOCK(hcryp);
 8004140:	f886 0054 	strb.w	r0, [r6, #84]	@ 0x54
  tickstart = HAL_GetTick();
 8004144:	f7fe fff2 	bl	800312c <HAL_GetTick>
 8004148:	9b08      	ldr	r3, [sp, #32]
 800414a:	3301      	adds	r3, #1
 800414c:	4605      	mov	r5, r0
  while(HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 800414e:	d178      	bne.n	8004242 <HAL_CRYPEx_AES+0x1c6>
 8004150:	6832      	ldr	r2, [r6, #0]
 8004152:	6853      	ldr	r3, [r2, #4]
 8004154:	07dd      	lsls	r5, r3, #31
 8004156:	d5fc      	bpl.n	8004152 <HAL_CRYPEx_AES+0xd6>
  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 8004158:	6813      	ldr	r3, [r2, #0]
  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 800415a:	68f1      	ldr	r1, [r6, #12]
  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 800415c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 8004160:	f5b1 2f80 	cmp.w	r1, #262144	@ 0x40000
  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 8004164:	6013      	str	r3, [r2, #0]
  if (hcryp->Init.KeySize == CRYP_KEYSIZE_256B)
 8004166:	d077      	beq.n	8004258 <HAL_CRYPEx_AES+0x1dc>
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR3);
 8004168:	69d3      	ldr	r3, [r2, #28]
 800416a:	ba1b      	rev	r3, r3
 800416c:	6023      	str	r3, [r4, #0]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR2);
 800416e:	6993      	ldr	r3, [r2, #24]
 8004170:	ba1b      	rev	r3, r3
 8004172:	6063      	str	r3, [r4, #4]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR1);
 8004174:	6953      	ldr	r3, [r2, #20]
 8004176:	ba1b      	rev	r3, r3
 8004178:	60a3      	str	r3, [r4, #8]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR0);
 800417a:	6913      	ldr	r3, [r2, #16]
 800417c:	ba1b      	rev	r3, r3
 800417e:	60e3      	str	r3, [r4, #12]
    if (hcryp->State != HAL_CRYP_STATE_SUSPENDED)
 8004180:	f896 3055 	ldrb.w	r3, [r6, #85]	@ 0x55
 8004184:	2b05      	cmp	r3, #5
      hcryp->State = HAL_CRYP_STATE_READY;
 8004186:	bf18      	it	ne
 8004188:	2301      	movne	r3, #1
    __HAL_UNLOCK(hcryp);
 800418a:	f04f 0000 	mov.w	r0, #0
      hcryp->State = HAL_CRYP_STATE_READY;
 800418e:	bf18      	it	ne
 8004190:	f886 3055 	strbne.w	r3, [r6, #85]	@ 0x55
    __HAL_UNLOCK(hcryp);
 8004194:	f886 0054 	strb.w	r0, [r6, #84]	@ 0x54
}
 8004198:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_LOCK(hcryp);
 800419c:	2002      	movs	r0, #2
}
 800419e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80041a8:	601a      	str	r2, [r3, #0]
    *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 80041aa:	68da      	ldr	r2, [r3, #12]
 80041ac:	f844 2c10 	str.w	r2, [r4, #-16]
    *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 80041b0:	68da      	ldr	r2, [r3, #12]
 80041b2:	f844 2c0c 	str.w	r2, [r4, #-12]
    *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 80041b6:	68da      	ldr	r2, [r3, #12]
 80041b8:	f844 2c08 	str.w	r2, [r4, #-8]
    *(uint32_t*)(outputaddr) = hcryp->Instance->DOUTR;
 80041bc:	68da      	ldr	r2, [r3, #12]
 80041be:	f844 2c04 	str.w	r2, [r4, #-4]
    if ((hcryp->SuspendRequest == HAL_CRYP_SUSPEND) && ((index+16U) < Ilength))
 80041c2:	f896 105c 	ldrb.w	r1, [r6, #92]	@ 0x5c
 80041c6:	2901      	cmp	r1, #1
 80041c8:	f108 0210 	add.w	r2, r8, #16
 80041cc:	d029      	beq.n	8004222 <HAL_CRYPEx_AES+0x1a6>
  for(index=0U ; (index < Ilength); index += 16U)
 80041ce:	4297      	cmp	r7, r2
 80041d0:	f105 0510 	add.w	r5, r5, #16
 80041d4:	f104 0410 	add.w	r4, r4, #16
 80041d8:	d9d2      	bls.n	8004180 <HAL_CRYPEx_AES+0x104>
 80041da:	4690      	mov	r8, r2
    hcryp->Instance->DINR = *(uint32_t*)(inputaddr);
 80041dc:	f855 2c10 	ldr.w	r2, [r5, #-16]
 80041e0:	609a      	str	r2, [r3, #8]
    hcryp->Instance->DINR = *(uint32_t*)(inputaddr);
 80041e2:	f855 2c0c 	ldr.w	r2, [r5, #-12]
 80041e6:	609a      	str	r2, [r3, #8]
    hcryp->Instance->DINR  = *(uint32_t*)(inputaddr);
 80041e8:	f855 2c08 	ldr.w	r2, [r5, #-8]
 80041ec:	609a      	str	r2, [r3, #8]
    hcryp->Instance->DINR = *(uint32_t*)(inputaddr);
 80041ee:	f855 2c04 	ldr.w	r2, [r5, #-4]
 80041f2:	609a      	str	r2, [r3, #8]
  tickstart = HAL_GetTick();
 80041f4:	f7fe ff9a 	bl	800312c <HAL_GetTick>
 80041f8:	4681      	mov	r9, r0
  while(HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 80041fa:	6833      	ldr	r3, [r6, #0]
 80041fc:	685a      	ldr	r2, [r3, #4]
 80041fe:	07d2      	lsls	r2, r2, #31
 8004200:	d4cf      	bmi.n	80041a2 <HAL_CRYPEx_AES+0x126>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((HAL_GetTick() - tickstart ) > Timeout)
 8004202:	f7fe ff93 	bl	800312c <HAL_GetTick>
 8004206:	9a08      	ldr	r2, [sp, #32]
 8004208:	eba0 0309 	sub.w	r3, r0, r9
 800420c:	429a      	cmp	r2, r3
 800420e:	d2f4      	bcs.n	80041fa <HAL_CRYPEx_AES+0x17e>
    hcryp->State = HAL_CRYP_STATE_READY;
 8004210:	2301      	movs	r3, #1
 8004212:	f886 3055 	strb.w	r3, [r6, #85]	@ 0x55
    __HAL_UNLOCK(hcryp);
 8004216:	2300      	movs	r3, #0
 8004218:	f886 3054 	strb.w	r3, [r6, #84]	@ 0x54
        return HAL_TIMEOUT;
 800421c:	2003      	movs	r0, #3
}
 800421e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((hcryp->SuspendRequest == HAL_CRYP_SUSPEND) && ((index+16U) < Ilength))
 8004222:	4297      	cmp	r7, r2
 8004224:	d9ac      	bls.n	8004180 <HAL_CRYPEx_AES+0x104>
      hcryp->CrypInCount     =  Ilength - (index+16U);
 8004226:	f1a7 0310 	sub.w	r3, r7, #16
 800422a:	eba3 0308 	sub.w	r3, r3, r8
      hcryp->State = HAL_CRYP_STATE_SUSPENDED;
 800422e:	2205      	movs	r2, #5
      hcryp->CrypInCount     =  Ilength - (index+16U);
 8004230:	6433      	str	r3, [r6, #64]	@ 0x40
      hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
 8004232:	2300      	movs	r3, #0
      hcryp->pCrypOutBuffPtr =  (uint8_t *)outputaddr;
 8004234:	63f4      	str	r4, [r6, #60]	@ 0x3c
      hcryp->pCrypInBuffPtr  =  (uint8_t *)inputaddr;
 8004236:	63b5      	str	r5, [r6, #56]	@ 0x38
      hcryp->State = HAL_CRYP_STATE_SUSPENDED;
 8004238:	f886 2055 	strb.w	r2, [r6, #85]	@ 0x55
      hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
 800423c:	f886 305c 	strb.w	r3, [r6, #92]	@ 0x5c
      return HAL_OK;
 8004240:	e79e      	b.n	8004180 <HAL_CRYPEx_AES+0x104>
  while(HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF))
 8004242:	6832      	ldr	r2, [r6, #0]
 8004244:	6853      	ldr	r3, [r2, #4]
 8004246:	07d9      	lsls	r1, r3, #31
 8004248:	d486      	bmi.n	8004158 <HAL_CRYPEx_AES+0xdc>
      if((HAL_GetTick() - tickstart ) > Timeout)
 800424a:	f7fe ff6f 	bl	800312c <HAL_GetTick>
 800424e:	9a08      	ldr	r2, [sp, #32]
 8004250:	1b43      	subs	r3, r0, r5
 8004252:	429a      	cmp	r2, r3
 8004254:	d2f5      	bcs.n	8004242 <HAL_CRYPEx_AES+0x1c6>
 8004256:	e7db      	b.n	8004210 <HAL_CRYPEx_AES+0x194>
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR7);
 8004258:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
    outputaddr+=4U;
 800425a:	3410      	adds	r4, #16
 800425c:	ba1b      	rev	r3, r3
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR7);
 800425e:	f844 3c10 	str.w	r3, [r4, #-16]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR6);
 8004262:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8004264:	ba1b      	rev	r3, r3
 8004266:	f844 3c0c 	str.w	r3, [r4, #-12]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR5);
 800426a:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800426c:	ba1b      	rev	r3, r3
 800426e:	f844 3c08 	str.w	r3, [r4, #-8]
    *(uint32_t*)(outputaddr) = __REV(hcryp->Instance->KEYR4);
 8004272:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8004274:	ba1b      	rev	r3, r3
 8004276:	f844 3c04 	str.w	r3, [r4, #-4]
    outputaddr+=4U;
 800427a:	e775      	b.n	8004168 <HAL_CRYPEx_AES+0xec>

0800427c <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800427c:	2800      	cmp	r0, #0
 800427e:	d04e      	beq.n	800431e <HAL_DMA_Init+0xa2>
{
 8004280:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004282:	4a2d      	ldr	r2, [pc, #180]	@ (8004338 <HAL_DMA_Init+0xbc>)
 8004284:	6804      	ldr	r4, [r0, #0]
 8004286:	4294      	cmp	r4, r2
 8004288:	4603      	mov	r3, r0
 800428a:	d93f      	bls.n	800430c <HAL_DMA_Init+0x90>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800428c:	492b      	ldr	r1, [pc, #172]	@ (800433c <HAL_DMA_Init+0xc0>)
 800428e:	4a2c      	ldr	r2, [pc, #176]	@ (8004340 <HAL_DMA_Init+0xc4>)
    hdma->DmaBaseAddress = DMA2;
 8004290:	4d2c      	ldr	r5, [pc, #176]	@ (8004344 <HAL_DMA_Init+0xc8>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004292:	4421      	add	r1, r4
 8004294:	fba2 2101 	umull	r2, r1, r2, r1
 8004298:	0909      	lsrs	r1, r1, #4
 800429a:	0089      	lsls	r1, r1, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800429c:	2202      	movs	r2, #2
 800429e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80042a2:	e9d3 6202 	ldrd	r6, r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042a6:	691f      	ldr	r7, [r3, #16]
  tmp = hdma->Instance->CCR;
 80042a8:	6820      	ldr	r0, [r4, #0]
 80042aa:	641d      	str	r5, [r3, #64]	@ 0x40
  tmp |=  hdma->Init.Direction        |
 80042ac:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042ae:	433a      	orrs	r2, r7
 80042b0:	695f      	ldr	r7, [r3, #20]
 80042b2:	6459      	str	r1, [r3, #68]	@ 0x44
 80042b4:	433a      	orrs	r2, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80042b6:	699f      	ldr	r7, [r3, #24]
 80042b8:	433a      	orrs	r2, r7
 80042ba:	69df      	ldr	r7, [r3, #28]
 80042bc:	433a      	orrs	r2, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 80042be:	6a1f      	ldr	r7, [r3, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80042c0:	f36f 100e 	bfc	r0, #4, #11
          hdma->Init.Mode                | hdma->Init.Priority;
 80042c4:	433a      	orrs	r2, r7
  tmp |=  hdma->Init.Direction        |
 80042c6:	4302      	orrs	r2, r0
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80042c8:	f5b6 4f80 	cmp.w	r6, #16384	@ 0x4000
  hdma->Instance->CCR = tmp;
 80042cc:	6022      	str	r2, [r4, #0]
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80042ce:	d014      	beq.n	80042fa <HAL_DMA_Init+0x7e>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80042d0:	6858      	ldr	r0, [r3, #4]
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80042d2:	f001 011c 	and.w	r1, r1, #28
 80042d6:	220f      	movs	r2, #15
 80042d8:	408a      	lsls	r2, r1
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80042da:	4088      	lsls	r0, r1
    if (DMA1 == hdma->DmaBaseAddress)
 80042dc:	491a      	ldr	r1, [pc, #104]	@ (8004348 <HAL_DMA_Init+0xcc>)
 80042de:	428d      	cmp	r5, r1
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80042e0:	ea6f 0202 	mvn.w	r2, r2
    if (DMA1 == hdma->DmaBaseAddress)
 80042e4:	d01d      	beq.n	8004322 <HAL_DMA_Init+0xa6>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80042e6:	f8d1 44a8 	ldr.w	r4, [r1, #1192]	@ 0x4a8
 80042ea:	4022      	ands	r2, r4
 80042ec:	f8c1 24a8 	str.w	r2, [r1, #1192]	@ 0x4a8

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80042f0:	f8d1 24a8 	ldr.w	r2, [r1, #1192]	@ 0x4a8
 80042f4:	4302      	orrs	r2, r0
 80042f6:	f8c1 24a8 	str.w	r2, [r1, #1192]	@ 0x4a8
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042fa:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80042fc:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042fe:	63d8      	str	r0, [r3, #60]	@ 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004300:	f883 0024 	strb.w	r0, [r3, #36]	@ 0x24
  hdma->State = HAL_DMA_STATE_READY;
 8004304:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  return HAL_OK;
}
 8004308:	bcf0      	pop	{r4, r5, r6, r7}
 800430a:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800430c:	490f      	ldr	r1, [pc, #60]	@ (800434c <HAL_DMA_Init+0xd0>)
 800430e:	4a0c      	ldr	r2, [pc, #48]	@ (8004340 <HAL_DMA_Init+0xc4>)
    hdma->DmaBaseAddress = DMA1;
 8004310:	4d0d      	ldr	r5, [pc, #52]	@ (8004348 <HAL_DMA_Init+0xcc>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004312:	4421      	add	r1, r4
 8004314:	fba2 2101 	umull	r2, r1, r2, r1
 8004318:	0909      	lsrs	r1, r1, #4
 800431a:	0089      	lsls	r1, r1, #2
    hdma->DmaBaseAddress = DMA1;
 800431c:	e7be      	b.n	800429c <HAL_DMA_Init+0x20>
    return HAL_ERROR;
 800431e:	2001      	movs	r0, #1
}
 8004320:	4770      	bx	lr
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004322:	f8d5 10a8 	ldr.w	r1, [r5, #168]	@ 0xa8
 8004326:	400a      	ands	r2, r1
 8004328:	f8c5 20a8 	str.w	r2, [r5, #168]	@ 0xa8
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800432c:	f8d5 20a8 	ldr.w	r2, [r5, #168]	@ 0xa8
 8004330:	4302      	orrs	r2, r0
 8004332:	f8c5 20a8 	str.w	r2, [r5, #168]	@ 0xa8
 8004336:	e7e0      	b.n	80042fa <HAL_DMA_Init+0x7e>
 8004338:	40020407 	.word	0x40020407
 800433c:	bffdfbf8 	.word	0xbffdfbf8
 8004340:	cccccccd 	.word	0xcccccccd
 8004344:	40020400 	.word	0x40020400
 8004348:	40020000 	.word	0x40020000
 800434c:	bffdfff8 	.word	0xbffdfff8

08004350 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004350:	b470      	push	{r4, r5, r6}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004352:	f890 4024 	ldrb.w	r4, [r0, #36]	@ 0x24
 8004356:	2c01      	cmp	r4, #1
 8004358:	d00b      	beq.n	8004372 <HAL_DMA_Start_IT+0x22>
 800435a:	2401      	movs	r4, #1
 800435c:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004360:	f890 4025 	ldrb.w	r4, [r0, #37]	@ 0x25
 8004364:	2c01      	cmp	r4, #1
 8004366:	fa5f fc84 	uxtb.w	ip, r4
 800436a:	d005      	beq.n	8004378 <HAL_DMA_Start_IT+0x28>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800436c:	2300      	movs	r3, #0
 800436e:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  __HAL_LOCK(hdma);
 8004372:	2002      	movs	r0, #2

    /* Remain BUSY */
    status = HAL_BUSY;
  }
  return status;
}
 8004374:	bc70      	pop	{r4, r5, r6}
 8004376:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8004378:	2502      	movs	r5, #2
 800437a:	f880 5025 	strb.w	r5, [r0, #37]	@ 0x25
    __HAL_DMA_DISABLE(hdma);
 800437e:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004380:	2500      	movs	r5, #0
 8004382:	63c5      	str	r5, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8004384:	6826      	ldr	r6, [r4, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004386:	6c45      	ldr	r5, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE(hdma);
 8004388:	f026 0601 	bic.w	r6, r6, #1
 800438c:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800438e:	f005 051c 	and.w	r5, r5, #28
 8004392:	6c06      	ldr	r6, [r0, #64]	@ 0x40
 8004394:	fa0c f505 	lsl.w	r5, ip, r5
 8004398:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800439a:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800439c:	6883      	ldr	r3, [r0, #8]
 800439e:	2b10      	cmp	r3, #16
    if (NULL != hdma->XferHalfCpltCallback)
 80043a0:	6b03      	ldr	r3, [r0, #48]	@ 0x30
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80043a2:	bf0b      	itete	eq
 80043a4:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80043a6:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80043a8:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80043aa:	60e2      	strne	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 80043ac:	b153      	cbz	r3, 80043c4 <HAL_DMA_Start_IT+0x74>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043ae:	6823      	ldr	r3, [r4, #0]
 80043b0:	f043 030e 	orr.w	r3, r3, #14
 80043b4:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80043b6:	6823      	ldr	r3, [r4, #0]
 80043b8:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 80043bc:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80043be:	6023      	str	r3, [r4, #0]
}
 80043c0:	bc70      	pop	{r4, r5, r6}
 80043c2:	4770      	bx	lr
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80043c4:	6823      	ldr	r3, [r4, #0]
 80043c6:	f023 0304 	bic.w	r3, r3, #4
 80043ca:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80043cc:	6823      	ldr	r3, [r4, #0]
 80043ce:	f043 030a 	orr.w	r3, r3, #10
 80043d2:	6023      	str	r3, [r4, #0]
 80043d4:	e7ef      	b.n	80043b6 <HAL_DMA_Start_IT+0x66>
 80043d6:	bf00      	nop

080043d8 <HAL_DMA_Abort>:
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80043d8:	f890 2025 	ldrb.w	r2, [r0, #37]	@ 0x25
 80043dc:	2a02      	cmp	r2, #2
{
 80043de:	4603      	mov	r3, r0
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80043e0:	d006      	beq.n	80043f0 <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043e2:	2204      	movs	r2, #4
 80043e4:	63c2      	str	r2, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 80043e6:	2200      	movs	r2, #0
    return HAL_ERROR;
 80043e8:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 80043ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 80043ee:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043f0:	6801      	ldr	r1, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80043f2:	6c42      	ldr	r2, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043f4:	6808      	ldr	r0, [r1, #0]
 80043f6:	f020 000e 	bic.w	r0, r0, #14
 80043fa:	6008      	str	r0, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 80043fc:	6808      	ldr	r0, [r1, #0]
 80043fe:	f020 0001 	bic.w	r0, r0, #1
 8004402:	6008      	str	r0, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004404:	f04f 0c01 	mov.w	ip, #1
 8004408:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800440a:	f002 021c 	and.w	r2, r2, #28
 800440e:	fa0c f202 	lsl.w	r2, ip, r2
 8004412:	604a      	str	r2, [r1, #4]
    __HAL_UNLOCK(hdma);
 8004414:	2200      	movs	r2, #0
    return status;
 8004416:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 8004418:	f883 c025 	strb.w	ip, [r3, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 800441c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop

08004424 <HAL_DMA_IRQHandler>:
{
 8004424:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004426:	6c43      	ldr	r3, [r0, #68]	@ 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004428:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 800442a:	6805      	ldr	r5, [r0, #0]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800442c:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800442e:	682c      	ldr	r4, [r5, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004430:	f003 031c 	and.w	r3, r3, #28
 8004434:	2204      	movs	r2, #4
 8004436:	409a      	lsls	r2, r3
 8004438:	420a      	tst	r2, r1
 800443a:	d00e      	beq.n	800445a <HAL_DMA_IRQHandler+0x36>
 800443c:	f014 0f04 	tst.w	r4, #4
 8004440:	d00b      	beq.n	800445a <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004442:	682b      	ldr	r3, [r5, #0]
 8004444:	069b      	lsls	r3, r3, #26
 8004446:	d403      	bmi.n	8004450 <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004448:	682b      	ldr	r3, [r5, #0]
 800444a:	f023 0304 	bic.w	r3, r3, #4
 800444e:	602b      	str	r3, [r5, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8004450:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004452:	6072      	str	r2, [r6, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8004454:	b1cb      	cbz	r3, 800448a <HAL_DMA_IRQHandler+0x66>
}
 8004456:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8004458:	4718      	bx	r3
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800445a:	2202      	movs	r2, #2
 800445c:	409a      	lsls	r2, r3
 800445e:	420a      	tst	r2, r1
 8004460:	d015      	beq.n	800448e <HAL_DMA_IRQHandler+0x6a>
 8004462:	f014 0f02 	tst.w	r4, #2
 8004466:	d012      	beq.n	800448e <HAL_DMA_IRQHandler+0x6a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004468:	682b      	ldr	r3, [r5, #0]
 800446a:	0699      	lsls	r1, r3, #26
 800446c:	d406      	bmi.n	800447c <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800446e:	682b      	ldr	r3, [r5, #0]
 8004470:	f023 030a 	bic.w	r3, r3, #10
 8004474:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8004476:	2301      	movs	r3, #1
 8004478:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    if (hdma->XferCpltCallback != NULL)
 800447c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800447e:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 8004480:	2100      	movs	r1, #0
 8004482:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
    if (hdma->XferCpltCallback != NULL)
 8004486:	2b00      	cmp	r3, #0
 8004488:	d1e5      	bne.n	8004456 <HAL_DMA_IRQHandler+0x32>
}
 800448a:	bc70      	pop	{r4, r5, r6}
 800448c:	4770      	bx	lr
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800448e:	2208      	movs	r2, #8
 8004490:	409a      	lsls	r2, r3
 8004492:	420a      	tst	r2, r1
 8004494:	d0f9      	beq.n	800448a <HAL_DMA_IRQHandler+0x66>
 8004496:	0722      	lsls	r2, r4, #28
 8004498:	d5f7      	bpl.n	800448a <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800449a:	682a      	ldr	r2, [r5, #0]
    if (hdma->XferErrorCallback != NULL)
 800449c:	6b41      	ldr	r1, [r0, #52]	@ 0x34
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800449e:	f022 020e 	bic.w	r2, r2, #14
 80044a2:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80044a4:	2201      	movs	r2, #1
 80044a6:	fa02 f303 	lsl.w	r3, r2, r3
    __HAL_UNLOCK(hdma);
 80044aa:	2400      	movs	r4, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80044ac:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80044ae:	63c2      	str	r2, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 80044b0:	f880 4024 	strb.w	r4, [r0, #36]	@ 0x24
    hdma->State = HAL_DMA_STATE_READY;
 80044b4:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
    if (hdma->XferErrorCallback != NULL)
 80044b8:	2900      	cmp	r1, #0
 80044ba:	d0e6      	beq.n	800448a <HAL_DMA_IRQHandler+0x66>
}
 80044bc:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80044be:	4708      	bx	r1

080044c0 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80044c0:	680b      	ldr	r3, [r1, #0]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	f000 81ac 	beq.w	8004820 <HAL_GPIO_Init+0x360>
{
 80044c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044cc:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 80044d0:	b085      	sub	sp, #20
  uint32_t position = 0x00u;
 80044d2:	f04f 0200 	mov.w	r2, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80044d6:	f04f 0b01 	mov.w	fp, #1
 80044da:	f000 80ec 	beq.w	80046b6 <HAL_GPIO_Init+0x1f6>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80044de:	f8df e380 	ldr.w	lr, [pc, #896]	@ 8004860 <HAL_GPIO_Init+0x3a0>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80044e2:	9300      	str	r3, [sp, #0]
    if (iocurrent != 0x00u)
 80044e4:	9b00      	ldr	r3, [sp, #0]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80044e6:	fa0b fc02 	lsl.w	ip, fp, r2
    if (iocurrent != 0x00u)
 80044ea:	ea1c 0a03 	ands.w	sl, ip, r3
 80044ee:	f000 8132 	beq.w	8004756 <HAL_GPIO_Init+0x296>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80044f2:	684d      	ldr	r5, [r1, #4]
 80044f4:	f005 0703 	and.w	r7, r5, #3
 80044f8:	0054      	lsls	r4, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80044fa:	2303      	movs	r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80044fc:	f107 38ff 	add.w	r8, r7, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004500:	fa03 f604 	lsl.w	r6, r3, r4
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004504:	f1b8 0f01 	cmp.w	r8, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004508:	ea6f 0606 	mvn.w	r6, r6
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800450c:	f240 812c 	bls.w	8004768 <HAL_GPIO_Init+0x2a8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004510:	2f03      	cmp	r7, #3
 8004512:	f040 8192 	bne.w	800483a <HAL_GPIO_Init+0x37a>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004516:	fa07 f404 	lsl.w	r4, r7, r4
      temp = GPIOx->MODER;
 800451a:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800451c:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800451e:	4334      	orrs	r4, r6
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004520:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8004524:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004526:	f000 8116 	beq.w	8004756 <HAL_GPIO_Init+0x296>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800452a:	4eca      	ldr	r6, [pc, #808]	@ (8004854 <HAL_GPIO_Init+0x394>)
 800452c:	6e34      	ldr	r4, [r6, #96]	@ 0x60
 800452e:	f044 0401 	orr.w	r4, r4, #1
 8004532:	6634      	str	r4, [r6, #96]	@ 0x60
 8004534:	6e34      	ldr	r4, [r6, #96]	@ 0x60
 8004536:	f004 0401 	and.w	r4, r4, #1
 800453a:	9403      	str	r4, [sp, #12]
 800453c:	9c03      	ldr	r4, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 800453e:	f022 0403 	bic.w	r4, r2, #3
 8004542:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004546:	f002 0703 	and.w	r7, r2, #3
 800454a:	230f      	movs	r3, #15
 800454c:	f504 3480 	add.w	r4, r4, #65536	@ 0x10000
 8004550:	00bf      	lsls	r7, r7, #2
 8004552:	fa03 fc07 	lsl.w	ip, r3, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004556:	4bc0      	ldr	r3, [pc, #768]	@ (8004858 <HAL_GPIO_Init+0x398>)
        temp = SYSCFG->EXTICR[position >> 2u];
 8004558:	68a6      	ldr	r6, [r4, #8]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800455a:	4298      	cmp	r0, r3
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800455c:	ea26 060c 	bic.w	r6, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004560:	f000 814c 	beq.w	80047fc <HAL_GPIO_Init+0x33c>
 8004564:	4bbd      	ldr	r3, [pc, #756]	@ (800485c <HAL_GPIO_Init+0x39c>)
 8004566:	4298      	cmp	r0, r3
 8004568:	f000 80c9 	beq.w	80046fe <HAL_GPIO_Init+0x23e>
 800456c:	f8df c2f4 	ldr.w	ip, [pc, #756]	@ 8004864 <HAL_GPIO_Init+0x3a4>
 8004570:	4560      	cmp	r0, ip
 8004572:	f000 814f 	beq.w	8004814 <HAL_GPIO_Init+0x354>
 8004576:	f8df c2f0 	ldr.w	ip, [pc, #752]	@ 8004868 <HAL_GPIO_Init+0x3a8>
 800457a:	4560      	cmp	r0, ip
 800457c:	f000 8151 	beq.w	8004822 <HAL_GPIO_Init+0x362>
 8004580:	f8df c2e8 	ldr.w	ip, [pc, #744]	@ 800486c <HAL_GPIO_Init+0x3ac>
 8004584:	4560      	cmp	r0, ip
 8004586:	f000 813f 	beq.w	8004808 <HAL_GPIO_Init+0x348>
 800458a:	f8df c2e4 	ldr.w	ip, [pc, #740]	@ 8004870 <HAL_GPIO_Init+0x3b0>
 800458e:	4560      	cmp	r0, ip
 8004590:	f000 814d 	beq.w	800482e <HAL_GPIO_Init+0x36e>
 8004594:	f8df c2dc 	ldr.w	ip, [pc, #732]	@ 8004874 <HAL_GPIO_Init+0x3b4>
 8004598:	4560      	cmp	r0, ip
 800459a:	bf0c      	ite	eq
 800459c:	f04f 0c07 	moveq.w	ip, #7
 80045a0:	f04f 0c08 	movne.w	ip, #8
 80045a4:	fa0c f707 	lsl.w	r7, ip, r7
 80045a8:	433e      	orrs	r6, r7
 80045aa:	e0ad      	b.n	8004708 <HAL_GPIO_Init+0x248>
        temp = GPIOx->OSPEEDR;
 80045ac:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80045b0:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80045b2:	ea0a 0909 	and.w	r9, sl, r9
        temp |= (GPIO_Init->Speed << (position * 2u));
 80045b6:	fa06 f807 	lsl.w	r8, r6, r7
 80045ba:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 80045be:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 80045c2:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80045c6:	ea28 080e 	bic.w	r8, r8, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80045ca:	f3c5 1e00 	ubfx	lr, r5, #4, #1
 80045ce:	fa0e fe02 	lsl.w	lr, lr, r2
 80045d2:	ea4e 0e08 	orr.w	lr, lr, r8
        GPIOx->OTYPER = temp;
 80045d6:	f8c0 e004 	str.w	lr, [r0, #4]
        temp = GPIOx->PUPDR;
 80045da:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80045de:	688e      	ldr	r6, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80045e0:	ea0a 0808 	and.w	r8, sl, r8
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80045e4:	fa06 fe07 	lsl.w	lr, r6, r7
 80045e8:	ea4e 0e08 	orr.w	lr, lr, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045ec:	2c02      	cmp	r4, #2
        GPIOx->PUPDR = temp;
 80045ee:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045f2:	d119      	bne.n	8004628 <HAL_GPIO_Init+0x168>
        temp = GPIOx->AFR[position >> 3u];
 80045f4:	ea4f 0ed2 	mov.w	lr, r2, lsr #3
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80045f8:	690e      	ldr	r6, [r1, #16]
 80045fa:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80045fe:	f002 0807 	and.w	r8, r2, #7
 8004602:	f10e 4e90 	add.w	lr, lr, #1207959552	@ 0x48000000
 8004606:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800460a:	fa06 f608 	lsl.w	r6, r6, r8
        temp = GPIOx->AFR[position >> 3u];
 800460e:	f8de 9020 	ldr.w	r9, [lr, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004612:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004614:	260f      	movs	r6, #15
 8004616:	fa06 f808 	lsl.w	r8, r6, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800461a:	9e00      	ldr	r6, [sp, #0]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800461c:	ea29 0908 	bic.w	r9, r9, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004620:	ea46 0809 	orr.w	r8, r6, r9
        GPIOx->AFR[position >> 3u] = temp;
 8004624:	f8ce 8020 	str.w	r8, [lr, #32]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004628:	40bc      	lsls	r4, r7
      temp = GPIOx->MODER;
 800462a:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800462c:	ea07 070a 	and.w	r7, r7, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004630:	433c      	orrs	r4, r7
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004632:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8004636:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004638:	d039      	beq.n	80046ae <HAL_GPIO_Init+0x1ee>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800463a:	4f86      	ldr	r7, [pc, #536]	@ (8004854 <HAL_GPIO_Init+0x394>)
 800463c:	6e3c      	ldr	r4, [r7, #96]	@ 0x60
 800463e:	f044 0401 	orr.w	r4, r4, #1
 8004642:	663c      	str	r4, [r7, #96]	@ 0x60
 8004644:	6e3c      	ldr	r4, [r7, #96]	@ 0x60
 8004646:	f004 0401 	and.w	r4, r4, #1
 800464a:	9403      	str	r4, [sp, #12]
 800464c:	9c03      	ldr	r4, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 800464e:	f022 0403 	bic.w	r4, r2, #3
 8004652:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 8004656:	f504 3480 	add.w	r4, r4, #65536	@ 0x10000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800465a:	f002 0703 	and.w	r7, r2, #3
        temp = SYSCFG->EXTICR[position >> 2u];
 800465e:	f8d4 e008 	ldr.w	lr, [r4, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004662:	260f      	movs	r6, #15
 8004664:	00bf      	lsls	r7, r7, #2
 8004666:	fa06 f707 	lsl.w	r7, r6, r7
 800466a:	ea2e 0707 	bic.w	r7, lr, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 800466e:	60a7      	str	r7, [r4, #8]
        temp = EXTI->RTSR1;
 8004670:	4c7b      	ldr	r4, [pc, #492]	@ (8004860 <HAL_GPIO_Init+0x3a0>)
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004672:	02ee      	lsls	r6, r5, #11
        temp = EXTI->RTSR1;
 8004674:	68a4      	ldr	r4, [r4, #8]
        temp &= ~(iocurrent);
 8004676:	ea6f 070c 	mvn.w	r7, ip
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800467a:	f100 80b3 	bmi.w	80047e4 <HAL_GPIO_Init+0x324>
        temp &= ~(iocurrent);
 800467e:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8004680:	4e77      	ldr	r6, [pc, #476]	@ (8004860 <HAL_GPIO_Init+0x3a0>)
 8004682:	60b4      	str	r4, [r6, #8]

        temp = EXTI->FTSR1;
 8004684:	68f4      	ldr	r4, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004686:	02ae      	lsls	r6, r5, #10
 8004688:	f100 80b5 	bmi.w	80047f6 <HAL_GPIO_Init+0x336>
        temp &= ~(iocurrent);
 800468c:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 800468e:	4e74      	ldr	r6, [pc, #464]	@ (8004860 <HAL_GPIO_Init+0x3a0>)
 8004690:	60f4      	str	r4, [r6, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004692:	6874      	ldr	r4, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004694:	03ae      	lsls	r6, r5, #14
 8004696:	f100 80ab 	bmi.w	80047f0 <HAL_GPIO_Init+0x330>
        temp &= ~(iocurrent);
 800469a:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI->EMR1 = temp;
 800469c:	4e70      	ldr	r6, [pc, #448]	@ (8004860 <HAL_GPIO_Init+0x3a0>)

        temp = EXTI->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800469e:	03ed      	lsls	r5, r5, #15
        EXTI->EMR1 = temp;
 80046a0:	6074      	str	r4, [r6, #4]
        temp = EXTI->IMR1;
 80046a2:	6834      	ldr	r4, [r6, #0]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80046a4:	f100 80a1 	bmi.w	80047ea <HAL_GPIO_Init+0x32a>
        temp &= ~(iocurrent);
 80046a8:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI->IMR1 = temp;
 80046aa:	4d6d      	ldr	r5, [pc, #436]	@ (8004860 <HAL_GPIO_Init+0x3a0>)
 80046ac:	602c      	str	r4, [r5, #0]
      }
    }

    position++;
 80046ae:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80046b0:	fa33 f402 	lsrs.w	r4, r3, r2
 80046b4:	d055      	beq.n	8004762 <HAL_GPIO_Init+0x2a2>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80046b6:	fa0b fe02 	lsl.w	lr, fp, r2
    if (iocurrent != 0x00u)
 80046ba:	ea13 0c0e 	ands.w	ip, r3, lr
 80046be:	d0f6      	beq.n	80046ae <HAL_GPIO_Init+0x1ee>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80046c0:	684d      	ldr	r5, [r1, #4]
 80046c2:	0057      	lsls	r7, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80046c4:	2603      	movs	r6, #3
 80046c6:	fa06 f807 	lsl.w	r8, r6, r7
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80046ca:	f005 0403 	and.w	r4, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80046ce:	ea6f 0a08 	mvn.w	sl, r8
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80046d2:	f104 38ff 	add.w	r8, r4, #4294967295
 80046d6:	f1b8 0f01 	cmp.w	r8, #1
 80046da:	f67f af67 	bls.w	80045ac <HAL_GPIO_Init+0xec>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046de:	2c03      	cmp	r4, #3
 80046e0:	d0a2      	beq.n	8004628 <HAL_GPIO_Init+0x168>
        temp = GPIOx->PUPDR;
 80046e2:	f04f 4890 	mov.w	r8, #1207959552	@ 0x48000000
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046e6:	688e      	ldr	r6, [r1, #8]
        temp = GPIOx->PUPDR;
 80046e8:	f8d8 900c 	ldr.w	r9, [r8, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046ec:	fa06 fe07 	lsl.w	lr, r6, r7
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80046f0:	ea0a 0909 	and.w	r9, sl, r9
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046f4:	ea4e 0e09 	orr.w	lr, lr, r9
        GPIOx->PUPDR = temp;
 80046f8:	f8c8 e00c 	str.w	lr, [r8, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046fc:	e794      	b.n	8004628 <HAL_GPIO_Init+0x168>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80046fe:	f04f 0c02 	mov.w	ip, #2
 8004702:	fa0c f707 	lsl.w	r7, ip, r7
 8004706:	433e      	orrs	r6, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004708:	60a6      	str	r6, [r4, #8]
        temp = EXTI->RTSR1;
 800470a:	f8de 4008 	ldr.w	r4, [lr, #8]
        temp &= ~(iocurrent);
 800470e:	ea6f 060a 	mvn.w	r6, sl
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004712:	02ef      	lsls	r7, r5, #11
        temp &= ~(iocurrent);
 8004714:	bf54      	ite	pl
 8004716:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8004718:	ea4a 0404 	orrmi.w	r4, sl, r4
        EXTI->RTSR1 = temp;
 800471c:	f8ce 4008 	str.w	r4, [lr, #8]
        temp = EXTI->FTSR1;
 8004720:	f8de 400c 	ldr.w	r4, [lr, #12]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004724:	02ab      	lsls	r3, r5, #10
        temp &= ~(iocurrent);
 8004726:	bf54      	ite	pl
 8004728:	4034      	andpl	r4, r6
          temp |= iocurrent;
 800472a:	ea4a 0404 	orrmi.w	r4, sl, r4
        EXTI->FTSR1 = temp;
 800472e:	f8ce 400c 	str.w	r4, [lr, #12]
        temp = EXTI->EMR1;
 8004732:	f8de 4004 	ldr.w	r4, [lr, #4]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004736:	03af      	lsls	r7, r5, #14
        temp &= ~(iocurrent);
 8004738:	bf54      	ite	pl
 800473a:	4034      	andpl	r4, r6
          temp |= iocurrent;
 800473c:	ea4a 0404 	orrmi.w	r4, sl, r4
        EXTI->EMR1 = temp;
 8004740:	f8ce 4004 	str.w	r4, [lr, #4]
        temp = EXTI->IMR1;
 8004744:	f8de 4000 	ldr.w	r4, [lr]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004748:	03eb      	lsls	r3, r5, #15
        temp &= ~(iocurrent);
 800474a:	bf54      	ite	pl
 800474c:	4034      	andpl	r4, r6
          temp |= iocurrent;
 800474e:	ea4a 0404 	orrmi.w	r4, sl, r4
        EXTI->IMR1 = temp;
 8004752:	f8ce 4000 	str.w	r4, [lr]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004756:	9b00      	ldr	r3, [sp, #0]
    position++;
 8004758:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800475a:	fa33 f402 	lsrs.w	r4, r3, r2
 800475e:	f47f aec1 	bne.w	80044e4 <HAL_GPIO_Init+0x24>
  }
}
 8004762:	b005      	add	sp, #20
 8004764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8004768:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800476c:	68cb      	ldr	r3, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800476e:	ea09 0906 	and.w	r9, r9, r6
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004772:	fa03 f804 	lsl.w	r8, r3, r4
 8004776:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 800477a:	f8c0 8008 	str.w	r8, [r0, #8]
        temp = GPIOx->OTYPER;
 800477e:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004782:	688b      	ldr	r3, [r1, #8]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004784:	ea28 080c 	bic.w	r8, r8, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004788:	f3c5 1c00 	ubfx	ip, r5, #4, #1
 800478c:	fa0c fc02 	lsl.w	ip, ip, r2
 8004790:	ea4c 0c08 	orr.w	ip, ip, r8
        GPIOx->OTYPER = temp;
 8004794:	f8c0 c004 	str.w	ip, [r0, #4]
        temp = GPIOx->PUPDR;
 8004798:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800479c:	fa03 fc04 	lsl.w	ip, r3, r4
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80047a0:	ea08 0806 	and.w	r8, r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80047a4:	ea4c 0c08 	orr.w	ip, ip, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047a8:	2f02      	cmp	r7, #2
        GPIOx->PUPDR = temp;
 80047aa:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047ae:	f47f aeb2 	bne.w	8004516 <HAL_GPIO_Init+0x56>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80047b2:	690b      	ldr	r3, [r1, #16]
        temp = GPIOx->AFR[position >> 3u];
 80047b4:	ea4f 08d2 	mov.w	r8, r2, lsr #3
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80047b8:	f002 0c07 	and.w	ip, r2, #7
 80047bc:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 80047c0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80047c4:	fa03 f30c 	lsl.w	r3, r3, ip
        temp = GPIOx->AFR[position >> 3u];
 80047c8:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80047cc:	9301      	str	r3, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80047ce:	230f      	movs	r3, #15
 80047d0:	fa03 fc0c 	lsl.w	ip, r3, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80047d4:	9b01      	ldr	r3, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80047d6:	ea29 090c 	bic.w	r9, r9, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80047da:	ea43 0c09 	orr.w	ip, r3, r9
        GPIOx->AFR[position >> 3u] = temp;
 80047de:	f8c8 c020 	str.w	ip, [r8, #32]
 80047e2:	e698      	b.n	8004516 <HAL_GPIO_Init+0x56>
          temp |= iocurrent;
 80047e4:	ea44 040c 	orr.w	r4, r4, ip
 80047e8:	e74a      	b.n	8004680 <HAL_GPIO_Init+0x1c0>
          temp |= iocurrent;
 80047ea:	ea4c 0404 	orr.w	r4, ip, r4
 80047ee:	e75c      	b.n	80046aa <HAL_GPIO_Init+0x1ea>
          temp |= iocurrent;
 80047f0:	ea44 040c 	orr.w	r4, r4, ip
 80047f4:	e752      	b.n	800469c <HAL_GPIO_Init+0x1dc>
          temp |= iocurrent;
 80047f6:	ea44 040c 	orr.w	r4, r4, ip
 80047fa:	e748      	b.n	800468e <HAL_GPIO_Init+0x1ce>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80047fc:	f04f 0c01 	mov.w	ip, #1
 8004800:	fa0c f707 	lsl.w	r7, ip, r7
 8004804:	433e      	orrs	r6, r7
 8004806:	e77f      	b.n	8004708 <HAL_GPIO_Init+0x248>
 8004808:	f04f 0c05 	mov.w	ip, #5
 800480c:	fa0c f707 	lsl.w	r7, ip, r7
 8004810:	433e      	orrs	r6, r7
 8004812:	e779      	b.n	8004708 <HAL_GPIO_Init+0x248>
 8004814:	f04f 0c03 	mov.w	ip, #3
 8004818:	fa0c f707 	lsl.w	r7, ip, r7
 800481c:	433e      	orrs	r6, r7
 800481e:	e773      	b.n	8004708 <HAL_GPIO_Init+0x248>
 8004820:	4770      	bx	lr
 8004822:	f04f 0c04 	mov.w	ip, #4
 8004826:	fa0c f707 	lsl.w	r7, ip, r7
 800482a:	433e      	orrs	r6, r7
 800482c:	e76c      	b.n	8004708 <HAL_GPIO_Init+0x248>
 800482e:	f04f 0c06 	mov.w	ip, #6
 8004832:	fa0c f707 	lsl.w	r7, ip, r7
 8004836:	433e      	orrs	r6, r7
 8004838:	e766      	b.n	8004708 <HAL_GPIO_Init+0x248>
        temp = GPIOx->PUPDR;
 800483a:	f8d0 800c 	ldr.w	r8, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800483e:	688b      	ldr	r3, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004840:	ea08 0806 	and.w	r8, r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004844:	fa03 fc04 	lsl.w	ip, r3, r4
 8004848:	ea4c 0c08 	orr.w	ip, ip, r8
        GPIOx->PUPDR = temp;
 800484c:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004850:	e661      	b.n	8004516 <HAL_GPIO_Init+0x56>
 8004852:	bf00      	nop
 8004854:	40021000 	.word	0x40021000
 8004858:	48000400 	.word	0x48000400
 800485c:	48000800 	.word	0x48000800
 8004860:	40010400 	.word	0x40010400
 8004864:	48000c00 	.word	0x48000c00
 8004868:	48001000 	.word	0x48001000
 800486c:	48001400 	.word	0x48001400
 8004870:	48001800 	.word	0x48001800
 8004874:	48001c00 	.word	0x48001c00

08004878 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004878:	b10a      	cbz	r2, 800487e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800487a:	6181      	str	r1, [r0, #24]
 800487c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800487e:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8004880:	4770      	bx	lr
 8004882:	bf00      	nop

08004884 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004884:	4a04      	ldr	r2, [pc, #16]	@ (8004898 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8004886:	6951      	ldr	r1, [r2, #20]
 8004888:	4201      	tst	r1, r0
 800488a:	d100      	bne.n	800488e <HAL_GPIO_EXTI_IRQHandler+0xa>
 800488c:	4770      	bx	lr
{
 800488e:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004890:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004892:	f7fc ffa3 	bl	80017dc <HAL_GPIO_EXTI_Callback>
  }
}
 8004896:	bd08      	pop	{r3, pc}
 8004898:	40010400 	.word	0x40010400

0800489c <HAL_PWR_EnterSLEEPMode>:

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 800489c:	4b0e      	ldr	r3, [pc, #56]	@ (80048d8 <HAL_PWR_EnterSLEEPMode+0x3c>)
{
 800489e:	b510      	push	{r4, lr}
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 80048a0:	695b      	ldr	r3, [r3, #20]
{
 80048a2:	460c      	mov	r4, r1
  if (Regulator == PWR_MAINREGULATOR_ON)
 80048a4:	b960      	cbnz	r0, 80048c0 <HAL_PWR_EnterSLEEPMode+0x24>
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 80048a6:	059a      	lsls	r2, r3, #22
 80048a8:	d411      	bmi.n	80048ce <HAL_PWR_EnterSLEEPMode+0x32>
      HAL_PWREx_EnableLowPowerRunMode();
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80048aa:	4a0c      	ldr	r2, [pc, #48]	@ (80048dc <HAL_PWR_EnterSLEEPMode+0x40>)
 80048ac:	6913      	ldr	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80048ae:	2c01      	cmp	r4, #1
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80048b0:	f023 0304 	bic.w	r3, r3, #4
 80048b4:	6113      	str	r3, [r2, #16]
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80048b6:	d008      	beq.n	80048ca <HAL_PWR_EnterSLEEPMode+0x2e>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80048b8:	bf40      	sev
    __WFE();
 80048ba:	bf20      	wfe
    __WFE();
 80048bc:	bf20      	wfe
  }

}
 80048be:	bd10      	pop	{r4, pc}
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 80048c0:	059b      	lsls	r3, r3, #22
 80048c2:	d4f2      	bmi.n	80048aa <HAL_PWR_EnterSLEEPMode+0xe>
      HAL_PWREx_EnableLowPowerRunMode();
 80048c4:	f000 f85c 	bl	8004980 <HAL_PWREx_EnableLowPowerRunMode>
 80048c8:	e7ef      	b.n	80048aa <HAL_PWR_EnterSLEEPMode+0xe>
    __WFI();
 80048ca:	bf30      	wfi
}
 80048cc:	bd10      	pop	{r4, pc}
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 80048ce:	f000 f85f 	bl	8004990 <HAL_PWREx_DisableLowPowerRunMode>
 80048d2:	2800      	cmp	r0, #0
 80048d4:	d0e9      	beq.n	80048aa <HAL_PWR_EnterSLEEPMode+0xe>
}
 80048d6:	bd10      	pop	{r4, pc}
 80048d8:	40007000 	.word	0x40007000
 80048dc:	e000ed00 	.word	0xe000ed00

080048e0 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80048e0:	4b02      	ldr	r3, [pc, #8]	@ (80048ec <HAL_PWREx_GetVoltageRange+0xc>)
 80048e2:	6818      	ldr	r0, [r3, #0]
#endif
}
 80048e4:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 80048e8:	4770      	bx	lr
 80048ea:	bf00      	nop
 80048ec:	40007000 	.word	0x40007000

080048f0 <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80048f0:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80048f4:	d00e      	beq.n	8004914 <HAL_PWREx_ControlVoltageScaling+0x24>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80048f6:	4a1b      	ldr	r2, [pc, #108]	@ (8004964 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80048f8:	6813      	ldr	r3, [r2, #0]
 80048fa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80048fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004902:	d005      	beq.n	8004910 <HAL_PWREx_ControlVoltageScaling+0x20>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004904:	6813      	ldr	r3, [r2, #0]
 8004906:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800490a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800490e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004910:	2000      	movs	r0, #0
 8004912:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004914:	4913      	ldr	r1, [pc, #76]	@ (8004964 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004916:	680b      	ldr	r3, [r1, #0]
 8004918:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800491c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004920:	d0f6      	beq.n	8004910 <HAL_PWREx_ControlVoltageScaling+0x20>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004922:	680b      	ldr	r3, [r1, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004924:	4a10      	ldr	r2, [pc, #64]	@ (8004968 <HAL_PWREx_ControlVoltageScaling+0x78>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004926:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800492a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800492e:	600b      	str	r3, [r1, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004930:	6813      	ldr	r3, [r2, #0]
 8004932:	4a0e      	ldr	r2, [pc, #56]	@ (800496c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004934:	2032      	movs	r0, #50	@ 0x32
 8004936:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800493a:	6948      	ldr	r0, [r1, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800493c:	fba2 2303 	umull	r2, r3, r2, r3
 8004940:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004942:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004944:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004948:	d506      	bpl.n	8004958 <HAL_PWREx_ControlVoltageScaling+0x68>
 800494a:	e000      	b.n	800494e <HAL_PWREx_ControlVoltageScaling+0x5e>
 800494c:	b123      	cbz	r3, 8004958 <HAL_PWREx_ControlVoltageScaling+0x68>
 800494e:	694a      	ldr	r2, [r1, #20]
 8004950:	0552      	lsls	r2, r2, #21
        wait_loop_index--;
 8004952:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004956:	d4f9      	bmi.n	800494c <HAL_PWREx_ControlVoltageScaling+0x5c>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004958:	4b02      	ldr	r3, [pc, #8]	@ (8004964 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800495a:	695b      	ldr	r3, [r3, #20]
 800495c:	055b      	lsls	r3, r3, #21
 800495e:	d5d7      	bpl.n	8004910 <HAL_PWREx_ControlVoltageScaling+0x20>
        return HAL_TIMEOUT;
 8004960:	2003      	movs	r0, #3
}
 8004962:	4770      	bx	lr
 8004964:	40007000 	.word	0x40007000
 8004968:	20000854 	.word	0x20000854
 800496c:	431bde83 	.word	0x431bde83

08004970 <HAL_PWREx_EnableVddIO2>:
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8004970:	4a02      	ldr	r2, [pc, #8]	@ (800497c <HAL_PWREx_EnableVddIO2+0xc>)
 8004972:	6853      	ldr	r3, [r2, #4]
 8004974:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004978:	6053      	str	r3, [r2, #4]
}
 800497a:	4770      	bx	lr
 800497c:	40007000 	.word	0x40007000

08004980 <HAL_PWREx_EnableLowPowerRunMode>:
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8004980:	4a02      	ldr	r2, [pc, #8]	@ (800498c <HAL_PWREx_EnableLowPowerRunMode+0xc>)
 8004982:	6813      	ldr	r3, [r2, #0]
 8004984:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004988:	6013      	str	r3, [r2, #0]
}
 800498a:	4770      	bx	lr
 800498c:	40007000 	.word	0x40007000

08004990 <HAL_PWREx_DisableLowPowerRunMode>:
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8004990:	4910      	ldr	r1, [pc, #64]	@ (80049d4 <HAL_PWREx_DisableLowPowerRunMode+0x44>)

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004992:	4811      	ldr	r0, [pc, #68]	@ (80049d8 <HAL_PWREx_DisableLowPowerRunMode+0x48>)
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8004994:	680b      	ldr	r3, [r1, #0]
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004996:	4a11      	ldr	r2, [pc, #68]	@ (80049dc <HAL_PWREx_DisableLowPowerRunMode+0x4c>)
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8004998:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800499c:	600b      	str	r3, [r1, #0]
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800499e:	6803      	ldr	r3, [r0, #0]
 80049a0:	2032      	movs	r0, #50	@ 0x32
 80049a2:	fb00 f303 	mul.w	r3, r0, r3
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80049a6:	6948      	ldr	r0, [r1, #20]
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80049a8:	fba2 2303 	umull	r2, r3, r2, r3
 80049ac:	0c9b      	lsrs	r3, r3, #18
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80049ae:	0582      	lsls	r2, r0, #22
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80049b0:	f103 0301 	add.w	r3, r3, #1
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80049b4:	d506      	bpl.n	80049c4 <HAL_PWREx_DisableLowPowerRunMode+0x34>
 80049b6:	e000      	b.n	80049ba <HAL_PWREx_DisableLowPowerRunMode+0x2a>
 80049b8:	b123      	cbz	r3, 80049c4 <HAL_PWREx_DisableLowPowerRunMode+0x34>
 80049ba:	694a      	ldr	r2, [r1, #20]
 80049bc:	0592      	lsls	r2, r2, #22
  {
    wait_loop_index--;
 80049be:	f103 33ff 	add.w	r3, r3, #4294967295
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80049c2:	d4f9      	bmi.n	80049b8 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 80049c4:	4b03      	ldr	r3, [pc, #12]	@ (80049d4 <HAL_PWREx_DisableLowPowerRunMode+0x44>)
 80049c6:	695b      	ldr	r3, [r3, #20]
  {
    return HAL_TIMEOUT;
  }

  return HAL_OK;
 80049c8:	f413 7f00 	tst.w	r3, #512	@ 0x200
}
 80049cc:	bf14      	ite	ne
 80049ce:	2003      	movne	r0, #3
 80049d0:	2000      	moveq	r0, #0
 80049d2:	4770      	bx	lr
 80049d4:	40007000 	.word	0x40007000
 80049d8:	20000854 	.word	0x20000854
 80049dc:	431bde83 	.word	0x431bde83

080049e0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80049e0:	b530      	push	{r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80049e2:	4d20      	ldr	r5, [pc, #128]	@ (8004a64 <RCC_SetFlashLatencyFromMSIRange+0x84>)
 80049e4:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 80049e6:	00db      	lsls	r3, r3, #3
{
 80049e8:	b083      	sub	sp, #12
 80049ea:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80049ec:	d51a      	bpl.n	8004a24 <RCC_SetFlashLatencyFromMSIRange+0x44>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80049ee:	f7ff ff77 	bl	80048e0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80049f2:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80049f6:	d027      	beq.n	8004a48 <RCC_SetFlashLatencyFromMSIRange+0x68>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80049f8:	2c80      	cmp	r4, #128	@ 0x80
 80049fa:	d82c      	bhi.n	8004a56 <RCC_SetFlashLatencyFromMSIRange+0x76>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80049fc:	d02f      	beq.n	8004a5e <RCC_SetFlashLatencyFromMSIRange+0x7e>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if(msirange == RCC_MSIRANGE_7)
 80049fe:	f1a4 0470 	sub.w	r4, r4, #112	@ 0x70
 8004a02:	fab4 f484 	clz	r4, r4
 8004a06:	0964      	lsrs	r4, r4, #5
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004a08:	4917      	ldr	r1, [pc, #92]	@ (8004a68 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 8004a0a:	680b      	ldr	r3, [r1, #0]
 8004a0c:	f023 0307 	bic.w	r3, r3, #7
 8004a10:	4323      	orrs	r3, r4
 8004a12:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004a14:	6808      	ldr	r0, [r1, #0]
 8004a16:	f000 0007 	and.w	r0, r0, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8004a1a:	1b00      	subs	r0, r0, r4
 8004a1c:	bf18      	it	ne
 8004a1e:	2001      	movne	r0, #1
 8004a20:	b003      	add	sp, #12
 8004a22:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8004a24:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8004a26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a2a:	65ab      	str	r3, [r5, #88]	@ 0x58
 8004a2c:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8004a2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a32:	9301      	str	r3, [sp, #4]
 8004a34:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8004a36:	f7ff ff53 	bl	80048e0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8004a3a:	6dab      	ldr	r3, [r5, #88]	@ 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004a3c:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
    __HAL_RCC_PWR_CLK_DISABLE();
 8004a40:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a44:	65ab      	str	r3, [r5, #88]	@ 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004a46:	d1d7      	bne.n	80049f8 <RCC_SetFlashLatencyFromMSIRange+0x18>
    if(msirange > RCC_MSIRANGE_8)
 8004a48:	2c80      	cmp	r4, #128	@ 0x80
 8004a4a:	d906      	bls.n	8004a5a <RCC_SetFlashLatencyFromMSIRange+0x7a>
        latency = FLASH_LATENCY_1; /* 1WS */
 8004a4c:	2ca0      	cmp	r4, #160	@ 0xa0
 8004a4e:	bf8c      	ite	hi
 8004a50:	2402      	movhi	r4, #2
 8004a52:	2401      	movls	r4, #1
 8004a54:	e7d8      	b.n	8004a08 <RCC_SetFlashLatencyFromMSIRange+0x28>
      latency = FLASH_LATENCY_3; /* 3WS */
 8004a56:	2403      	movs	r4, #3
 8004a58:	e7d6      	b.n	8004a08 <RCC_SetFlashLatencyFromMSIRange+0x28>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004a5a:	2400      	movs	r4, #0
 8004a5c:	e7d4      	b.n	8004a08 <RCC_SetFlashLatencyFromMSIRange+0x28>
        latency = FLASH_LATENCY_2; /* 2WS */
 8004a5e:	2402      	movs	r4, #2
 8004a60:	e7d2      	b.n	8004a08 <RCC_SetFlashLatencyFromMSIRange+0x28>
 8004a62:	bf00      	nop
 8004a64:	40021000 	.word	0x40021000
 8004a68:	40022000 	.word	0x40022000

08004a6c <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a6c:	4a23      	ldr	r2, [pc, #140]	@ (8004afc <HAL_RCC_GetSysClockFreq+0x90>)
 8004a6e:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a70:	68d2      	ldr	r2, [r2, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004a72:	f013 030c 	ands.w	r3, r3, #12
 8004a76:	d008      	beq.n	8004a8a <HAL_RCC_GetSysClockFreq+0x1e>
 8004a78:	2b0c      	cmp	r3, #12
 8004a7a:	d036      	beq.n	8004aea <HAL_RCC_GetSysClockFreq+0x7e>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004a7c:	2b04      	cmp	r3, #4
 8004a7e:	d032      	beq.n	8004ae6 <HAL_RCC_GetSysClockFreq+0x7a>
    sysclockfreq = HSE_VALUE;
 8004a80:	2b08      	cmp	r3, #8
 8004a82:	481f      	ldr	r0, [pc, #124]	@ (8004b00 <HAL_RCC_GetSysClockFreq+0x94>)
 8004a84:	bf18      	it	ne
 8004a86:	2000      	movne	r0, #0
 8004a88:	4770      	bx	lr
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004a8a:	4a1c      	ldr	r2, [pc, #112]	@ (8004afc <HAL_RCC_GetSysClockFreq+0x90>)
 8004a8c:	6811      	ldr	r1, [r2, #0]
 8004a8e:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004a90:	bf54      	ite	pl
 8004a92:	f8d2 2094 	ldrpl.w	r2, [r2, #148]	@ 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004a96:	6812      	ldrmi	r2, [r2, #0]
    msirange = MSIRangeTable[msirange];
 8004a98:	491a      	ldr	r1, [pc, #104]	@ (8004b04 <HAL_RCC_GetSysClockFreq+0x98>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004a9a:	bf54      	ite	pl
 8004a9c:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004aa0:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 8004aa4:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004aa8:	b1f3      	cbz	r3, 8004ae8 <HAL_RCC_GetSysClockFreq+0x7c>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004aaa:	4b14      	ldr	r3, [pc, #80]	@ (8004afc <HAL_RCC_GetSysClockFreq+0x90>)
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8004ab2:	2b02      	cmp	r3, #2
 8004ab4:	d01f      	beq.n	8004af6 <HAL_RCC_GetSysClockFreq+0x8a>
 8004ab6:	4a12      	ldr	r2, [pc, #72]	@ (8004b00 <HAL_RCC_GetSysClockFreq+0x94>)
 8004ab8:	2b03      	cmp	r3, #3
 8004aba:	bf08      	it	eq
 8004abc:	4610      	moveq	r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004abe:	4b0f      	ldr	r3, [pc, #60]	@ (8004afc <HAL_RCC_GetSysClockFreq+0x90>)
 8004ac0:	68d9      	ldr	r1, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004ac2:	68da      	ldr	r2, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004ac4:	68db      	ldr	r3, [r3, #12]
 8004ac6:	f3c3 6341 	ubfx	r3, r3, #25, #2
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004aca:	f3c2 2206 	ubfx	r2, r2, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004ace:	f3c1 1102 	ubfx	r1, r1, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004ad2:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004ad4:	fb00 f202 	mul.w	r2, r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004ad8:	3101      	adds	r1, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004ada:	005b      	lsls	r3, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004adc:	fbb2 f2f1 	udiv	r2, r2, r1
    sysclockfreq = pllvco / pllr;
 8004ae0:	fbb2 f0f3 	udiv	r0, r2, r3
 8004ae4:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8004ae6:	4808      	ldr	r0, [pc, #32]	@ (8004b08 <HAL_RCC_GetSysClockFreq+0x9c>)
}
 8004ae8:	4770      	bx	lr
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004aea:	f002 0203 	and.w	r2, r2, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004aee:	2a01      	cmp	r2, #1
 8004af0:	d0cb      	beq.n	8004a8a <HAL_RCC_GetSysClockFreq+0x1e>
 8004af2:	2000      	movs	r0, #0
 8004af4:	e7d9      	b.n	8004aaa <HAL_RCC_GetSysClockFreq+0x3e>
      pllvco = HSI_VALUE;
 8004af6:	4804      	ldr	r0, [pc, #16]	@ (8004b08 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004af8:	e7e1      	b.n	8004abe <HAL_RCC_GetSysClockFreq+0x52>
 8004afa:	bf00      	nop
 8004afc:	40021000 	.word	0x40021000
 8004b00:	007a1200 	.word	0x007a1200
 8004b04:	0800a43c 	.word	0x0800a43c
 8004b08:	00f42400 	.word	0x00f42400

08004b0c <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8004b0c:	2800      	cmp	r0, #0
 8004b0e:	f000 824b 	beq.w	8004fa8 <HAL_RCC_OscConfig+0x49c>
{
 8004b12:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b16:	4a8c      	ldr	r2, [pc, #560]	@ (8004d48 <HAL_RCC_OscConfig+0x23c>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004b18:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b1a:	6895      	ldr	r5, [r2, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b1c:	68d6      	ldr	r6, [r2, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004b1e:	06d9      	lsls	r1, r3, #27
{
 8004b20:	b083      	sub	sp, #12
 8004b22:	4604      	mov	r4, r0
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b24:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b28:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004b2c:	461a      	mov	r2, r3
 8004b2e:	d52f      	bpl.n	8004b90 <HAL_RCC_OscConfig+0x84>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004b30:	2d00      	cmp	r5, #0
 8004b32:	f000 8112 	beq.w	8004d5a <HAL_RCC_OscConfig+0x24e>
 8004b36:	2d0c      	cmp	r5, #12
 8004b38:	f000 810c 	beq.w	8004d54 <HAL_RCC_OscConfig+0x248>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004b3c:	69a3      	ldr	r3, [r4, #24]
        __HAL_RCC_MSI_ENABLE();
 8004b3e:	4f82      	ldr	r7, [pc, #520]	@ (8004d48 <HAL_RCC_OscConfig+0x23c>)
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	f000 81a7 	beq.w	8004e94 <HAL_RCC_OscConfig+0x388>
        __HAL_RCC_MSI_ENABLE();
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	f043 0301 	orr.w	r3, r3, #1
 8004b4c:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8004b4e:	f7fe faed 	bl	800312c <HAL_GetTick>
 8004b52:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b54:	e006      	b.n	8004b64 <HAL_RCC_OscConfig+0x58>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004b56:	f7fe fae9 	bl	800312c <HAL_GetTick>
 8004b5a:	eba0 0008 	sub.w	r0, r0, r8
 8004b5e:	2802      	cmp	r0, #2
 8004b60:	f200 8194 	bhi.w	8004e8c <HAL_RCC_OscConfig+0x380>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	079a      	lsls	r2, r3, #30
 8004b68:	d5f5      	bpl.n	8004b56 <HAL_RCC_OscConfig+0x4a>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	f043 0308 	orr.w	r3, r3, #8
 8004b70:	603b      	str	r3, [r7, #0]
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	6a22      	ldr	r2, [r4, #32]
 8004b76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	603b      	str	r3, [r7, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	69e2      	ldr	r2, [r4, #28]
 8004b82:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b86:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8004b8a:	607b      	str	r3, [r7, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b8c:	6823      	ldr	r3, [r4, #0]
 8004b8e:	461a      	mov	r2, r3
 8004b90:	07df      	lsls	r7, r3, #31
 8004b92:	d529      	bpl.n	8004be8 <HAL_RCC_OscConfig+0xdc>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004b94:	2d08      	cmp	r5, #8
 8004b96:	f000 814b 	beq.w	8004e30 <HAL_RCC_OscConfig+0x324>
 8004b9a:	2d0c      	cmp	r5, #12
 8004b9c:	f000 8145 	beq.w	8004e2a <HAL_RCC_OscConfig+0x31e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ba0:	6863      	ldr	r3, [r4, #4]
 8004ba2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ba6:	f000 8189 	beq.w	8004ebc <HAL_RCC_OscConfig+0x3b0>
 8004baa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004bae:	f000 8209 	beq.w	8004fc4 <HAL_RCC_OscConfig+0x4b8>
 8004bb2:	4f65      	ldr	r7, [pc, #404]	@ (8004d48 <HAL_RCC_OscConfig+0x23c>)
 8004bb4:	683a      	ldr	r2, [r7, #0]
 8004bb6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004bba:	603a      	str	r2, [r7, #0]
 8004bbc:	683a      	ldr	r2, [r7, #0]
 8004bbe:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004bc2:	603a      	str	r2, [r7, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	f040 817e 	bne.w	8004ec6 <HAL_RCC_OscConfig+0x3ba>
        tickstart = HAL_GetTick();
 8004bca:	f7fe faaf 	bl	800312c <HAL_GetTick>
 8004bce:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004bd0:	e006      	b.n	8004be0 <HAL_RCC_OscConfig+0xd4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bd2:	f7fe faab 	bl	800312c <HAL_GetTick>
 8004bd6:	eba0 0008 	sub.w	r0, r0, r8
 8004bda:	2864      	cmp	r0, #100	@ 0x64
 8004bdc:	f200 8156 	bhi.w	8004e8c <HAL_RCC_OscConfig+0x380>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	0398      	lsls	r0, r3, #14
 8004be4:	d4f5      	bmi.n	8004bd2 <HAL_RCC_OscConfig+0xc6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004be6:	6822      	ldr	r2, [r4, #0]
 8004be8:	0791      	lsls	r1, r2, #30
 8004bea:	d513      	bpl.n	8004c14 <HAL_RCC_OscConfig+0x108>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004bec:	2d04      	cmp	r5, #4
 8004bee:	f040 80f5 	bne.w	8004ddc <HAL_RCC_OscConfig+0x2d0>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004bf2:	4b55      	ldr	r3, [pc, #340]	@ (8004d48 <HAL_RCC_OscConfig+0x23c>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	055a      	lsls	r2, r3, #21
 8004bf8:	d503      	bpl.n	8004c02 <HAL_RCC_OscConfig+0xf6>
 8004bfa:	68e3      	ldr	r3, [r4, #12]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	f000 8110 	beq.w	8004e22 <HAL_RCC_OscConfig+0x316>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c02:	4a51      	ldr	r2, [pc, #324]	@ (8004d48 <HAL_RCC_OscConfig+0x23c>)
 8004c04:	6921      	ldr	r1, [r4, #16]
 8004c06:	6853      	ldr	r3, [r2, #4]
 8004c08:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004c0c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004c10:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c12:	6822      	ldr	r2, [r4, #0]
 8004c14:	0711      	lsls	r1, r2, #28
 8004c16:	d519      	bpl.n	8004c4c <HAL_RCC_OscConfig+0x140>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c18:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8004c1a:	4e4b      	ldr	r6, [pc, #300]	@ (8004d48 <HAL_RCC_OscConfig+0x23c>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	f000 8110 	beq.w	8004e42 <HAL_RCC_OscConfig+0x336>
      __HAL_RCC_LSI_ENABLE();
 8004c22:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8004c26:	f043 0301 	orr.w	r3, r3, #1
 8004c2a:	f8c6 3094 	str.w	r3, [r6, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8004c2e:	f7fe fa7d 	bl	800312c <HAL_GetTick>
 8004c32:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c34:	e005      	b.n	8004c42 <HAL_RCC_OscConfig+0x136>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c36:	f7fe fa79 	bl	800312c <HAL_GetTick>
 8004c3a:	1bc0      	subs	r0, r0, r7
 8004c3c:	2802      	cmp	r0, #2
 8004c3e:	f200 8125 	bhi.w	8004e8c <HAL_RCC_OscConfig+0x380>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c42:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8004c46:	079a      	lsls	r2, r3, #30
 8004c48:	d5f5      	bpl.n	8004c36 <HAL_RCC_OscConfig+0x12a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c4a:	6822      	ldr	r2, [r4, #0]
 8004c4c:	0757      	lsls	r7, r2, #29
 8004c4e:	d53f      	bpl.n	8004cd0 <HAL_RCC_OscConfig+0x1c4>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004c50:	4b3d      	ldr	r3, [pc, #244]	@ (8004d48 <HAL_RCC_OscConfig+0x23c>)
 8004c52:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004c54:	00d6      	lsls	r6, r2, #3
 8004c56:	f100 8146 	bmi.w	8004ee6 <HAL_RCC_OscConfig+0x3da>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c5a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004c5c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004c60:	659a      	str	r2, [r3, #88]	@ 0x58
 8004c62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c68:	9301      	str	r3, [sp, #4]
 8004c6a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004c6c:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c6e:	4f37      	ldr	r7, [pc, #220]	@ (8004d4c <HAL_RCC_OscConfig+0x240>)
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	05d8      	lsls	r0, r3, #23
 8004c74:	f140 80f9 	bpl.w	8004e6a <HAL_RCC_OscConfig+0x35e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c78:	68a3      	ldr	r3, [r4, #8]
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	f000 8147 	beq.w	8004f0e <HAL_RCC_OscConfig+0x402>
 8004c80:	2b05      	cmp	r3, #5
 8004c82:	f000 81ac 	beq.w	8004fde <HAL_RCC_OscConfig+0x4d2>
 8004c86:	4f30      	ldr	r7, [pc, #192]	@ (8004d48 <HAL_RCC_OscConfig+0x23c>)
 8004c88:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8004c8c:	f022 0201 	bic.w	r2, r2, #1
 8004c90:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8004c94:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8004c98:	f022 0204 	bic.w	r2, r2, #4
 8004c9c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	f040 813b 	bne.w	8004f1c <HAL_RCC_OscConfig+0x410>
      tickstart = HAL_GetTick();
 8004ca6:	f7fe fa41 	bl	800312c <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004caa:	f241 3988 	movw	r9, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8004cae:	4680      	mov	r8, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004cb0:	e006      	b.n	8004cc0 <HAL_RCC_OscConfig+0x1b4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cb2:	f7fe fa3b 	bl	800312c <HAL_GetTick>
 8004cb6:	eba0 0008 	sub.w	r0, r0, r8
 8004cba:	4548      	cmp	r0, r9
 8004cbc:	f200 80e6 	bhi.w	8004e8c <HAL_RCC_OscConfig+0x380>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004cc0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004cc4:	079b      	lsls	r3, r3, #30
 8004cc6:	d4f4      	bmi.n	8004cb2 <HAL_RCC_OscConfig+0x1a6>
    if(pwrclkchanged == SET)
 8004cc8:	2e00      	cmp	r6, #0
 8004cca:	f040 816f 	bne.w	8004fac <HAL_RCC_OscConfig+0x4a0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004cce:	6822      	ldr	r2, [r4, #0]
 8004cd0:	0696      	lsls	r6, r2, #26
 8004cd2:	d518      	bpl.n	8004d06 <HAL_RCC_OscConfig+0x1fa>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004cd4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      __HAL_RCC_HSI48_ENABLE();
 8004cd6:	4e1c      	ldr	r6, [pc, #112]	@ (8004d48 <HAL_RCC_OscConfig+0x23c>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	f000 8150 	beq.w	8004f7e <HAL_RCC_OscConfig+0x472>
      __HAL_RCC_HSI48_ENABLE();
 8004cde:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 8004ce2:	f043 0301 	orr.w	r3, r3, #1
 8004ce6:	f8c6 3098 	str.w	r3, [r6, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8004cea:	f7fe fa1f 	bl	800312c <HAL_GetTick>
 8004cee:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004cf0:	e005      	b.n	8004cfe <HAL_RCC_OscConfig+0x1f2>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004cf2:	f7fe fa1b 	bl	800312c <HAL_GetTick>
 8004cf6:	1bc0      	subs	r0, r0, r7
 8004cf8:	2802      	cmp	r0, #2
 8004cfa:	f200 80c7 	bhi.w	8004e8c <HAL_RCC_OscConfig+0x380>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004cfe:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 8004d02:	0798      	lsls	r0, r3, #30
 8004d04:	d5f5      	bpl.n	8004cf2 <HAL_RCC_OscConfig+0x1e6>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004d06:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004d08:	b1db      	cbz	r3, 8004d42 <HAL_RCC_OscConfig+0x236>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004d0a:	2b02      	cmp	r3, #2
 8004d0c:	f000 817e 	beq.w	800500c <HAL_RCC_OscConfig+0x500>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d10:	2d0c      	cmp	r5, #12
 8004d12:	f000 8086 	beq.w	8004e22 <HAL_RCC_OscConfig+0x316>
        __HAL_RCC_PLL_DISABLE();
 8004d16:	4c0c      	ldr	r4, [pc, #48]	@ (8004d48 <HAL_RCC_OscConfig+0x23c>)
 8004d18:	6823      	ldr	r3, [r4, #0]
 8004d1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d1e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8004d20:	f7fe fa04 	bl	800312c <HAL_GetTick>
 8004d24:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d26:	e005      	b.n	8004d34 <HAL_RCC_OscConfig+0x228>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d28:	f7fe fa00 	bl	800312c <HAL_GetTick>
 8004d2c:	1b40      	subs	r0, r0, r5
 8004d2e:	2802      	cmp	r0, #2
 8004d30:	f200 80ac 	bhi.w	8004e8c <HAL_RCC_OscConfig+0x380>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d34:	6823      	ldr	r3, [r4, #0]
 8004d36:	019b      	lsls	r3, r3, #6
 8004d38:	d4f6      	bmi.n	8004d28 <HAL_RCC_OscConfig+0x21c>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004d3a:	68e2      	ldr	r2, [r4, #12]
 8004d3c:	4b04      	ldr	r3, [pc, #16]	@ (8004d50 <HAL_RCC_OscConfig+0x244>)
 8004d3e:	4013      	ands	r3, r2
 8004d40:	60e3      	str	r3, [r4, #12]
  return HAL_OK;
 8004d42:	2000      	movs	r0, #0
 8004d44:	e06e      	b.n	8004e24 <HAL_RCC_OscConfig+0x318>
 8004d46:	bf00      	nop
 8004d48:	40021000 	.word	0x40021000
 8004d4c:	40007000 	.word	0x40007000
 8004d50:	feeefffc 	.word	0xfeeefffc
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004d54:	2e01      	cmp	r6, #1
 8004d56:	f47f aef1 	bne.w	8004b3c <HAL_RCC_OscConfig+0x30>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004d5a:	4ba8      	ldr	r3, [pc, #672]	@ (8004ffc <HAL_RCC_OscConfig+0x4f0>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	079b      	lsls	r3, r3, #30
 8004d60:	d45c      	bmi.n	8004e1c <HAL_RCC_OscConfig+0x310>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004d62:	4ba6      	ldr	r3, [pc, #664]	@ (8004ffc <HAL_RCC_OscConfig+0x4f0>)
 8004d64:	6a20      	ldr	r0, [r4, #32]
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	0717      	lsls	r7, r2, #28
 8004d6a:	bf56      	itet	pl
 8004d6c:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	@ 0x94
 8004d70:	681b      	ldrmi	r3, [r3, #0]
 8004d72:	091b      	lsrpl	r3, r3, #4
 8004d74:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d78:	4298      	cmp	r0, r3
 8004d7a:	f200 80e4 	bhi.w	8004f46 <HAL_RCC_OscConfig+0x43a>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d7e:	4b9f      	ldr	r3, [pc, #636]	@ (8004ffc <HAL_RCC_OscConfig+0x4f0>)
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	f042 0208 	orr.w	r2, r2, #8
 8004d86:	601a      	str	r2, [r3, #0]
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8004d8e:	4302      	orrs	r2, r0
 8004d90:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d92:	685a      	ldr	r2, [r3, #4]
 8004d94:	69e1      	ldr	r1, [r4, #28]
 8004d96:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 8004d9a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004d9e:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004da0:	2d00      	cmp	r5, #0
 8004da2:	f000 8109 	beq.w	8004fb8 <HAL_RCC_OscConfig+0x4ac>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004da6:	f7ff fe61 	bl	8004a6c <HAL_RCC_GetSysClockFreq>
 8004daa:	4b94      	ldr	r3, [pc, #592]	@ (8004ffc <HAL_RCC_OscConfig+0x4f0>)
 8004dac:	4a94      	ldr	r2, [pc, #592]	@ (8005000 <HAL_RCC_OscConfig+0x4f4>)
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004db4:	5cd3      	ldrb	r3, [r2, r3]
        status = HAL_InitTick(uwTickPrio);
 8004db6:	4a93      	ldr	r2, [pc, #588]	@ (8005004 <HAL_RCC_OscConfig+0x4f8>)
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004db8:	f003 031f 	and.w	r3, r3, #31
 8004dbc:	fa20 f303 	lsr.w	r3, r0, r3
        status = HAL_InitTick(uwTickPrio);
 8004dc0:	6810      	ldr	r0, [r2, #0]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004dc2:	4a91      	ldr	r2, [pc, #580]	@ (8005008 <HAL_RCC_OscConfig+0x4fc>)
 8004dc4:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick(uwTickPrio);
 8004dc6:	f7fe f96f 	bl	80030a8 <HAL_InitTick>
        if(status != HAL_OK)
 8004dca:	bb58      	cbnz	r0, 8004e24 <HAL_RCC_OscConfig+0x318>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004dcc:	6822      	ldr	r2, [r4, #0]
 8004dce:	07d1      	lsls	r1, r2, #31
 8004dd0:	4613      	mov	r3, r2
 8004dd2:	f53f aee2 	bmi.w	8004b9a <HAL_RCC_OscConfig+0x8e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004dd6:	0791      	lsls	r1, r2, #30
 8004dd8:	f57f af1c 	bpl.w	8004c14 <HAL_RCC_OscConfig+0x108>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004ddc:	2d0c      	cmp	r5, #12
 8004dde:	f000 80ca 	beq.w	8004f76 <HAL_RCC_OscConfig+0x46a>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004de2:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 8004de4:	4e85      	ldr	r6, [pc, #532]	@ (8004ffc <HAL_RCC_OscConfig+0x4f0>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d07f      	beq.n	8004eea <HAL_RCC_OscConfig+0x3de>
        __HAL_RCC_HSI_ENABLE();
 8004dea:	6833      	ldr	r3, [r6, #0]
 8004dec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004df0:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8004df2:	f7fe f99b 	bl	800312c <HAL_GetTick>
 8004df6:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004df8:	e004      	b.n	8004e04 <HAL_RCC_OscConfig+0x2f8>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004dfa:	f7fe f997 	bl	800312c <HAL_GetTick>
 8004dfe:	1bc0      	subs	r0, r0, r7
 8004e00:	2802      	cmp	r0, #2
 8004e02:	d843      	bhi.n	8004e8c <HAL_RCC_OscConfig+0x380>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e04:	6833      	ldr	r3, [r6, #0]
 8004e06:	055b      	lsls	r3, r3, #21
 8004e08:	d5f7      	bpl.n	8004dfa <HAL_RCC_OscConfig+0x2ee>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e0a:	6873      	ldr	r3, [r6, #4]
 8004e0c:	6922      	ldr	r2, [r4, #16]
 8004e0e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004e12:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004e16:	6073      	str	r3, [r6, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e18:	6822      	ldr	r2, [r4, #0]
 8004e1a:	e6fb      	b.n	8004c14 <HAL_RCC_OscConfig+0x108>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004e1c:	69a3      	ldr	r3, [r4, #24]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d19f      	bne.n	8004d62 <HAL_RCC_OscConfig+0x256>
    return HAL_ERROR;
 8004e22:	2001      	movs	r0, #1
}
 8004e24:	b003      	add	sp, #12
 8004e26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004e2a:	2e03      	cmp	r6, #3
 8004e2c:	f47f aeb8 	bne.w	8004ba0 <HAL_RCC_OscConfig+0x94>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e30:	4a72      	ldr	r2, [pc, #456]	@ (8004ffc <HAL_RCC_OscConfig+0x4f0>)
 8004e32:	6812      	ldr	r2, [r2, #0]
 8004e34:	0390      	lsls	r0, r2, #14
 8004e36:	d502      	bpl.n	8004e3e <HAL_RCC_OscConfig+0x332>
 8004e38:	6862      	ldr	r2, [r4, #4]
 8004e3a:	2a00      	cmp	r2, #0
 8004e3c:	d0f1      	beq.n	8004e22 <HAL_RCC_OscConfig+0x316>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e3e:	461a      	mov	r2, r3
 8004e40:	e7c9      	b.n	8004dd6 <HAL_RCC_OscConfig+0x2ca>
      __HAL_RCC_LSI_DISABLE();
 8004e42:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8004e46:	f023 0301 	bic.w	r3, r3, #1
 8004e4a:	f8c6 3094 	str.w	r3, [r6, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8004e4e:	f7fe f96d 	bl	800312c <HAL_GetTick>
 8004e52:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e54:	e004      	b.n	8004e60 <HAL_RCC_OscConfig+0x354>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e56:	f7fe f969 	bl	800312c <HAL_GetTick>
 8004e5a:	1bc0      	subs	r0, r0, r7
 8004e5c:	2802      	cmp	r0, #2
 8004e5e:	d815      	bhi.n	8004e8c <HAL_RCC_OscConfig+0x380>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e60:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 8004e64:	079b      	lsls	r3, r3, #30
 8004e66:	d4f6      	bmi.n	8004e56 <HAL_RCC_OscConfig+0x34a>
 8004e68:	e6ef      	b.n	8004c4a <HAL_RCC_OscConfig+0x13e>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e70:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8004e72:	f7fe f95b 	bl	800312c <HAL_GetTick>
 8004e76:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	05d9      	lsls	r1, r3, #23
 8004e7c:	f53f aefc 	bmi.w	8004c78 <HAL_RCC_OscConfig+0x16c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e80:	f7fe f954 	bl	800312c <HAL_GetTick>
 8004e84:	eba0 0008 	sub.w	r0, r0, r8
 8004e88:	2802      	cmp	r0, #2
 8004e8a:	d9f5      	bls.n	8004e78 <HAL_RCC_OscConfig+0x36c>
            return HAL_TIMEOUT;
 8004e8c:	2003      	movs	r0, #3
}
 8004e8e:	b003      	add	sp, #12
 8004e90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        __HAL_RCC_MSI_DISABLE();
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	f023 0301 	bic.w	r3, r3, #1
 8004e9a:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8004e9c:	f7fe f946 	bl	800312c <HAL_GetTick>
 8004ea0:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004ea2:	e005      	b.n	8004eb0 <HAL_RCC_OscConfig+0x3a4>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004ea4:	f7fe f942 	bl	800312c <HAL_GetTick>
 8004ea8:	eba0 0008 	sub.w	r0, r0, r8
 8004eac:	2802      	cmp	r0, #2
 8004eae:	d8ed      	bhi.n	8004e8c <HAL_RCC_OscConfig+0x380>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	079b      	lsls	r3, r3, #30
 8004eb4:	d4f6      	bmi.n	8004ea4 <HAL_RCC_OscConfig+0x398>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004eb6:	6823      	ldr	r3, [r4, #0]
 8004eb8:	461a      	mov	r2, r3
 8004eba:	e669      	b.n	8004b90 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ebc:	4a4f      	ldr	r2, [pc, #316]	@ (8004ffc <HAL_RCC_OscConfig+0x4f0>)
 8004ebe:	6813      	ldr	r3, [r2, #0]
 8004ec0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ec4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004ec6:	f7fe f931 	bl	800312c <HAL_GetTick>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004eca:	f8df 8130 	ldr.w	r8, [pc, #304]	@ 8004ffc <HAL_RCC_OscConfig+0x4f0>
        tickstart = HAL_GetTick();
 8004ece:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ed0:	e004      	b.n	8004edc <HAL_RCC_OscConfig+0x3d0>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ed2:	f7fe f92b 	bl	800312c <HAL_GetTick>
 8004ed6:	1bc0      	subs	r0, r0, r7
 8004ed8:	2864      	cmp	r0, #100	@ 0x64
 8004eda:	d8d7      	bhi.n	8004e8c <HAL_RCC_OscConfig+0x380>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004edc:	f8d8 3000 	ldr.w	r3, [r8]
 8004ee0:	039b      	lsls	r3, r3, #14
 8004ee2:	d5f6      	bpl.n	8004ed2 <HAL_RCC_OscConfig+0x3c6>
 8004ee4:	e67f      	b.n	8004be6 <HAL_RCC_OscConfig+0xda>
    FlagStatus       pwrclkchanged = RESET;
 8004ee6:	2600      	movs	r6, #0
 8004ee8:	e6c1      	b.n	8004c6e <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8004eea:	6833      	ldr	r3, [r6, #0]
 8004eec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ef0:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8004ef2:	f7fe f91b 	bl	800312c <HAL_GetTick>
 8004ef6:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ef8:	e004      	b.n	8004f04 <HAL_RCC_OscConfig+0x3f8>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004efa:	f7fe f917 	bl	800312c <HAL_GetTick>
 8004efe:	1bc0      	subs	r0, r0, r7
 8004f00:	2802      	cmp	r0, #2
 8004f02:	d8c3      	bhi.n	8004e8c <HAL_RCC_OscConfig+0x380>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f04:	6833      	ldr	r3, [r6, #0]
 8004f06:	0558      	lsls	r0, r3, #21
 8004f08:	d4f7      	bmi.n	8004efa <HAL_RCC_OscConfig+0x3ee>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f0a:	6822      	ldr	r2, [r4, #0]
 8004f0c:	e682      	b.n	8004c14 <HAL_RCC_OscConfig+0x108>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f0e:	4a3b      	ldr	r2, [pc, #236]	@ (8004ffc <HAL_RCC_OscConfig+0x4f0>)
 8004f10:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8004f14:	f043 0301 	orr.w	r3, r3, #1
 8004f18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      tickstart = HAL_GetTick();
 8004f1c:	f7fe f906 	bl	800312c <HAL_GetTick>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f20:	f8df 80d8 	ldr.w	r8, [pc, #216]	@ 8004ffc <HAL_RCC_OscConfig+0x4f0>
      tickstart = HAL_GetTick();
 8004f24:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f26:	f241 3988 	movw	r9, #5000	@ 0x1388
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f2a:	e004      	b.n	8004f36 <HAL_RCC_OscConfig+0x42a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f2c:	f7fe f8fe 	bl	800312c <HAL_GetTick>
 8004f30:	1bc0      	subs	r0, r0, r7
 8004f32:	4548      	cmp	r0, r9
 8004f34:	d8aa      	bhi.n	8004e8c <HAL_RCC_OscConfig+0x380>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f36:	f8d8 3090 	ldr.w	r3, [r8, #144]	@ 0x90
 8004f3a:	079a      	lsls	r2, r3, #30
 8004f3c:	d5f6      	bpl.n	8004f2c <HAL_RCC_OscConfig+0x420>
    if(pwrclkchanged == SET)
 8004f3e:	2e00      	cmp	r6, #0
 8004f40:	f43f aec5 	beq.w	8004cce <HAL_RCC_OscConfig+0x1c2>
 8004f44:	e032      	b.n	8004fac <HAL_RCC_OscConfig+0x4a0>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004f46:	f7ff fd4b 	bl	80049e0 <RCC_SetFlashLatencyFromMSIRange>
 8004f4a:	2800      	cmp	r0, #0
 8004f4c:	f47f af69 	bne.w	8004e22 <HAL_RCC_OscConfig+0x316>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004f50:	4b2a      	ldr	r3, [pc, #168]	@ (8004ffc <HAL_RCC_OscConfig+0x4f0>)
 8004f52:	681a      	ldr	r2, [r3, #0]
 8004f54:	f042 0208 	orr.w	r2, r2, #8
 8004f58:	601a      	str	r2, [r3, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	6a21      	ldr	r1, [r4, #32]
 8004f5e:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8004f62:	430a      	orrs	r2, r1
 8004f64:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f66:	685a      	ldr	r2, [r3, #4]
 8004f68:	69e1      	ldr	r1, [r4, #28]
 8004f6a:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 8004f6e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004f72:	605a      	str	r2, [r3, #4]
 8004f74:	e717      	b.n	8004da6 <HAL_RCC_OscConfig+0x29a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004f76:	2e02      	cmp	r6, #2
 8004f78:	f47f af33 	bne.w	8004de2 <HAL_RCC_OscConfig+0x2d6>
 8004f7c:	e639      	b.n	8004bf2 <HAL_RCC_OscConfig+0xe6>
      __HAL_RCC_HSI48_DISABLE();
 8004f7e:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 8004f82:	f023 0301 	bic.w	r3, r3, #1
 8004f86:	f8c6 3098 	str.w	r3, [r6, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8004f8a:	f7fe f8cf 	bl	800312c <HAL_GetTick>
 8004f8e:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004f90:	e005      	b.n	8004f9e <HAL_RCC_OscConfig+0x492>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f92:	f7fe f8cb 	bl	800312c <HAL_GetTick>
 8004f96:	1bc0      	subs	r0, r0, r7
 8004f98:	2802      	cmp	r0, #2
 8004f9a:	f63f af77 	bhi.w	8004e8c <HAL_RCC_OscConfig+0x380>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004f9e:	f8d6 3098 	ldr.w	r3, [r6, #152]	@ 0x98
 8004fa2:	0799      	lsls	r1, r3, #30
 8004fa4:	d4f5      	bmi.n	8004f92 <HAL_RCC_OscConfig+0x486>
 8004fa6:	e6ae      	b.n	8004d06 <HAL_RCC_OscConfig+0x1fa>
    return HAL_ERROR;
 8004fa8:	2001      	movs	r0, #1
}
 8004faa:	4770      	bx	lr
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fac:	4a13      	ldr	r2, [pc, #76]	@ (8004ffc <HAL_RCC_OscConfig+0x4f0>)
 8004fae:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8004fb0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fb4:	6593      	str	r3, [r2, #88]	@ 0x58
 8004fb6:	e68a      	b.n	8004cce <HAL_RCC_OscConfig+0x1c2>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004fb8:	f7ff fd12 	bl	80049e0 <RCC_SetFlashLatencyFromMSIRange>
 8004fbc:	2800      	cmp	r0, #0
 8004fbe:	f43f aef2 	beq.w	8004da6 <HAL_RCC_OscConfig+0x29a>
 8004fc2:	e72e      	b.n	8004e22 <HAL_RCC_OscConfig+0x316>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fc4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004fc8:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004fd2:	601a      	str	r2, [r3, #0]
 8004fd4:	681a      	ldr	r2, [r3, #0]
 8004fd6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004fda:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004fdc:	e773      	b.n	8004ec6 <HAL_RCC_OscConfig+0x3ba>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fde:	4b07      	ldr	r3, [pc, #28]	@ (8004ffc <HAL_RCC_OscConfig+0x4f0>)
 8004fe0:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8004fe4:	f042 0204 	orr.w	r2, r2, #4
 8004fe8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8004fec:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8004ff0:	f042 0201 	orr.w	r2, r2, #1
 8004ff4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ff8:	e790      	b.n	8004f1c <HAL_RCC_OscConfig+0x410>
 8004ffa:	bf00      	nop
 8004ffc:	40021000 	.word	0x40021000
 8005000:	0800a46c 	.word	0x0800a46c
 8005004:	2000085c 	.word	0x2000085c
 8005008:	20000854 	.word	0x20000854
      pll_config = RCC->PLLCFGR;
 800500c:	4e48      	ldr	r6, [pc, #288]	@ (8005130 <HAL_RCC_OscConfig+0x624>)
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800500e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
      pll_config = RCC->PLLCFGR;
 8005010:	68f3      	ldr	r3, [r6, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005012:	f003 0103 	and.w	r1, r3, #3
 8005016:	4291      	cmp	r1, r2
 8005018:	d04d      	beq.n	80050b6 <HAL_RCC_OscConfig+0x5aa>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800501a:	2d0c      	cmp	r5, #12
 800501c:	f43f af01 	beq.w	8004e22 <HAL_RCC_OscConfig+0x316>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005020:	4d43      	ldr	r5, [pc, #268]	@ (8005130 <HAL_RCC_OscConfig+0x624>)
 8005022:	682b      	ldr	r3, [r5, #0]
 8005024:	015a      	lsls	r2, r3, #5
 8005026:	f53f aefc 	bmi.w	8004e22 <HAL_RCC_OscConfig+0x316>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800502a:	682b      	ldr	r3, [r5, #0]
 800502c:	00db      	lsls	r3, r3, #3
 800502e:	f53f aef8 	bmi.w	8004e22 <HAL_RCC_OscConfig+0x316>
            __HAL_RCC_PLL_DISABLE();
 8005032:	682b      	ldr	r3, [r5, #0]
 8005034:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005038:	602b      	str	r3, [r5, #0]
            tickstart = HAL_GetTick();
 800503a:	f7fe f877 	bl	800312c <HAL_GetTick>
 800503e:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005040:	e005      	b.n	800504e <HAL_RCC_OscConfig+0x542>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005042:	f7fe f873 	bl	800312c <HAL_GetTick>
 8005046:	1b80      	subs	r0, r0, r6
 8005048:	2802      	cmp	r0, #2
 800504a:	f63f af1f 	bhi.w	8004e8c <HAL_RCC_OscConfig+0x380>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800504e:	682b      	ldr	r3, [r5, #0]
 8005050:	019f      	lsls	r7, r3, #6
 8005052:	d4f6      	bmi.n	8005042 <HAL_RCC_OscConfig+0x536>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005054:	68e9      	ldr	r1, [r5, #12]
 8005056:	4b37      	ldr	r3, [pc, #220]	@ (8005134 <HAL_RCC_OscConfig+0x628>)
 8005058:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800505a:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800505c:	400b      	ands	r3, r1
 800505e:	4313      	orrs	r3, r2
 8005060:	e9d4 120d 	ldrd	r1, r2, [r4, #52]	@ 0x34
 8005064:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005068:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 800506c:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	@ 0x3c
 8005070:	3801      	subs	r0, #1
 8005072:	0849      	lsrs	r1, r1, #1
 8005074:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8005078:	3901      	subs	r1, #1
 800507a:	0852      	lsrs	r2, r2, #1
 800507c:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 8005080:	3a01      	subs	r2, #1
 8005082:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8005086:	60eb      	str	r3, [r5, #12]
            __HAL_RCC_PLL_ENABLE();
 8005088:	682b      	ldr	r3, [r5, #0]
 800508a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800508e:	602b      	str	r3, [r5, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005090:	68eb      	ldr	r3, [r5, #12]
 8005092:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005096:	60eb      	str	r3, [r5, #12]
            tickstart = HAL_GetTick();
 8005098:	f7fe f848 	bl	800312c <HAL_GetTick>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800509c:	4d24      	ldr	r5, [pc, #144]	@ (8005130 <HAL_RCC_OscConfig+0x624>)
            tickstart = HAL_GetTick();
 800509e:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050a0:	e005      	b.n	80050ae <HAL_RCC_OscConfig+0x5a2>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050a2:	f7fe f843 	bl	800312c <HAL_GetTick>
 80050a6:	1b00      	subs	r0, r0, r4
 80050a8:	2802      	cmp	r0, #2
 80050aa:	f63f aeef 	bhi.w	8004e8c <HAL_RCC_OscConfig+0x380>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050ae:	682b      	ldr	r3, [r5, #0]
 80050b0:	0198      	lsls	r0, r3, #6
 80050b2:	d5f6      	bpl.n	80050a2 <HAL_RCC_OscConfig+0x596>
 80050b4:	e645      	b.n	8004d42 <HAL_RCC_OscConfig+0x236>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80050b6:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80050b8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80050bc:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80050be:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80050c2:	d1aa      	bne.n	800501a <HAL_RCC_OscConfig+0x50e>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80050c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80050c6:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80050ca:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80050ce:	d1a4      	bne.n	800501a <HAL_RCC_OscConfig+0x50e>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80050d0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80050d2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80050d6:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80050da:	d19e      	bne.n	800501a <HAL_RCC_OscConfig+0x50e>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80050dc:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80050de:	0852      	lsrs	r2, r2, #1
 80050e0:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 80050e4:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80050e6:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80050ea:	d196      	bne.n	800501a <HAL_RCC_OscConfig+0x50e>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80050ec:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80050ee:	0852      	lsrs	r2, r2, #1
 80050f0:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 80050f4:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80050f6:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80050fa:	d18e      	bne.n	800501a <HAL_RCC_OscConfig+0x50e>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050fc:	6833      	ldr	r3, [r6, #0]
 80050fe:	0199      	lsls	r1, r3, #6
 8005100:	f53f ae1f 	bmi.w	8004d42 <HAL_RCC_OscConfig+0x236>
          __HAL_RCC_PLL_ENABLE();
 8005104:	6833      	ldr	r3, [r6, #0]
 8005106:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800510a:	6033      	str	r3, [r6, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800510c:	68f3      	ldr	r3, [r6, #12]
 800510e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005112:	60f3      	str	r3, [r6, #12]
          tickstart = HAL_GetTick();
 8005114:	f7fe f80a 	bl	800312c <HAL_GetTick>
 8005118:	4604      	mov	r4, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800511a:	e005      	b.n	8005128 <HAL_RCC_OscConfig+0x61c>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800511c:	f7fe f806 	bl	800312c <HAL_GetTick>
 8005120:	1b03      	subs	r3, r0, r4
 8005122:	2b02      	cmp	r3, #2
 8005124:	f63f aeb2 	bhi.w	8004e8c <HAL_RCC_OscConfig+0x380>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005128:	6833      	ldr	r3, [r6, #0]
 800512a:	019a      	lsls	r2, r3, #6
 800512c:	d5f6      	bpl.n	800511c <HAL_RCC_OscConfig+0x610>
 800512e:	e608      	b.n	8004d42 <HAL_RCC_OscConfig+0x236>
 8005130:	40021000 	.word	0x40021000
 8005134:	019d808c 	.word	0x019d808c

08005138 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8005138:	2800      	cmp	r0, #0
 800513a:	f000 80a0 	beq.w	800527e <HAL_RCC_ClockConfig+0x146>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800513e:	4a54      	ldr	r2, [pc, #336]	@ (8005290 <HAL_RCC_ClockConfig+0x158>)
 8005140:	6813      	ldr	r3, [r2, #0]
 8005142:	f003 0307 	and.w	r3, r3, #7
 8005146:	428b      	cmp	r3, r1
{
 8005148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800514c:	460d      	mov	r5, r1
 800514e:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005150:	d20c      	bcs.n	800516c <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005152:	6813      	ldr	r3, [r2, #0]
 8005154:	f023 0307 	bic.w	r3, r3, #7
 8005158:	430b      	orrs	r3, r1
 800515a:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800515c:	6813      	ldr	r3, [r2, #0]
 800515e:	f003 0307 	and.w	r3, r3, #7
 8005162:	428b      	cmp	r3, r1
 8005164:	d002      	beq.n	800516c <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8005166:	2001      	movs	r0, #1
}
 8005168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800516c:	6823      	ldr	r3, [r4, #0]
 800516e:	0799      	lsls	r1, r3, #30
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005170:	f003 0201 	and.w	r2, r3, #1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005174:	d570      	bpl.n	8005258 <HAL_RCC_ClockConfig+0x120>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005176:	4e47      	ldr	r6, [pc, #284]	@ (8005294 <HAL_RCC_ClockConfig+0x15c>)
 8005178:	68a0      	ldr	r0, [r4, #8]
 800517a:	68b1      	ldr	r1, [r6, #8]
 800517c:	f001 01f0 	and.w	r1, r1, #240	@ 0xf0
 8005180:	4288      	cmp	r0, r1
 8005182:	d904      	bls.n	800518e <HAL_RCC_ClockConfig+0x56>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005184:	68b1      	ldr	r1, [r6, #8]
 8005186:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
 800518a:	4301      	orrs	r1, r0
 800518c:	60b1      	str	r1, [r6, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800518e:	b332      	cbz	r2, 80051de <HAL_RCC_ClockConfig+0xa6>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005190:	6862      	ldr	r2, [r4, #4]
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005192:	4b40      	ldr	r3, [pc, #256]	@ (8005294 <HAL_RCC_ClockConfig+0x15c>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005194:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005196:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005198:	d065      	beq.n	8005266 <HAL_RCC_ClockConfig+0x12e>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800519a:	2a02      	cmp	r2, #2
 800519c:	d06c      	beq.n	8005278 <HAL_RCC_ClockConfig+0x140>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800519e:	2a00      	cmp	r2, #0
 80051a0:	d171      	bne.n	8005286 <HAL_RCC_ClockConfig+0x14e>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80051a2:	079e      	lsls	r6, r3, #30
 80051a4:	d5df      	bpl.n	8005166 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80051a6:	4e3b      	ldr	r6, [pc, #236]	@ (8005294 <HAL_RCC_ClockConfig+0x15c>)
 80051a8:	68b3      	ldr	r3, [r6, #8]
 80051aa:	f023 0303 	bic.w	r3, r3, #3
 80051ae:	4313      	orrs	r3, r2
 80051b0:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80051b2:	f7fd ffbb 	bl	800312c <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051b6:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 80051ba:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051bc:	e004      	b.n	80051c8 <HAL_RCC_ClockConfig+0x90>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051be:	f7fd ffb5 	bl	800312c <HAL_GetTick>
 80051c2:	1bc0      	subs	r0, r0, r7
 80051c4:	4540      	cmp	r0, r8
 80051c6:	d85c      	bhi.n	8005282 <HAL_RCC_ClockConfig+0x14a>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051c8:	68b3      	ldr	r3, [r6, #8]
 80051ca:	6862      	ldr	r2, [r4, #4]
 80051cc:	f003 030c 	and.w	r3, r3, #12
 80051d0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80051d4:	d1f3      	bne.n	80051be <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051d6:	6823      	ldr	r3, [r4, #0]
 80051d8:	0799      	lsls	r1, r3, #30
 80051da:	d506      	bpl.n	80051ea <HAL_RCC_ClockConfig+0xb2>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80051dc:	68a0      	ldr	r0, [r4, #8]
 80051de:	492d      	ldr	r1, [pc, #180]	@ (8005294 <HAL_RCC_ClockConfig+0x15c>)
 80051e0:	688a      	ldr	r2, [r1, #8]
 80051e2:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 80051e6:	4282      	cmp	r2, r0
 80051e8:	d840      	bhi.n	800526c <HAL_RCC_ClockConfig+0x134>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80051ea:	4929      	ldr	r1, [pc, #164]	@ (8005290 <HAL_RCC_ClockConfig+0x158>)
 80051ec:	680a      	ldr	r2, [r1, #0]
 80051ee:	f002 0207 	and.w	r2, r2, #7
 80051f2:	42aa      	cmp	r2, r5
 80051f4:	d909      	bls.n	800520a <HAL_RCC_ClockConfig+0xd2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051f6:	680a      	ldr	r2, [r1, #0]
 80051f8:	f022 0207 	bic.w	r2, r2, #7
 80051fc:	432a      	orrs	r2, r5
 80051fe:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005200:	680a      	ldr	r2, [r1, #0]
 8005202:	f002 0207 	and.w	r2, r2, #7
 8005206:	42aa      	cmp	r2, r5
 8005208:	d1ad      	bne.n	8005166 <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800520a:	075a      	lsls	r2, r3, #29
 800520c:	d506      	bpl.n	800521c <HAL_RCC_ClockConfig+0xe4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800520e:	4921      	ldr	r1, [pc, #132]	@ (8005294 <HAL_RCC_ClockConfig+0x15c>)
 8005210:	68e0      	ldr	r0, [r4, #12]
 8005212:	688a      	ldr	r2, [r1, #8]
 8005214:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005218:	4302      	orrs	r2, r0
 800521a:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800521c:	071b      	lsls	r3, r3, #28
 800521e:	d507      	bpl.n	8005230 <HAL_RCC_ClockConfig+0xf8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005220:	4a1c      	ldr	r2, [pc, #112]	@ (8005294 <HAL_RCC_ClockConfig+0x15c>)
 8005222:	6921      	ldr	r1, [r4, #16]
 8005224:	6893      	ldr	r3, [r2, #8]
 8005226:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 800522a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800522e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005230:	f7ff fc1c 	bl	8004a6c <HAL_RCC_GetSysClockFreq>
 8005234:	4a17      	ldr	r2, [pc, #92]	@ (8005294 <HAL_RCC_ClockConfig+0x15c>)
 8005236:	4c18      	ldr	r4, [pc, #96]	@ (8005298 <HAL_RCC_ClockConfig+0x160>)
 8005238:	6892      	ldr	r2, [r2, #8]
 800523a:	4918      	ldr	r1, [pc, #96]	@ (800529c <HAL_RCC_ClockConfig+0x164>)
 800523c:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8005240:	4603      	mov	r3, r0
 8005242:	5ca2      	ldrb	r2, [r4, r2]
  status = HAL_InitTick(uwTickPrio);
 8005244:	4816      	ldr	r0, [pc, #88]	@ (80052a0 <HAL_RCC_ClockConfig+0x168>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005246:	f002 021f 	and.w	r2, r2, #31
 800524a:	40d3      	lsrs	r3, r2
}
 800524c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  status = HAL_InitTick(uwTickPrio);
 8005250:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005252:	600b      	str	r3, [r1, #0]
  status = HAL_InitTick(uwTickPrio);
 8005254:	f7fd bf28 	b.w	80030a8 <HAL_InitTick>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005258:	2a00      	cmp	r2, #0
 800525a:	d0c6      	beq.n	80051ea <HAL_RCC_ClockConfig+0xb2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800525c:	6862      	ldr	r2, [r4, #4]
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800525e:	4b0d      	ldr	r3, [pc, #52]	@ (8005294 <HAL_RCC_ClockConfig+0x15c>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005260:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005262:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005264:	d199      	bne.n	800519a <HAL_RCC_ClockConfig+0x62>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005266:	019b      	lsls	r3, r3, #6
 8005268:	d49d      	bmi.n	80051a6 <HAL_RCC_ClockConfig+0x6e>
 800526a:	e77c      	b.n	8005166 <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800526c:	688a      	ldr	r2, [r1, #8]
 800526e:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8005272:	4302      	orrs	r2, r0
 8005274:	608a      	str	r2, [r1, #8]
 8005276:	e7b8      	b.n	80051ea <HAL_RCC_ClockConfig+0xb2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005278:	039f      	lsls	r7, r3, #14
 800527a:	d494      	bmi.n	80051a6 <HAL_RCC_ClockConfig+0x6e>
 800527c:	e773      	b.n	8005166 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 800527e:	2001      	movs	r0, #1
}
 8005280:	4770      	bx	lr
        return HAL_TIMEOUT;
 8005282:	2003      	movs	r0, #3
 8005284:	e770      	b.n	8005168 <HAL_RCC_ClockConfig+0x30>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005286:	0558      	lsls	r0, r3, #21
 8005288:	f57f af6d 	bpl.w	8005166 <HAL_RCC_ClockConfig+0x2e>
 800528c:	e78b      	b.n	80051a6 <HAL_RCC_ClockConfig+0x6e>
 800528e:	bf00      	nop
 8005290:	40022000 	.word	0x40022000
 8005294:	40021000 	.word	0x40021000
 8005298:	0800a46c 	.word	0x0800a46c
 800529c:	20000854 	.word	0x20000854
 80052a0:	2000085c 	.word	0x2000085c

080052a4 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 80052a4:	4b01      	ldr	r3, [pc, #4]	@ (80052ac <HAL_RCC_GetHCLKFreq+0x8>)
}
 80052a6:	6818      	ldr	r0, [r3, #0]
 80052a8:	4770      	bx	lr
 80052aa:	bf00      	nop
 80052ac:	20000854 	.word	0x20000854

080052b0 <RCCEx_PLLSAI1_Config>:
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80052b0:	4a45      	ldr	r2, [pc, #276]	@ (80053c8 <RCCEx_PLLSAI1_Config+0x118>)
{
 80052b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80052b4:	68d6      	ldr	r6, [r2, #12]
{
 80052b6:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80052b8:	07b1      	lsls	r1, r6, #30
{
 80052ba:	4604      	mov	r4, r0
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80052bc:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80052be:	d006      	beq.n	80052ce <RCCEx_PLLSAI1_Config+0x1e>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80052c0:	68d1      	ldr	r1, [r2, #12]
 80052c2:	f001 0103 	and.w	r1, r1, #3
 80052c6:	4281      	cmp	r1, r0
 80052c8:	d04b      	beq.n	8005362 <RCCEx_PLLSAI1_Config+0xb2>
 80052ca:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 80052cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai1->PLLSAI1Source)
 80052ce:	2802      	cmp	r0, #2
 80052d0:	d058      	beq.n	8005384 <RCCEx_PLLSAI1_Config+0xd4>
 80052d2:	2803      	cmp	r0, #3
 80052d4:	d04f      	beq.n	8005376 <RCCEx_PLLSAI1_Config+0xc6>
 80052d6:	2801      	cmp	r0, #1
 80052d8:	d1f7      	bne.n	80052ca <RCCEx_PLLSAI1_Config+0x1a>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80052da:	6812      	ldr	r2, [r2, #0]
 80052dc:	0793      	lsls	r3, r2, #30
 80052de:	d5f5      	bpl.n	80052cc <RCCEx_PLLSAI1_Config+0x1c>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80052e0:	4939      	ldr	r1, [pc, #228]	@ (80053c8 <RCCEx_PLLSAI1_Config+0x118>)
 80052e2:	68ca      	ldr	r2, [r1, #12]
 80052e4:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 80052e8:	ea42 0300 	orr.w	r3, r2, r0
 80052ec:	6862      	ldr	r2, [r4, #4]
 80052ee:	3a01      	subs	r2, #1
 80052f0:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80052f4:	60cb      	str	r3, [r1, #12]
    __HAL_RCC_PLLSAI1_DISABLE();
 80052f6:	4e34      	ldr	r6, [pc, #208]	@ (80053c8 <RCCEx_PLLSAI1_Config+0x118>)
 80052f8:	6833      	ldr	r3, [r6, #0]
 80052fa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80052fe:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8005300:	f7fd ff14 	bl	800312c <HAL_GetTick>
 8005304:	4607      	mov	r7, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005306:	e004      	b.n	8005312 <RCCEx_PLLSAI1_Config+0x62>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005308:	f7fd ff10 	bl	800312c <HAL_GetTick>
 800530c:	1bc3      	subs	r3, r0, r7
 800530e:	2b02      	cmp	r3, #2
 8005310:	d83c      	bhi.n	800538c <RCCEx_PLLSAI1_Config+0xdc>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005312:	6833      	ldr	r3, [r6, #0]
 8005314:	011a      	lsls	r2, r3, #4
 8005316:	d4f7      	bmi.n	8005308 <RCCEx_PLLSAI1_Config+0x58>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005318:	68a3      	ldr	r3, [r4, #8]
 800531a:	0219      	lsls	r1, r3, #8
      if(Divider == DIVIDER_P_UPDATE)
 800531c:	2d00      	cmp	r5, #0
 800531e:	d137      	bne.n	8005390 <RCCEx_PLLSAI1_Config+0xe0>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005320:	6932      	ldr	r2, [r6, #16]
 8005322:	68e3      	ldr	r3, [r4, #12]
 8005324:	f022 4278 	bic.w	r2, r2, #4160749568	@ 0xf8000000
 8005328:	ea41 63c3 	orr.w	r3, r1, r3, lsl #27
 800532c:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 8005330:	4313      	orrs	r3, r2
 8005332:	6133      	str	r3, [r6, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 8005334:	4d24      	ldr	r5, [pc, #144]	@ (80053c8 <RCCEx_PLLSAI1_Config+0x118>)
 8005336:	682b      	ldr	r3, [r5, #0]
 8005338:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800533c:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800533e:	f7fd fef5 	bl	800312c <HAL_GetTick>
 8005342:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005344:	e004      	b.n	8005350 <RCCEx_PLLSAI1_Config+0xa0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005346:	f7fd fef1 	bl	800312c <HAL_GetTick>
 800534a:	1b80      	subs	r0, r0, r6
 800534c:	2802      	cmp	r0, #2
 800534e:	d81d      	bhi.n	800538c <RCCEx_PLLSAI1_Config+0xdc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005350:	682b      	ldr	r3, [r5, #0]
 8005352:	011b      	lsls	r3, r3, #4
 8005354:	d5f7      	bpl.n	8005346 <RCCEx_PLLSAI1_Config+0x96>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005356:	692b      	ldr	r3, [r5, #16]
 8005358:	69a2      	ldr	r2, [r4, #24]
 800535a:	4313      	orrs	r3, r2
 800535c:	2000      	movs	r0, #0
 800535e:	612b      	str	r3, [r5, #16]
}
 8005360:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 8005362:	2900      	cmp	r1, #0
 8005364:	d0b1      	beq.n	80052ca <RCCEx_PLLSAI1_Config+0x1a>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005366:	68d3      	ldr	r3, [r2, #12]
       ||
 8005368:	6862      	ldr	r2, [r4, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800536a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800536e:	3301      	adds	r3, #1
       ||
 8005370:	4293      	cmp	r3, r2
 8005372:	d1aa      	bne.n	80052ca <RCCEx_PLLSAI1_Config+0x1a>
 8005374:	e7bf      	b.n	80052f6 <RCCEx_PLLSAI1_Config+0x46>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005376:	6811      	ldr	r1, [r2, #0]
 8005378:	038e      	lsls	r6, r1, #14
 800537a:	d4b1      	bmi.n	80052e0 <RCCEx_PLLSAI1_Config+0x30>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800537c:	6812      	ldr	r2, [r2, #0]
 800537e:	0351      	lsls	r1, r2, #13
 8005380:	d5a3      	bpl.n	80052ca <RCCEx_PLLSAI1_Config+0x1a>
 8005382:	e7ad      	b.n	80052e0 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005384:	6812      	ldr	r2, [r2, #0]
 8005386:	0557      	lsls	r7, r2, #21
 8005388:	d59f      	bpl.n	80052ca <RCCEx_PLLSAI1_Config+0x1a>
 800538a:	e7a9      	b.n	80052e0 <RCCEx_PLLSAI1_Config+0x30>
 800538c:	2003      	movs	r0, #3
}
 800538e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      else if(Divider == DIVIDER_Q_UPDATE)
 8005390:	2d01      	cmp	r5, #1
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005392:	6933      	ldr	r3, [r6, #16]
      else if(Divider == DIVIDER_Q_UPDATE)
 8005394:	d00b      	beq.n	80053ae <RCCEx_PLLSAI1_Config+0xfe>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005396:	6962      	ldr	r2, [r4, #20]
 8005398:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800539c:	0852      	lsrs	r2, r2, #1
 800539e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80053a2:	3a01      	subs	r2, #1
 80053a4:	430b      	orrs	r3, r1
 80053a6:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80053aa:	6133      	str	r3, [r6, #16]
 80053ac:	e7c2      	b.n	8005334 <RCCEx_PLLSAI1_Config+0x84>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80053ae:	6922      	ldr	r2, [r4, #16]
 80053b0:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80053b4:	0852      	lsrs	r2, r2, #1
 80053b6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80053ba:	3a01      	subs	r2, #1
 80053bc:	430b      	orrs	r3, r1
 80053be:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 80053c2:	6133      	str	r3, [r6, #16]
 80053c4:	e7b6      	b.n	8005334 <RCCEx_PLLSAI1_Config+0x84>
 80053c6:	bf00      	nop
 80053c8:	40021000 	.word	0x40021000

080053cc <RCCEx_PLLSAI2_Config>:
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80053cc:	4a3e      	ldr	r2, [pc, #248]	@ (80054c8 <RCCEx_PLLSAI2_Config+0xfc>)
{
 80053ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80053d0:	68d6      	ldr	r6, [r2, #12]
{
 80053d2:	460d      	mov	r5, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80053d4:	07b1      	lsls	r1, r6, #30
{
 80053d6:	4604      	mov	r4, r0
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80053d8:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80053da:	d006      	beq.n	80053ea <RCCEx_PLLSAI2_Config+0x1e>
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80053dc:	68d1      	ldr	r1, [r2, #12]
 80053de:	f001 0103 	and.w	r1, r1, #3
 80053e2:	4281      	cmp	r1, r0
 80053e4:	d04b      	beq.n	800547e <RCCEx_PLLSAI2_Config+0xb2>
 80053e6:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 80053e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai2->PLLSAI2Source)
 80053ea:	2802      	cmp	r0, #2
 80053ec:	d058      	beq.n	80054a0 <RCCEx_PLLSAI2_Config+0xd4>
 80053ee:	2803      	cmp	r0, #3
 80053f0:	d04f      	beq.n	8005492 <RCCEx_PLLSAI2_Config+0xc6>
 80053f2:	2801      	cmp	r0, #1
 80053f4:	d1f7      	bne.n	80053e6 <RCCEx_PLLSAI2_Config+0x1a>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80053f6:	6812      	ldr	r2, [r2, #0]
 80053f8:	0793      	lsls	r3, r2, #30
 80053fa:	d5f5      	bpl.n	80053e8 <RCCEx_PLLSAI2_Config+0x1c>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80053fc:	4932      	ldr	r1, [pc, #200]	@ (80054c8 <RCCEx_PLLSAI2_Config+0xfc>)
 80053fe:	68ca      	ldr	r2, [r1, #12]
 8005400:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
 8005404:	ea42 0300 	orr.w	r3, r2, r0
 8005408:	6862      	ldr	r2, [r4, #4]
 800540a:	3a01      	subs	r2, #1
 800540c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8005410:	60cb      	str	r3, [r1, #12]
    __HAL_RCC_PLLSAI2_DISABLE();
 8005412:	4e2d      	ldr	r6, [pc, #180]	@ (80054c8 <RCCEx_PLLSAI2_Config+0xfc>)
 8005414:	6833      	ldr	r3, [r6, #0]
 8005416:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800541a:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800541c:	f7fd fe86 	bl	800312c <HAL_GetTick>
 8005420:	4607      	mov	r7, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005422:	e004      	b.n	800542e <RCCEx_PLLSAI2_Config+0x62>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005424:	f7fd fe82 	bl	800312c <HAL_GetTick>
 8005428:	1bc3      	subs	r3, r0, r7
 800542a:	2b02      	cmp	r3, #2
 800542c:	d83c      	bhi.n	80054a8 <RCCEx_PLLSAI2_Config+0xdc>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800542e:	6833      	ldr	r3, [r6, #0]
 8005430:	009a      	lsls	r2, r3, #2
 8005432:	d4f7      	bmi.n	8005424 <RCCEx_PLLSAI2_Config+0x58>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005434:	68a3      	ldr	r3, [r4, #8]
 8005436:	021b      	lsls	r3, r3, #8
      if(Divider == DIVIDER_P_UPDATE)
 8005438:	2d00      	cmp	r5, #0
 800543a:	d137      	bne.n	80054ac <RCCEx_PLLSAI2_Config+0xe0>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800543c:	6972      	ldr	r2, [r6, #20]
 800543e:	68e1      	ldr	r1, [r4, #12]
 8005440:	f022 4278 	bic.w	r2, r2, #4160749568	@ 0xf8000000
 8005444:	ea43 63c1 	orr.w	r3, r3, r1, lsl #27
 8005448:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 800544c:	4313      	orrs	r3, r2
 800544e:	6173      	str	r3, [r6, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 8005450:	4d1d      	ldr	r5, [pc, #116]	@ (80054c8 <RCCEx_PLLSAI2_Config+0xfc>)
 8005452:	682b      	ldr	r3, [r5, #0]
 8005454:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005458:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800545a:	f7fd fe67 	bl	800312c <HAL_GetTick>
 800545e:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005460:	e004      	b.n	800546c <RCCEx_PLLSAI2_Config+0xa0>
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005462:	f7fd fe63 	bl	800312c <HAL_GetTick>
 8005466:	1b80      	subs	r0, r0, r6
 8005468:	2802      	cmp	r0, #2
 800546a:	d81d      	bhi.n	80054a8 <RCCEx_PLLSAI2_Config+0xdc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800546c:	682b      	ldr	r3, [r5, #0]
 800546e:	009b      	lsls	r3, r3, #2
 8005470:	d5f7      	bpl.n	8005462 <RCCEx_PLLSAI2_Config+0x96>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005472:	696b      	ldr	r3, [r5, #20]
 8005474:	6962      	ldr	r2, [r4, #20]
 8005476:	4313      	orrs	r3, r2
 8005478:	2000      	movs	r0, #0
 800547a:	616b      	str	r3, [r5, #20]
}
 800547c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 800547e:	2900      	cmp	r1, #0
 8005480:	d0b1      	beq.n	80053e6 <RCCEx_PLLSAI2_Config+0x1a>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005482:	68d3      	ldr	r3, [r2, #12]
       ||
 8005484:	6862      	ldr	r2, [r4, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005486:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800548a:	3301      	adds	r3, #1
       ||
 800548c:	4293      	cmp	r3, r2
 800548e:	d1aa      	bne.n	80053e6 <RCCEx_PLLSAI2_Config+0x1a>
 8005490:	e7bf      	b.n	8005412 <RCCEx_PLLSAI2_Config+0x46>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005492:	6811      	ldr	r1, [r2, #0]
 8005494:	038e      	lsls	r6, r1, #14
 8005496:	d4b1      	bmi.n	80053fc <RCCEx_PLLSAI2_Config+0x30>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005498:	6812      	ldr	r2, [r2, #0]
 800549a:	0351      	lsls	r1, r2, #13
 800549c:	d5a3      	bpl.n	80053e6 <RCCEx_PLLSAI2_Config+0x1a>
 800549e:	e7ad      	b.n	80053fc <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80054a0:	6812      	ldr	r2, [r2, #0]
 80054a2:	0557      	lsls	r7, r2, #21
 80054a4:	d59f      	bpl.n	80053e6 <RCCEx_PLLSAI2_Config+0x1a>
 80054a6:	e7a9      	b.n	80053fc <RCCEx_PLLSAI2_Config+0x30>
 80054a8:	2003      	movs	r0, #3
}
 80054aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80054ac:	6972      	ldr	r2, [r6, #20]
 80054ae:	6921      	ldr	r1, [r4, #16]
 80054b0:	f022 62c0 	bic.w	r2, r2, #100663296	@ 0x6000000
 80054b4:	0849      	lsrs	r1, r1, #1
 80054b6:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 80054ba:	3901      	subs	r1, #1
 80054bc:	431a      	orrs	r2, r3
 80054be:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
 80054c2:	6172      	str	r2, [r6, #20]
 80054c4:	e7c4      	b.n	8005450 <RCCEx_PLLSAI2_Config+0x84>
 80054c6:	bf00      	nop
 80054c8:	40021000 	.word	0x40021000

080054cc <HAL_RCCEx_PeriphCLKConfig>:
{
 80054cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80054d0:	6803      	ldr	r3, [r0, #0]
 80054d2:	f413 6600 	ands.w	r6, r3, #2048	@ 0x800
{
 80054d6:	b083      	sub	sp, #12
 80054d8:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80054da:	d01e      	beq.n	800551a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    switch(PeriphClkInit->Sai1ClockSelection)
 80054dc:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 80054de:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80054e2:	f000 81be 	beq.w	8005862 <HAL_RCCEx_PeriphCLKConfig+0x396>
 80054e6:	f200 8201 	bhi.w	80058ec <HAL_RCCEx_PeriphCLKConfig+0x420>
 80054ea:	2900      	cmp	r1, #0
 80054ec:	f000 81c9 	beq.w	8005882 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 80054f0:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 80054f4:	f040 81fe 	bne.w	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x428>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80054f8:	2100      	movs	r1, #0
 80054fa:	3020      	adds	r0, #32
 80054fc:	f7ff ff66 	bl	80053cc <RCCEx_PLLSAI2_Config>
 8005500:	4606      	mov	r6, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005502:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005504:	b94e      	cbnz	r6, 800551a <HAL_RCCEx_PeriphCLKConfig+0x4e>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005506:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8005508:	48b1      	ldr	r0, [pc, #708]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800550a:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 800550e:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8005512:	430a      	orrs	r2, r1
 8005514:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005518:	2600      	movs	r6, #0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800551a:	04d8      	lsls	r0, r3, #19
 800551c:	f140 8115 	bpl.w	800574a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    switch(PeriphClkInit->Sai2ClockSelection)
 8005520:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 8005522:	f1b1 7f00 	cmp.w	r1, #33554432	@ 0x2000000
 8005526:	f000 81b1 	beq.w	800588c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800552a:	f200 8109 	bhi.w	8005740 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800552e:	2900      	cmp	r1, #0
 8005530:	f000 819d 	beq.w	800586e <HAL_RCCEx_PeriphCLKConfig+0x3a2>
 8005534:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
 8005538:	f040 8106 	bne.w	8005748 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800553c:	2100      	movs	r1, #0
 800553e:	f104 0020 	add.w	r0, r4, #32
 8005542:	f7ff ff43 	bl	80053cc <RCCEx_PLLSAI2_Config>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005546:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005548:	4607      	mov	r7, r0
    if(ret == HAL_OK)
 800554a:	2f00      	cmp	r7, #0
 800554c:	f040 8197 	bne.w	800587e <HAL_RCCEx_PeriphCLKConfig+0x3b2>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005550:	499f      	ldr	r1, [pc, #636]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005552:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8005554:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005558:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800555c:	4302      	orrs	r2, r0
 800555e:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005562:	0399      	lsls	r1, r3, #14
 8005564:	f100 80f5 	bmi.w	8005752 <HAL_RCCEx_PeriphCLKConfig+0x286>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005568:	07d9      	lsls	r1, r3, #31
 800556a:	d508      	bpl.n	800557e <HAL_RCCEx_PeriphCLKConfig+0xb2>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800556c:	4998      	ldr	r1, [pc, #608]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800556e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8005570:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005574:	f022 0203 	bic.w	r2, r2, #3
 8005578:	4302      	orrs	r2, r0
 800557a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800557e:	079a      	lsls	r2, r3, #30
 8005580:	d508      	bpl.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0xc8>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005582:	4993      	ldr	r1, [pc, #588]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005584:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8005586:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800558a:	f022 020c 	bic.w	r2, r2, #12
 800558e:	4302      	orrs	r2, r0
 8005590:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005594:	075f      	lsls	r7, r3, #29
 8005596:	d508      	bpl.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0xde>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005598:	498d      	ldr	r1, [pc, #564]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800559a:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 800559c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80055a0:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 80055a4:	4302      	orrs	r2, r0
 80055a6:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80055aa:	071d      	lsls	r5, r3, #28
 80055ac:	d508      	bpl.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80055ae:	4988      	ldr	r1, [pc, #544]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80055b0:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 80055b2:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80055b6:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 80055ba:	4302      	orrs	r2, r0
 80055bc:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80055c0:	06d8      	lsls	r0, r3, #27
 80055c2:	d508      	bpl.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x10a>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80055c4:	4982      	ldr	r1, [pc, #520]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80055c6:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 80055c8:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80055cc:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80055d0:	4302      	orrs	r2, r0
 80055d2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80055d6:	0699      	lsls	r1, r3, #26
 80055d8:	d508      	bpl.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x120>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80055da:	497d      	ldr	r1, [pc, #500]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80055dc:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 80055de:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80055e2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80055e6:	4302      	orrs	r2, r0
 80055e8:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80055ec:	059a      	lsls	r2, r3, #22
 80055ee:	d508      	bpl.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x136>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80055f0:	4977      	ldr	r1, [pc, #476]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80055f2:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 80055f4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80055f8:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 80055fc:	4302      	orrs	r2, r0
 80055fe:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005602:	055f      	lsls	r7, r3, #21
 8005604:	d508      	bpl.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005606:	4972      	ldr	r1, [pc, #456]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005608:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 800560a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800560e:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8005612:	4302      	orrs	r2, r0
 8005614:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005618:	065d      	lsls	r5, r3, #25
 800561a:	d508      	bpl.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x162>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800561c:	496c      	ldr	r1, [pc, #432]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800561e:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8005620:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005624:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8005628:	4302      	orrs	r2, r0
 800562a:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800562e:	0618      	lsls	r0, r3, #24
 8005630:	d508      	bpl.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x178>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005632:	4967      	ldr	r1, [pc, #412]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005634:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8005636:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800563a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800563e:	4302      	orrs	r2, r0
 8005640:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005644:	05d9      	lsls	r1, r3, #23
 8005646:	d508      	bpl.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x18e>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005648:	4961      	ldr	r1, [pc, #388]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800564a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800564c:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005650:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8005654:	4302      	orrs	r2, r0
 8005656:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800565a:	02da      	lsls	r2, r3, #11
 800565c:	d508      	bpl.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800565e:	495c      	ldr	r1, [pc, #368]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005660:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8005662:	f8d1 209c 	ldr.w	r2, [r1, #156]	@ 0x9c
 8005666:	f022 0203 	bic.w	r2, r2, #3
 800566a:	4302      	orrs	r2, r0
 800566c:	f8c1 209c 	str.w	r2, [r1, #156]	@ 0x9c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005670:	049f      	lsls	r7, r3, #18
 8005672:	d510      	bpl.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005674:	4956      	ldr	r1, [pc, #344]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005676:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8005678:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800567c:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8005680:	4302      	orrs	r2, r0
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005682:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005686:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800568a:	f000 80c7 	beq.w	800581c <HAL_RCCEx_PeriphCLKConfig+0x350>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800568e:	f1b0 6f80 	cmp.w	r0, #67108864	@ 0x4000000
 8005692:	f000 8117 	beq.w	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005696:	031d      	lsls	r5, r3, #12
 8005698:	d510      	bpl.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800569a:	494d      	ldr	r1, [pc, #308]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800569c:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800569e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80056a2:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80056a6:	4302      	orrs	r2, r0
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80056a8:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80056ac:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80056b0:	f000 80aa 	beq.w	8005808 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80056b4:	f1b0 6f80 	cmp.w	r0, #67108864	@ 0x4000000
 80056b8:	f000 810e 	beq.w	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x40c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80056bc:	0358      	lsls	r0, r3, #13
 80056be:	d510      	bpl.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80056c0:	4943      	ldr	r1, [pc, #268]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80056c2:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 80056c4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80056c8:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80056cc:	4302      	orrs	r2, r0
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80056ce:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80056d2:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80056d6:	f000 809c 	beq.w	8005812 <HAL_RCCEx_PeriphCLKConfig+0x346>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80056da:	f1b0 6f80 	cmp.w	r0, #67108864	@ 0x4000000
 80056de:	f000 80e7 	beq.w	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80056e2:	0459      	lsls	r1, r3, #17
 80056e4:	d510      	bpl.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80056e6:	483a      	ldr	r0, [pc, #232]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80056e8:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 80056ea:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
 80056ee:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80056f2:	430a      	orrs	r2, r1
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80056f4:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80056f8:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80056fc:	f000 80a7 	beq.w	800584e <HAL_RCCEx_PeriphCLKConfig+0x382>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005700:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8005704:	f000 80c9 	beq.w	800589a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005708:	041a      	lsls	r2, r3, #16
 800570a:	d509      	bpl.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x254>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800570c:	4930      	ldr	r1, [pc, #192]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800570e:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8005712:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8005716:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 800571a:	4302      	orrs	r2, r0
 800571c:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005720:	03db      	lsls	r3, r3, #15
 8005722:	d509      	bpl.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0x26c>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005724:	4a2a      	ldr	r2, [pc, #168]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005726:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 800572a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800572e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005732:	430b      	orrs	r3, r1
 8005734:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
}
 8005738:	4630      	mov	r0, r6
 800573a:	b003      	add	sp, #12
 800573c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->Sai2ClockSelection)
 8005740:	f1b1 7f40 	cmp.w	r1, #50331648	@ 0x3000000
 8005744:	f000 80a7 	beq.w	8005896 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
 8005748:	2601      	movs	r6, #1
 800574a:	4637      	mov	r7, r6
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800574c:	0399      	lsls	r1, r3, #14
 800574e:	f57f af0b 	bpl.w	8005568 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005752:	4b1f      	ldr	r3, [pc, #124]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8005754:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005756:	00d2      	lsls	r2, r2, #3
 8005758:	d53e      	bpl.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    FlagStatus       pwrclkchanged = RESET;
 800575a:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800575e:	4d1d      	ldr	r5, [pc, #116]	@ (80057d4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005760:	682b      	ldr	r3, [r5, #0]
 8005762:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005766:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8005768:	f7fd fce0 	bl	800312c <HAL_GetTick>
 800576c:	4681      	mov	r9, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800576e:	e005      	b.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005770:	f7fd fcdc 	bl	800312c <HAL_GetTick>
 8005774:	eba0 0309 	sub.w	r3, r0, r9
 8005778:	2b02      	cmp	r3, #2
 800577a:	d839      	bhi.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x324>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800577c:	682b      	ldr	r3, [r5, #0]
 800577e:	05db      	lsls	r3, r3, #23
 8005780:	d5f6      	bpl.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
    if(ret == HAL_OK)
 8005782:	2f00      	cmp	r7, #0
 8005784:	f040 80b8 	bne.w	80058f8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005788:	4d11      	ldr	r5, [pc, #68]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800578a:	f8d4 2088 	ldr.w	r2, [r4, #136]	@ 0x88
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800578e:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005792:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8005796:	d051      	beq.n	800583c <HAL_RCCEx_PeriphCLKConfig+0x370>
 8005798:	4293      	cmp	r3, r2
 800579a:	d04f      	beq.n	800583c <HAL_RCCEx_PeriphCLKConfig+0x370>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800579c:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 80057a0:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80057a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057a8:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80057ac:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 80057b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057b4:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80057b8:	07cf      	lsls	r7, r1, #31
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80057ba:	f421 7340 	bic.w	r3, r1, #768	@ 0x300
        RCC->BDCR = tmpregister;
 80057be:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80057c2:	d53b      	bpl.n	800583c <HAL_RCCEx_PeriphCLKConfig+0x370>
        tickstart = HAL_GetTick();
 80057c4:	f7fd fcb2 	bl	800312c <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057c8:	f241 3988 	movw	r9, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 80057cc:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057ce:	e02f      	b.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0x364>
 80057d0:	40021000 	.word	0x40021000
 80057d4:	40007000 	.word	0x40007000
      __HAL_RCC_PWR_CLK_ENABLE();
 80057d8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80057da:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80057de:	659a      	str	r2, [r3, #88]	@ 0x58
 80057e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80057e6:	9301      	str	r3, [sp, #4]
 80057e8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80057ea:	f04f 0801 	mov.w	r8, #1
 80057ee:	e7b6      	b.n	800575e <HAL_RCCEx_PeriphCLKConfig+0x292>
        ret = HAL_TIMEOUT;
 80057f0:	2603      	movs	r6, #3
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80057f2:	6823      	ldr	r3, [r4, #0]
    if(pwrclkchanged == SET)
 80057f4:	f1b8 0f00 	cmp.w	r8, #0
 80057f8:	f43f aeb6 	beq.w	8005568 <HAL_RCCEx_PeriphCLKConfig+0x9c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80057fc:	493f      	ldr	r1, [pc, #252]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x430>)
 80057fe:	6d8a      	ldr	r2, [r1, #88]	@ 0x58
 8005800:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8005804:	658a      	str	r2, [r1, #88]	@ 0x58
 8005806:	e6af      	b.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x9c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005808:	68ca      	ldr	r2, [r1, #12]
 800580a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800580e:	60ca      	str	r2, [r1, #12]
 8005810:	e754      	b.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005812:	68ca      	ldr	r2, [r1, #12]
 8005814:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005818:	60ca      	str	r2, [r1, #12]
 800581a:	e762      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x216>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800581c:	68ca      	ldr	r2, [r1, #12]
 800581e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8005822:	60ca      	str	r2, [r1, #12]
 8005824:	e737      	b.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005826:	f7fd fc81 	bl	800312c <HAL_GetTick>
 800582a:	1bc0      	subs	r0, r0, r7
 800582c:	4548      	cmp	r0, r9
 800582e:	d8df      	bhi.n	80057f0 <HAL_RCCEx_PeriphCLKConfig+0x324>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005830:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 8005834:	0798      	lsls	r0, r3, #30
 8005836:	d5f6      	bpl.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0x35a>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005838:	f8d4 2088 	ldr.w	r2, [r4, #136]	@ 0x88
 800583c:	492f      	ldr	r1, [pc, #188]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x430>)
 800583e:	f8d1 3090 	ldr.w	r3, [r1, #144]	@ 0x90
 8005842:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005846:	4313      	orrs	r3, r2
 8005848:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800584c:	e7d1      	b.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x326>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800584e:	2102      	movs	r1, #2
 8005850:	1d20      	adds	r0, r4, #4
 8005852:	f7ff fd2d 	bl	80052b0 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005856:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8005858:	2800      	cmp	r0, #0
 800585a:	f43f af55 	beq.w	8005708 <HAL_RCCEx_PeriphCLKConfig+0x23c>
        status = ret;
 800585e:	4606      	mov	r6, r0
 8005860:	e752      	b.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005862:	4826      	ldr	r0, [pc, #152]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x430>)
 8005864:	68c2      	ldr	r2, [r0, #12]
 8005866:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800586a:	60c2      	str	r2, [r0, #12]
    if(ret == HAL_OK)
 800586c:	e64c      	b.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x3c>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800586e:	1d20      	adds	r0, r4, #4
 8005870:	f7ff fd1e 	bl	80052b0 <RCCEx_PLLSAI1_Config>
 8005874:	4607      	mov	r7, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005876:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005878:	2f00      	cmp	r7, #0
 800587a:	f43f ae69 	beq.w	8005550 <HAL_RCCEx_PeriphCLKConfig+0x84>
      status = ret;
 800587e:	463e      	mov	r6, r7
 8005880:	e764      	b.n	800574c <HAL_RCCEx_PeriphCLKConfig+0x280>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005882:	3004      	adds	r0, #4
 8005884:	f7ff fd14 	bl	80052b0 <RCCEx_PLLSAI1_Config>
 8005888:	4606      	mov	r6, r0
      break;
 800588a:	e63a      	b.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x36>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800588c:	491b      	ldr	r1, [pc, #108]	@ (80058fc <HAL_RCCEx_PeriphCLKConfig+0x430>)
 800588e:	68ca      	ldr	r2, [r1, #12]
 8005890:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005894:	60ca      	str	r2, [r1, #12]
    switch(PeriphClkInit->Sai1ClockSelection)
 8005896:	4637      	mov	r7, r6
 8005898:	e657      	b.n	800554a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800589a:	2102      	movs	r1, #2
 800589c:	f104 0020 	add.w	r0, r4, #32
 80058a0:	f7ff fd94 	bl	80053cc <RCCEx_PLLSAI2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80058a4:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 80058a6:	2800      	cmp	r0, #0
 80058a8:	f43f af2e 	beq.w	8005708 <HAL_RCCEx_PeriphCLKConfig+0x23c>
        status = ret;
 80058ac:	4606      	mov	r6, r0
 80058ae:	e72b      	b.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80058b0:	2101      	movs	r1, #1
 80058b2:	1d20      	adds	r0, r4, #4
 80058b4:	f7ff fcfc 	bl	80052b0 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80058b8:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 80058ba:	2800      	cmp	r0, #0
 80058bc:	f43f af11 	beq.w	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x216>
        status = ret;
 80058c0:	4606      	mov	r6, r0
 80058c2:	e70e      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x216>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80058c4:	2101      	movs	r1, #1
 80058c6:	1d20      	adds	r0, r4, #4
 80058c8:	f7ff fcf2 	bl	80052b0 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80058cc:	6823      	ldr	r3, [r4, #0]
        if(ret != HAL_OK)
 80058ce:	2800      	cmp	r0, #0
 80058d0:	f43f aee1 	beq.w	8005696 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
          status = ret;
 80058d4:	4606      	mov	r6, r0
 80058d6:	e6de      	b.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80058d8:	2101      	movs	r1, #1
 80058da:	1d20      	adds	r0, r4, #4
 80058dc:	f7ff fce8 	bl	80052b0 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80058e0:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 80058e2:	2800      	cmp	r0, #0
 80058e4:	f43f aeea 	beq.w	80056bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        status = ret;
 80058e8:	4606      	mov	r6, r0
 80058ea:	e6e7      	b.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    switch(PeriphClkInit->Sai1ClockSelection)
 80058ec:	f5b1 0f40 	cmp.w	r1, #12582912	@ 0xc00000
 80058f0:	f43f ae0a 	beq.w	8005508 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 80058f4:	2601      	movs	r6, #1
 80058f6:	e610      	b.n	800551a <HAL_RCCEx_PeriphCLKConfig+0x4e>
      status = ret;
 80058f8:	463e      	mov	r6, r7
 80058fa:	e77a      	b.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x326>
 80058fc:	40021000 	.word	0x40021000

08005900 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8005900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005904:	b082      	sub	sp, #8
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005906:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8005908:	460e      	mov	r6, r1
 800590a:	4615      	mov	r5, r2
  __IO uint8_t  tmpreg8 = 0;
 800590c:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8005910:	4607      	mov	r7, r0

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005912:	f7fd fc0b 	bl	800312c <HAL_GetTick>
 8005916:	4435      	add	r5, r6
 8005918:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 800591a:	f7fd fc07 	bl	800312c <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800591e:	4b32      	ldr	r3, [pc, #200]	@ (80059e8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xe8>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005920:	683c      	ldr	r4, [r7, #0]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005928:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800592c:	0d1b      	lsrs	r3, r3, #20
 800592e:	fb05 f303 	mul.w	r3, r5, r3
 8005932:	3601      	adds	r6, #1
 8005934:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 8005936:	d111      	bne.n	800595c <SPI_WaitFifoStateUntilTimeout.constprop.0+0x5c>
 8005938:	68a3      	ldr	r3, [r4, #8]
 800593a:	f413 6fc0 	tst.w	r3, #1536	@ 0x600
 800593e:	d009      	beq.n	8005954 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005940:	7b23      	ldrb	r3, [r4, #12]
 8005942:	b2db      	uxtb	r3, r3
 8005944:	f88d 3003 	strb.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005948:	f89d 3003 	ldrb.w	r3, [sp, #3]
  while ((hspi->Instance->SR & Fifo) != State)
 800594c:	68a3      	ldr	r3, [r4, #8]
 800594e:	f413 6fc0 	tst.w	r3, #1536	@ 0x600
 8005952:	d1f5      	bne.n	8005940 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x40>
      }
      count--;
    }
  }

  return HAL_OK;
 8005954:	2000      	movs	r0, #0
}
 8005956:	b002      	add	sp, #8
 8005958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800595c:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800595e:	4623      	mov	r3, r4
  while ((hspi->Instance->SR & Fifo) != State)
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	f413 6fc0 	tst.w	r3, #1536	@ 0x600
 8005966:	d0f5      	beq.n	8005954 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
      tmpreg8 = *ptmpreg8;
 8005968:	7b23      	ldrb	r3, [r4, #12]
 800596a:	b2db      	uxtb	r3, r3
 800596c:	f88d 3003 	strb.w	r3, [sp, #3]
      UNUSED(tmpreg8);
 8005970:	f89d 3003 	ldrb.w	r3, [sp, #3]
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005974:	f7fd fbda 	bl	800312c <HAL_GetTick>
 8005978:	eba0 0008 	sub.w	r0, r0, r8
 800597c:	42a8      	cmp	r0, r5
 800597e:	d209      	bcs.n	8005994 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x94>
      if (count == 0U)
 8005980:	9a01      	ldr	r2, [sp, #4]
      count--;
 8005982:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8005984:	2a00      	cmp	r2, #0
      count--;
 8005986:	f103 33ff 	add.w	r3, r3, #4294967295
 800598a:	9301      	str	r3, [sp, #4]
        tmp_timeout = 0U;
 800598c:	bf08      	it	eq
 800598e:	2500      	moveq	r5, #0
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	e7e5      	b.n	8005960 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x60>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005994:	e9d7 3100 	ldrd	r3, r1, [r7]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005998:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800599a:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800599e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80059a2:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059a4:	d013      	beq.n	80059ce <SPI_WaitFifoStateUntilTimeout.constprop.0+0xce>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80059a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80059a8:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 80059ac:	d107      	bne.n	80059be <SPI_WaitFifoStateUntilTimeout.constprop.0+0xbe>
          SPI_RESET_CRC(hspi);
 80059ae:	681a      	ldr	r2, [r3, #0]
 80059b0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80059b4:	601a      	str	r2, [r3, #0]
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80059bc:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80059be:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 80059c0:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 80059c2:	f887 205d 	strb.w	r2, [r7, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80059c6:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80059ca:	2003      	movs	r0, #3
 80059cc:	e7c3      	b.n	8005956 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x56>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059ce:	68ba      	ldr	r2, [r7, #8]
 80059d0:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 80059d4:	d002      	beq.n	80059dc <SPI_WaitFifoStateUntilTimeout.constprop.0+0xdc>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80059d6:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80059da:	d1e4      	bne.n	80059a6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa6>
          __HAL_SPI_DISABLE(hspi);
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059e2:	601a      	str	r2, [r3, #0]
 80059e4:	e7df      	b.n	80059a6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xa6>
 80059e6:	bf00      	nop
 80059e8:	20000854 	.word	0x20000854

080059ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80059ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059f0:	b084      	sub	sp, #16
  __IO uint8_t  tmpreg8 = 0;
 80059f2:	2300      	movs	r3, #0
{
 80059f4:	460e      	mov	r6, r1
 80059f6:	4617      	mov	r7, r2
  __IO uint8_t  tmpreg8 = 0;
 80059f8:	f88d 3007 	strb.w	r3, [sp, #7]
{
 80059fc:	4605      	mov	r5, r0
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80059fe:	f7fd fb95 	bl	800312c <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005a02:	f8df 9138 	ldr.w	r9, [pc, #312]	@ 8005b3c <SPI_EndRxTxTransaction+0x150>
 8005a06:	eb06 0807 	add.w	r8, r6, r7
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005a0a:	eba8 0400 	sub.w	r4, r8, r0
  tmp_tickstart = HAL_GetTick();
 8005a0e:	f7fd fb8d 	bl	800312c <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005a12:	f8d9 3000 	ldr.w	r3, [r9]
 8005a16:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005a1a:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8005a1e:	0d1b      	lsrs	r3, r3, #20
 8005a20:	fb04 f303 	mul.w	r3, r4, r3
 8005a24:	9302      	str	r3, [sp, #8]
  while ((hspi->Instance->SR & Fifo) != State)
 8005a26:	1c73      	adds	r3, r6, #1
 8005a28:	d126      	bne.n	8005a78 <SPI_EndRxTxTransaction+0x8c>
 8005a2a:	682c      	ldr	r4, [r5, #0]
 8005a2c:	68a3      	ldr	r3, [r4, #8]
 8005a2e:	f413 5fc0 	tst.w	r3, #6144	@ 0x1800
 8005a32:	d1fb      	bne.n	8005a2c <SPI_EndRxTxTransaction+0x40>
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005a34:	f7fd fb7a 	bl	800312c <HAL_GetTick>
 8005a38:	eba8 0800 	sub.w	r8, r8, r0
  tmp_tickstart = HAL_GetTick();
 8005a3c:	f7fd fb76 	bl	800312c <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005a40:	f8d9 3000 	ldr.w	r3, [r9]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a44:	682a      	ldr	r2, [r5, #0]
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005a46:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8005a4a:	fb08 f303 	mul.w	r3, r8, r3
 8005a4e:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a50:	6893      	ldr	r3, [r2, #8]
 8005a52:	0619      	lsls	r1, r3, #24
 8005a54:	d4fc      	bmi.n	8005a50 <SPI_EndRxTxTransaction+0x64>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005a56:	463a      	mov	r2, r7
 8005a58:	4631      	mov	r1, r6
 8005a5a:	4628      	mov	r0, r5
 8005a5c:	f7ff ff50 	bl	8005900 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8005a60:	b910      	cbnz	r0, 8005a68 <SPI_EndRxTxTransaction+0x7c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 8005a62:	b004      	add	sp, #16
 8005a64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a68:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8005a6a:	f043 0320 	orr.w	r3, r3, #32
 8005a6e:	662b      	str	r3, [r5, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005a70:	2003      	movs	r0, #3
}
 8005a72:	b004      	add	sp, #16
 8005a74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a78:	4682      	mov	sl, r0
  while ((hspi->Instance->SR & Fifo) != State)
 8005a7a:	682b      	ldr	r3, [r5, #0]
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	f413 5fc0 	tst.w	r3, #6144	@ 0x1800
 8005a82:	d00e      	beq.n	8005aa2 <SPI_EndRxTxTransaction+0xb6>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005a84:	f7fd fb52 	bl	800312c <HAL_GetTick>
 8005a88:	eba0 030a 	sub.w	r3, r0, sl
 8005a8c:	42a3      	cmp	r3, r4
 8005a8e:	d220      	bcs.n	8005ad2 <SPI_EndRxTxTransaction+0xe6>
      if (count == 0U)
 8005a90:	9a02      	ldr	r2, [sp, #8]
      count--;
 8005a92:	9b02      	ldr	r3, [sp, #8]
        tmp_timeout = 0U;
 8005a94:	2a00      	cmp	r2, #0
      count--;
 8005a96:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8005a9a:	bf08      	it	eq
 8005a9c:	2400      	moveq	r4, #0
      count--;
 8005a9e:	9302      	str	r3, [sp, #8]
 8005aa0:	e7eb      	b.n	8005a7a <SPI_EndRxTxTransaction+0x8e>
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005aa2:	f7fd fb43 	bl	800312c <HAL_GetTick>
 8005aa6:	eba8 0400 	sub.w	r4, r8, r0
  tmp_tickstart = HAL_GetTick();
 8005aaa:	f7fd fb3f 	bl	800312c <HAL_GetTick>
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005aae:	f8d9 3000 	ldr.w	r3, [r9]
 8005ab2:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8005ab6:	fb04 f303 	mul.w	r3, r4, r3
  tmp_tickstart = HAL_GetTick();
 8005aba:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005abc:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005abe:	682b      	ldr	r3, [r5, #0]
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	061b      	lsls	r3, r3, #24
 8005ac4:	d5c7      	bpl.n	8005a56 <SPI_EndRxTxTransaction+0x6a>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ac6:	f7fd fb31 	bl	800312c <HAL_GetTick>
 8005aca:	eba0 0308 	sub.w	r3, r0, r8
 8005ace:	42a3      	cmp	r3, r4
 8005ad0:	d31f      	bcc.n	8005b12 <SPI_EndRxTxTransaction+0x126>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ad2:	e9d5 3100 	ldrd	r3, r1, [r5]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ad6:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ad8:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005adc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005ae0:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ae2:	d01f      	beq.n	8005b24 <SPI_EndRxTxTransaction+0x138>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ae4:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8005ae6:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8005aea:	d107      	bne.n	8005afc <SPI_EndRxTxTransaction+0x110>
          SPI_RESET_CRC(hspi);
 8005aec:	681a      	ldr	r2, [r3, #0]
 8005aee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005af2:	601a      	str	r2, [r3, #0]
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005afa:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8005afc:	2301      	movs	r3, #1
 8005afe:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b02:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
        __HAL_UNLOCK(hspi);
 8005b04:	2200      	movs	r2, #0
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b06:	f043 0320 	orr.w	r3, r3, #32
        __HAL_UNLOCK(hspi);
 8005b0a:	f885 205c 	strb.w	r2, [r5, #92]	@ 0x5c
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b0e:	662b      	str	r3, [r5, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005b10:	e7ae      	b.n	8005a70 <SPI_EndRxTxTransaction+0x84>
      if (count == 0U)
 8005b12:	9a03      	ldr	r2, [sp, #12]
      count--;
 8005b14:	9b03      	ldr	r3, [sp, #12]
        tmp_timeout = 0U;
 8005b16:	2a00      	cmp	r2, #0
      count--;
 8005b18:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8005b1c:	bf08      	it	eq
 8005b1e:	2400      	moveq	r4, #0
      count--;
 8005b20:	9303      	str	r3, [sp, #12]
 8005b22:	e7cc      	b.n	8005abe <SPI_EndRxTxTransaction+0xd2>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b24:	68aa      	ldr	r2, [r5, #8]
 8005b26:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8005b2a:	d002      	beq.n	8005b32 <SPI_EndRxTxTransaction+0x146>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b2c:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8005b30:	d1d8      	bne.n	8005ae4 <SPI_EndRxTxTransaction+0xf8>
          __HAL_SPI_DISABLE(hspi);
 8005b32:	681a      	ldr	r2, [r3, #0]
 8005b34:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b38:	601a      	str	r2, [r3, #0]
 8005b3a:	e7d3      	b.n	8005ae4 <SPI_EndRxTxTransaction+0xf8>
 8005b3c:	20000854 	.word	0x20000854

08005b40 <HAL_SPI_Init>:
  if (hspi == NULL)
 8005b40:	2800      	cmp	r0, #0
 8005b42:	d074      	beq.n	8005c2e <HAL_SPI_Init+0xee>
{
 8005b44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b48:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005b4a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8005b4c:	2800      	cmp	r0, #0
 8005b4e:	d053      	beq.n	8005bf8 <HAL_SPI_Init+0xb8>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005b50:	2300      	movs	r3, #0
 8005b52:	e9c4 3304 	strd	r3, r3, [r4, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005b56:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	62a2      	str	r2, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005b5e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d057      	beq.n	8005c16 <HAL_SPI_Init+0xd6>
  __HAL_SPI_DISABLE(hspi);
 8005b66:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b68:	68e7      	ldr	r7, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 8005b6a:	2302      	movs	r3, #2
 8005b6c:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 8005b70:	680b      	ldr	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b72:	f5b7 6fe0 	cmp.w	r7, #1792	@ 0x700
  __HAL_SPI_DISABLE(hspi);
 8005b76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b7a:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005b7c:	d842      	bhi.n	8005c04 <HAL_SPI_Init+0xc4>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005b7e:	d151      	bne.n	8005c24 <HAL_SPI_Init+0xe4>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005b80:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005b82:	f44f 5c80 	mov.w	ip, #4096	@ 0x1000
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005b86:	f405 5500 	and.w	r5, r5, #8192	@ 0x2000
 8005b8a:	6862      	ldr	r2, [r4, #4]
 8005b8c:	68a3      	ldr	r3, [r4, #8]
 8005b8e:	69a6      	ldr	r6, [r4, #24]
 8005b90:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005b94:	f402 7282 	and.w	r2, r2, #260	@ 0x104
 8005b98:	431a      	orrs	r2, r3
 8005b9a:	6923      	ldr	r3, [r4, #16]
 8005b9c:	f003 0302 	and.w	r3, r3, #2
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	6962      	ldr	r2, [r4, #20]
 8005ba4:	f002 0201 	and.w	r2, r2, #1
 8005ba8:	431a      	orrs	r2, r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005baa:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005bac:	f407 6770 	and.w	r7, r7, #3840	@ 0xf00
 8005bb0:	f003 0308 	and.w	r3, r3, #8
 8005bb4:	ea43 0e07 	orr.w	lr, r3, r7
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005bb8:	69e3      	ldr	r3, [r4, #28]
 8005bba:	f003 0838 	and.w	r8, r3, #56	@ 0x38
 8005bbe:	6a23      	ldr	r3, [r4, #32]
 8005bc0:	f003 0780 	and.w	r7, r3, #128	@ 0x80
 8005bc4:	f406 7300 	and.w	r3, r6, #512	@ 0x200
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	ea43 0308 	orr.w	r3, r3, r8
 8005bce:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005bd0:	0c36      	lsrs	r6, r6, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005bd2:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005bd4:	f006 0604 	and.w	r6, r6, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005bd8:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005bda:	f000 0010 	and.w	r0, r0, #16
 8005bde:	ea4e 0306 	orr.w	r3, lr, r6
 8005be2:	4303      	orrs	r3, r0
 8005be4:	ea43 030c 	orr.w	r3, r3, ip
 8005be8:	604b      	str	r3, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005bea:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8005bec:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005bee:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005bf0:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
}
 8005bf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005bf8:	6863      	ldr	r3, [r4, #4]
 8005bfa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bfe:	d0aa      	beq.n	8005b56 <HAL_SPI_Init+0x16>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005c00:	61e0      	str	r0, [r4, #28]
 8005c02:	e7a8      	b.n	8005b56 <HAL_SPI_Init+0x16>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005c04:	f5b7 6f70 	cmp.w	r7, #3840	@ 0xf00
 8005c08:	d113      	bne.n	8005c32 <HAL_SPI_Init+0xf2>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005c0a:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005c0c:	f04f 0c00 	mov.w	ip, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005c10:	f405 5500 	and.w	r5, r5, #8192	@ 0x2000
 8005c14:	e7b9      	b.n	8005b8a <HAL_SPI_Init+0x4a>
    HAL_SPI_MspInit(hspi);
 8005c16:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8005c18:	f884 205c 	strb.w	r2, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 8005c1c:	f7fd f8f0 	bl	8002e00 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005c20:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8005c22:	e7a0      	b.n	8005b66 <HAL_SPI_Init+0x26>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005c24:	f44f 5c80 	mov.w	ip, #4096	@ 0x1000
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c28:	2500      	movs	r5, #0
 8005c2a:	62a5      	str	r5, [r4, #40]	@ 0x28
 8005c2c:	e7ad      	b.n	8005b8a <HAL_SPI_Init+0x4a>
    return HAL_ERROR;
 8005c2e:	2001      	movs	r0, #1
}
 8005c30:	4770      	bx	lr
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005c32:	f04f 0c00 	mov.w	ip, #0
 8005c36:	e7f7      	b.n	8005c28 <HAL_SPI_Init+0xe8>

08005c38 <HAL_SPI_TransmitReceive>:
{
 8005c38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c3c:	4604      	mov	r4, r0
 8005c3e:	4690      	mov	r8, r2
 8005c40:	461e      	mov	r6, r3
 8005c42:	460f      	mov	r7, r1
  tickstart = HAL_GetTick();
 8005c44:	f7fd fa72 	bl	800312c <HAL_GetTick>
  tmp_state           = hspi->State;
 8005c48:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  tmp_mode            = hspi->Init.Mode;
 8005c4c:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005c4e:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8005c50:	4605      	mov	r5, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005c52:	d00b      	beq.n	8005c6c <HAL_SPI_TransmitReceive+0x34>
 8005c54:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 8005c58:	f040 808c 	bne.w	8005d74 <HAL_SPI_TransmitReceive+0x13c>
 8005c5c:	b2d9      	uxtb	r1, r3
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005c5e:	68a3      	ldr	r3, [r4, #8]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	f040 8087 	bne.w	8005d74 <HAL_SPI_TransmitReceive+0x13c>
 8005c66:	2904      	cmp	r1, #4
 8005c68:	f040 8084 	bne.w	8005d74 <HAL_SPI_TransmitReceive+0x13c>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005c6c:	2f00      	cmp	r7, #0
 8005c6e:	f000 8169 	beq.w	8005f44 <HAL_SPI_TransmitReceive+0x30c>
 8005c72:	f1b8 0f00 	cmp.w	r8, #0
 8005c76:	f000 8165 	beq.w	8005f44 <HAL_SPI_TransmitReceive+0x30c>
 8005c7a:	2e00      	cmp	r6, #0
 8005c7c:	f000 8162 	beq.w	8005f44 <HAL_SPI_TransmitReceive+0x30c>
  __HAL_LOCK(hspi);
 8005c80:	f894 305c 	ldrb.w	r3, [r4, #92]	@ 0x5c
 8005c84:	2b01      	cmp	r3, #1
 8005c86:	d075      	beq.n	8005d74 <HAL_SPI_TransmitReceive+0x13c>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005c88:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005c8c:	f8c4 8040 	str.w	r8, [r4, #64]	@ 0x40
  __HAL_LOCK(hspi);
 8005c90:	2101      	movs	r1, #1
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005c92:	2b04      	cmp	r3, #4
  __HAL_LOCK(hspi);
 8005c94:	f884 105c 	strb.w	r1, [r4, #92]	@ 0x5c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005c98:	68e1      	ldr	r1, [r4, #12]
  hspi->RxXferSize  = Size;
 8005c9a:	f8a4 6044 	strh.w	r6, [r4, #68]	@ 0x44
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005c9e:	bf1c      	itt	ne
 8005ca0:	2305      	movne	r3, #5
 8005ca2:	f884 305d 	strbne.w	r3, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ca6:	2300      	movs	r3, #0
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005ca8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005cac:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->RxISR       = NULL;
 8005cae:	64e3      	str	r3, [r4, #76]	@ 0x4c
  hspi->RxXferCount = Size;
 8005cb0:	f8a4 6046 	strh.w	r6, [r4, #70]	@ 0x46
  hspi->RxISR       = NULL;
 8005cb4:	6523      	str	r3, [r4, #80]	@ 0x50
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005cb6:	63a7      	str	r7, [r4, #56]	@ 0x38
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005cb8:	6823      	ldr	r3, [r4, #0]
  hspi->TxXferSize  = Size;
 8005cba:	87a6      	strh	r6, [r4, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005cbc:	87e6      	strh	r6, [r4, #62]	@ 0x3e
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005cbe:	d95c      	bls.n	8005d7a <HAL_SPI_TransmitReceive+0x142>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005cc0:	6859      	ldr	r1, [r3, #4]
 8005cc2:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 8005cc6:	6059      	str	r1, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005cc8:	6819      	ldr	r1, [r3, #0]
 8005cca:	0648      	lsls	r0, r1, #25
 8005ccc:	d403      	bmi.n	8005cd6 <HAL_SPI_TransmitReceive+0x9e>
    __HAL_SPI_ENABLE(hspi);
 8005cce:	6819      	ldr	r1, [r3, #0]
 8005cd0:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
 8005cd4:	6019      	str	r1, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005cd6:	2a00      	cmp	r2, #0
 8005cd8:	f000 8100 	beq.w	8005edc <HAL_SPI_TransmitReceive+0x2a4>
 8005cdc:	2e01      	cmp	r6, #1
 8005cde:	f000 80fd 	beq.w	8005edc <HAL_SPI_TransmitReceive+0x2a4>
 8005ce2:	9b06      	ldr	r3, [sp, #24]
 8005ce4:	3301      	adds	r3, #1
        txallowed = 1U;
 8005ce6:	f04f 0601 	mov.w	r6, #1
 8005cea:	d028      	beq.n	8005d3e <HAL_SPI_TransmitReceive+0x106>
 8005cec:	e09a      	b.n	8005e24 <HAL_SPI_TransmitReceive+0x1ec>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005cee:	6822      	ldr	r2, [r4, #0]
 8005cf0:	6893      	ldr	r3, [r2, #8]
 8005cf2:	0799      	lsls	r1, r3, #30
 8005cf4:	d50d      	bpl.n	8005d12 <HAL_SPI_TransmitReceive+0xda>
 8005cf6:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005cf8:	b29b      	uxth	r3, r3
 8005cfa:	b153      	cbz	r3, 8005d12 <HAL_SPI_TransmitReceive+0xda>
 8005cfc:	b146      	cbz	r6, 8005d10 <HAL_SPI_TransmitReceive+0xd8>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005cfe:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8005d00:	f831 3b02 	ldrh.w	r3, [r1], #2
 8005d04:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8005d06:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d08:	63a1      	str	r1, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8005d0a:	3b01      	subs	r3, #1
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8005d10:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d12:	6893      	ldr	r3, [r2, #8]
 8005d14:	f013 0301 	ands.w	r3, r3, #1
 8005d18:	d00f      	beq.n	8005d3a <HAL_SPI_TransmitReceive+0x102>
 8005d1a:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 8005d1e:	b289      	uxth	r1, r1
 8005d20:	b159      	cbz	r1, 8005d3a <HAL_SPI_TransmitReceive+0x102>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005d22:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8005d24:	68d2      	ldr	r2, [r2, #12]
 8005d26:	f821 2b02 	strh.w	r2, [r1], #2
        txallowed = 1U;
 8005d2a:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 8005d2c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005d30:	6421      	str	r1, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8005d32:	3b01      	subs	r3, #1
 8005d34:	b29b      	uxth	r3, r3
 8005d36:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005d3a:	f7fd f9f7 	bl	800312c <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d3e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005d40:	b29b      	uxth	r3, r3
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d1d3      	bne.n	8005cee <HAL_SPI_TransmitReceive+0xb6>
 8005d46:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8005d4a:	b29b      	uxth	r3, r3
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d1ce      	bne.n	8005cee <HAL_SPI_TransmitReceive+0xb6>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d50:	9906      	ldr	r1, [sp, #24]
 8005d52:	462a      	mov	r2, r5
 8005d54:	4620      	mov	r0, r4
 8005d56:	f7ff fe49 	bl	80059ec <SPI_EndRxTxTransaction>
 8005d5a:	2800      	cmp	r0, #0
 8005d5c:	f040 80ed 	bne.w	8005f3a <HAL_SPI_TransmitReceive+0x302>
  hspi->State = HAL_SPI_STATE_READY;
 8005d60:	2301      	movs	r3, #1
 8005d62:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d66:	6e23      	ldr	r3, [r4, #96]	@ 0x60
  __HAL_UNLOCK(hspi);
 8005d68:	f884 005c 	strb.w	r0, [r4, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d6c:	1e18      	subs	r0, r3, #0
 8005d6e:	bf18      	it	ne
 8005d70:	2001      	movne	r0, #1
 8005d72:	e000      	b.n	8005d76 <HAL_SPI_TransmitReceive+0x13e>
    return HAL_BUSY;
 8005d74:	2002      	movs	r0, #2
}
 8005d76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005d7a:	2e01      	cmp	r6, #1
 8005d7c:	f000 8118 	beq.w	8005fb0 <HAL_SPI_TransmitReceive+0x378>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005d80:	6859      	ldr	r1, [r3, #4]
 8005d82:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 8005d86:	6059      	str	r1, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005d88:	6819      	ldr	r1, [r3, #0]
 8005d8a:	0649      	lsls	r1, r1, #25
    __HAL_SPI_ENABLE(hspi);
 8005d8c:	bf5e      	ittt	pl
 8005d8e:	6819      	ldrpl	r1, [r3, #0]
 8005d90:	f041 0140 	orrpl.w	r1, r1, #64	@ 0x40
 8005d94:	6019      	strpl	r1, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d96:	b962      	cbnz	r2, 8005db2 <HAL_SPI_TransmitReceive+0x17a>
      if (hspi->TxXferCount > 1U)
 8005d98:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8005d9a:	b292      	uxth	r2, r2
 8005d9c:	2a01      	cmp	r2, #1
 8005d9e:	f240 80d3 	bls.w	8005f48 <HAL_SPI_TransmitReceive+0x310>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005da2:	f837 2b02 	ldrh.w	r2, [r7], #2
 8005da6:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount -= 2U;
 8005da8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005daa:	63a7      	str	r7, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005dac:	3b02      	subs	r3, #2
 8005dae:	b29b      	uxth	r3, r3
 8005db0:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8005db2:	9b06      	ldr	r3, [sp, #24]
 8005db4:	3301      	adds	r3, #1
        txallowed = 1U;
 8005db6:	f04f 0601 	mov.w	r6, #1
 8005dba:	d17d      	bne.n	8005eb8 <HAL_SPI_TransmitReceive+0x280>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005dbc:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005dbe:	b29b      	uxth	r3, r3
 8005dc0:	b923      	cbnz	r3, 8005dcc <HAL_SPI_TransmitReceive+0x194>
 8005dc2:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8005dc6:	b29b      	uxth	r3, r3
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d0c1      	beq.n	8005d50 <HAL_SPI_TransmitReceive+0x118>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005dcc:	6822      	ldr	r2, [r4, #0]
 8005dce:	6893      	ldr	r3, [r2, #8]
 8005dd0:	079f      	lsls	r7, r3, #30
 8005dd2:	d506      	bpl.n	8005de2 <HAL_SPI_TransmitReceive+0x1aa>
 8005dd4:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	b11b      	cbz	r3, 8005de2 <HAL_SPI_TransmitReceive+0x1aa>
 8005dda:	2e00      	cmp	r6, #0
 8005ddc:	f040 8093 	bne.w	8005f06 <HAL_SPI_TransmitReceive+0x2ce>
        txallowed = 1U;
 8005de0:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005de2:	6893      	ldr	r3, [r2, #8]
 8005de4:	f013 0301 	ands.w	r3, r3, #1
 8005de8:	d019      	beq.n	8005e1e <HAL_SPI_TransmitReceive+0x1e6>
 8005dea:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 8005dee:	b289      	uxth	r1, r1
 8005df0:	b1a9      	cbz	r1, 8005e1e <HAL_SPI_TransmitReceive+0x1e6>
        if (hspi->RxXferCount > 1U)
 8005df2:	f8b4 0046 	ldrh.w	r0, [r4, #70]	@ 0x46
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005df6:	6c21      	ldr	r1, [r4, #64]	@ 0x40
        if (hspi->RxXferCount > 1U)
 8005df8:	b280      	uxth	r0, r0
 8005dfa:	2801      	cmp	r0, #1
 8005dfc:	d977      	bls.n	8005eee <HAL_SPI_TransmitReceive+0x2b6>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005dfe:	68d0      	ldr	r0, [r2, #12]
 8005e00:	f821 0b02 	strh.w	r0, [r1], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e04:	6421      	str	r1, [r4, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005e06:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 8005e0a:	3902      	subs	r1, #2
 8005e0c:	b289      	uxth	r1, r1
 8005e0e:	f8a4 1046 	strh.w	r1, [r4, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005e12:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 8005e16:	b289      	uxth	r1, r1
 8005e18:	2901      	cmp	r1, #1
 8005e1a:	d935      	bls.n	8005e88 <HAL_SPI_TransmitReceive+0x250>
        txallowed = 1U;
 8005e1c:	461e      	mov	r6, r3
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005e1e:	f7fd f985 	bl	800312c <HAL_GetTick>
 8005e22:	e7cb      	b.n	8005dbc <HAL_SPI_TransmitReceive+0x184>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e24:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	b923      	cbnz	r3, 8005e34 <HAL_SPI_TransmitReceive+0x1fc>
 8005e2a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d08d      	beq.n	8005d50 <HAL_SPI_TransmitReceive+0x118>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e34:	6822      	ldr	r2, [r4, #0]
 8005e36:	6893      	ldr	r3, [r2, #8]
 8005e38:	0798      	lsls	r0, r3, #30
 8005e3a:	d50d      	bpl.n	8005e58 <HAL_SPI_TransmitReceive+0x220>
 8005e3c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	b153      	cbz	r3, 8005e58 <HAL_SPI_TransmitReceive+0x220>
 8005e42:	b146      	cbz	r6, 8005e56 <HAL_SPI_TransmitReceive+0x21e>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005e44:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8005e46:	f831 3b02 	ldrh.w	r3, [r1], #2
 8005e4a:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8005e4c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e4e:	63a1      	str	r1, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8005e50:	3b01      	subs	r3, #1
 8005e52:	b29b      	uxth	r3, r3
 8005e54:	87e3      	strh	r3, [r4, #62]	@ 0x3e
{
 8005e56:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005e58:	6893      	ldr	r3, [r2, #8]
 8005e5a:	f013 0301 	ands.w	r3, r3, #1
 8005e5e:	d004      	beq.n	8005e6a <HAL_SPI_TransmitReceive+0x232>
 8005e60:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 8005e64:	b289      	uxth	r1, r1
 8005e66:	2900      	cmp	r1, #0
 8005e68:	d178      	bne.n	8005f5c <HAL_SPI_TransmitReceive+0x324>
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005e6a:	f7fd f95f 	bl	800312c <HAL_GetTick>
 8005e6e:	9b06      	ldr	r3, [sp, #24]
 8005e70:	1b40      	subs	r0, r0, r5
 8005e72:	4298      	cmp	r0, r3
 8005e74:	d3d6      	bcc.n	8005e24 <HAL_SPI_TransmitReceive+0x1ec>
        hspi->State = HAL_SPI_STATE_READY;
 8005e76:	2301      	movs	r3, #1
 8005e78:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8005e82:	2003      	movs	r0, #3
}
 8005e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e88:	6851      	ldr	r1, [r2, #4]
 8005e8a:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 8005e8e:	6051      	str	r1, [r2, #4]
 8005e90:	e7c4      	b.n	8005e1c <HAL_SPI_TransmitReceive+0x1e4>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005e92:	2e00      	cmp	r6, #0
 8005e94:	f040 80a6 	bne.w	8005fe4 <HAL_SPI_TransmitReceive+0x3ac>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005e98:	2600      	movs	r6, #0
 8005e9a:	6893      	ldr	r3, [r2, #8]
 8005e9c:	f013 0301 	ands.w	r3, r3, #1
 8005ea0:	d004      	beq.n	8005eac <HAL_SPI_TransmitReceive+0x274>
 8005ea2:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 8005ea6:	b289      	uxth	r1, r1
 8005ea8:	2900      	cmp	r1, #0
 8005eaa:	d164      	bne.n	8005f76 <HAL_SPI_TransmitReceive+0x33e>
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005eac:	f7fd f93e 	bl	800312c <HAL_GetTick>
 8005eb0:	9b06      	ldr	r3, [sp, #24]
 8005eb2:	1b40      	subs	r0, r0, r5
 8005eb4:	4298      	cmp	r0, r3
 8005eb6:	d2de      	bcs.n	8005e76 <HAL_SPI_TransmitReceive+0x23e>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005eb8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005eba:	b29b      	uxth	r3, r3
 8005ebc:	b92b      	cbnz	r3, 8005eca <HAL_SPI_TransmitReceive+0x292>
 8005ebe:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8005ec2:	b29b      	uxth	r3, r3
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	f43f af43 	beq.w	8005d50 <HAL_SPI_TransmitReceive+0x118>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005eca:	6822      	ldr	r2, [r4, #0]
 8005ecc:	6893      	ldr	r3, [r2, #8]
 8005ece:	079b      	lsls	r3, r3, #30
 8005ed0:	d5e3      	bpl.n	8005e9a <HAL_SPI_TransmitReceive+0x262>
 8005ed2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8005ed4:	b29b      	uxth	r3, r3
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d0df      	beq.n	8005e9a <HAL_SPI_TransmitReceive+0x262>
 8005eda:	e7da      	b.n	8005e92 <HAL_SPI_TransmitReceive+0x25a>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005edc:	f837 2b02 	ldrh.w	r2, [r7], #2
 8005ee0:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8005ee2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ee4:	63a7      	str	r7, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8005ee6:	3b01      	subs	r3, #1
 8005ee8:	b29b      	uxth	r3, r3
 8005eea:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8005eec:	e6f9      	b.n	8005ce2 <HAL_SPI_TransmitReceive+0xaa>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005eee:	7b12      	ldrb	r2, [r2, #12]
 8005ef0:	700a      	strb	r2, [r1, #0]
          hspi->RxXferCount--;
 8005ef2:	f8b4 2046 	ldrh.w	r2, [r4, #70]	@ 0x46
          hspi->pRxBuffPtr++;
 8005ef6:	6c21      	ldr	r1, [r4, #64]	@ 0x40
          hspi->RxXferCount--;
 8005ef8:	3a01      	subs	r2, #1
          hspi->pRxBuffPtr++;
 8005efa:	3101      	adds	r1, #1
          hspi->RxXferCount--;
 8005efc:	b292      	uxth	r2, r2
          hspi->pRxBuffPtr++;
 8005efe:	6421      	str	r1, [r4, #64]	@ 0x40
          hspi->RxXferCount--;
 8005f00:	f8a4 2046 	strh.w	r2, [r4, #70]	@ 0x46
 8005f04:	e78a      	b.n	8005e1c <HAL_SPI_TransmitReceive+0x1e4>
        if (hspi->TxXferCount > 1U)
 8005f06:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005f08:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8005f0a:	b289      	uxth	r1, r1
 8005f0c:	2901      	cmp	r1, #1
 8005f0e:	d908      	bls.n	8005f22 <HAL_SPI_TransmitReceive+0x2ea>
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005f10:	f833 1b02 	ldrh.w	r1, [r3], #2
 8005f14:	60d1      	str	r1, [r2, #12]
          hspi->TxXferCount -= 2U;
 8005f16:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f18:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005f1a:	1e8b      	subs	r3, r1, #2
 8005f1c:	b29b      	uxth	r3, r3
 8005f1e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8005f20:	e75e      	b.n	8005de0 <HAL_SPI_TransmitReceive+0x1a8>
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005f22:	781b      	ldrb	r3, [r3, #0]
 8005f24:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 8005f26:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
          hspi->pTxBuffPtr++;
 8005f28:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8005f2a:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 8005f2c:	1c51      	adds	r1, r2, #1
          hspi->TxXferCount--;
 8005f2e:	b29b      	uxth	r3, r3
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005f30:	6822      	ldr	r2, [r4, #0]
          hspi->pTxBuffPtr++;
 8005f32:	63a1      	str	r1, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8005f34:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005f36:	2600      	movs	r6, #0
 8005f38:	e753      	b.n	8005de2 <HAL_SPI_TransmitReceive+0x1aa>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f3a:	2220      	movs	r2, #32
    __HAL_UNLOCK(hspi);
 8005f3c:	2300      	movs	r3, #0
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005f3e:	6622      	str	r2, [r4, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8005f40:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 8005f44:	2001      	movs	r0, #1
 8005f46:	e716      	b.n	8005d76 <HAL_SPI_TransmitReceive+0x13e>
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005f48:	783a      	ldrb	r2, [r7, #0]
 8005f4a:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8005f4c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr++;
 8005f4e:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8005f50:	3b01      	subs	r3, #1
        hspi->pTxBuffPtr++;
 8005f52:	3201      	adds	r2, #1
        hspi->TxXferCount--;
 8005f54:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 8005f56:	63a2      	str	r2, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8005f58:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8005f5a:	e72a      	b.n	8005db2 <HAL_SPI_TransmitReceive+0x17a>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f5c:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8005f5e:	68d2      	ldr	r2, [r2, #12]
 8005f60:	f821 2b02 	strh.w	r2, [r1], #2
        txallowed = 1U;
 8005f64:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 8005f66:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f6a:	6421      	str	r1, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8005f6c:	3b01      	subs	r3, #1
 8005f6e:	b29b      	uxth	r3, r3
 8005f70:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
        txallowed = 1U;
 8005f74:	e779      	b.n	8005e6a <HAL_SPI_TransmitReceive+0x232>
        if (hspi->RxXferCount > 1U)
 8005f76:	f8b4 0046 	ldrh.w	r0, [r4, #70]	@ 0x46
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f7a:	6c21      	ldr	r1, [r4, #64]	@ 0x40
        if (hspi->RxXferCount > 1U)
 8005f7c:	b280      	uxth	r0, r0
 8005f7e:	2801      	cmp	r0, #1
 8005f80:	d923      	bls.n	8005fca <HAL_SPI_TransmitReceive+0x392>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f82:	68d0      	ldr	r0, [r2, #12]
 8005f84:	f821 0b02 	strh.w	r0, [r1], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f88:	6421      	str	r1, [r4, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005f8a:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 8005f8e:	3902      	subs	r1, #2
 8005f90:	b289      	uxth	r1, r1
 8005f92:	f8a4 1046 	strh.w	r1, [r4, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005f96:	f8b4 1046 	ldrh.w	r1, [r4, #70]	@ 0x46
 8005f9a:	b289      	uxth	r1, r1
 8005f9c:	2901      	cmp	r1, #1
 8005f9e:	d901      	bls.n	8005fa4 <HAL_SPI_TransmitReceive+0x36c>
        txallowed = 1U;
 8005fa0:	461e      	mov	r6, r3
 8005fa2:	e783      	b.n	8005eac <HAL_SPI_TransmitReceive+0x274>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005fa4:	6851      	ldr	r1, [r2, #4]
 8005fa6:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 8005faa:	6051      	str	r1, [r2, #4]
        txallowed = 1U;
 8005fac:	461e      	mov	r6, r3
 8005fae:	e77d      	b.n	8005eac <HAL_SPI_TransmitReceive+0x274>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005fb0:	685a      	ldr	r2, [r3, #4]
 8005fb2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005fb6:	605a      	str	r2, [r3, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	0656      	lsls	r6, r2, #25
 8005fbc:	f53f aeec 	bmi.w	8005d98 <HAL_SPI_TransmitReceive+0x160>
    __HAL_SPI_ENABLE(hspi);
 8005fc0:	681a      	ldr	r2, [r3, #0]
 8005fc2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005fc6:	601a      	str	r2, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005fc8:	e6e6      	b.n	8005d98 <HAL_SPI_TransmitReceive+0x160>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005fca:	7b12      	ldrb	r2, [r2, #12]
 8005fcc:	700a      	strb	r2, [r1, #0]
          hspi->RxXferCount--;
 8005fce:	f8b4 2046 	ldrh.w	r2, [r4, #70]	@ 0x46
          hspi->pRxBuffPtr++;
 8005fd2:	6c21      	ldr	r1, [r4, #64]	@ 0x40
          hspi->RxXferCount--;
 8005fd4:	3a01      	subs	r2, #1
          hspi->pRxBuffPtr++;
 8005fd6:	3101      	adds	r1, #1
          hspi->RxXferCount--;
 8005fd8:	b292      	uxth	r2, r2
          hspi->pRxBuffPtr++;
 8005fda:	6421      	str	r1, [r4, #64]	@ 0x40
          hspi->RxXferCount--;
 8005fdc:	f8a4 2046 	strh.w	r2, [r4, #70]	@ 0x46
        txallowed = 1U;
 8005fe0:	461e      	mov	r6, r3
 8005fe2:	e763      	b.n	8005eac <HAL_SPI_TransmitReceive+0x274>
        if (hspi->TxXferCount > 1U)
 8005fe4:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005fe6:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8005fe8:	b29b      	uxth	r3, r3
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d909      	bls.n	8006002 <HAL_SPI_TransmitReceive+0x3ca>
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005fee:	460b      	mov	r3, r1
 8005ff0:	f833 1b02 	ldrh.w	r1, [r3], #2
 8005ff4:	60d1      	str	r1, [r2, #12]
          hspi->TxXferCount -= 2U;
 8005ff6:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ff8:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005ffa:	1e8b      	subs	r3, r1, #2
 8005ffc:	b29b      	uxth	r3, r3
 8005ffe:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8006000:	e74a      	b.n	8005e98 <HAL_SPI_TransmitReceive+0x260>
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006002:	780b      	ldrb	r3, [r1, #0]
 8006004:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 8006006:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
          hspi->pTxBuffPtr++;
 8006008:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 800600a:	3b01      	subs	r3, #1
          hspi->pTxBuffPtr++;
 800600c:	1c51      	adds	r1, r2, #1
          hspi->TxXferCount--;
 800600e:	b29b      	uxth	r3, r3
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006010:	6822      	ldr	r2, [r4, #0]
          hspi->pTxBuffPtr++;
 8006012:	63a1      	str	r1, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8006014:	87e3      	strh	r3, [r4, #62]	@ 0x3e
 8006016:	e73f      	b.n	8005e98 <HAL_SPI_TransmitReceive+0x260>

08006018 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006018:	2800      	cmp	r0, #0
 800601a:	f000 808c 	beq.w	8006136 <HAL_TIM_Base_Init+0x11e>
{
 800601e:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006020:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006024:	4604      	mov	r4, r0
 8006026:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800602a:	2b00      	cmp	r3, #0
 800602c:	d078      	beq.n	8006120 <HAL_TIM_Base_Init+0x108>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800602e:	6823      	ldr	r3, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006030:	4942      	ldr	r1, [pc, #264]	@ (800613c <HAL_TIM_Base_Init+0x124>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006032:	2202      	movs	r2, #2
 8006034:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006038:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 800603a:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800603c:	d05c      	beq.n	80060f8 <HAL_TIM_Base_Init+0xe0>
 800603e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006042:	d024      	beq.n	800608e <HAL_TIM_Base_Init+0x76>
 8006044:	f5a1 3194 	sub.w	r1, r1, #75776	@ 0x12800
 8006048:	428b      	cmp	r3, r1
 800604a:	d020      	beq.n	800608e <HAL_TIM_Base_Init+0x76>
 800604c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006050:	428b      	cmp	r3, r1
 8006052:	d01c      	beq.n	800608e <HAL_TIM_Base_Init+0x76>
 8006054:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006058:	428b      	cmp	r3, r1
 800605a:	d018      	beq.n	800608e <HAL_TIM_Base_Init+0x76>
 800605c:	f501 3194 	add.w	r1, r1, #75776	@ 0x12800
 8006060:	428b      	cmp	r3, r1
 8006062:	d049      	beq.n	80060f8 <HAL_TIM_Base_Init+0xe0>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006064:	4936      	ldr	r1, [pc, #216]	@ (8006140 <HAL_TIM_Base_Init+0x128>)
 8006066:	428b      	cmp	r3, r1
 8006068:	d05f      	beq.n	800612a <HAL_TIM_Base_Init+0x112>
 800606a:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800606e:	428b      	cmp	r3, r1
 8006070:	d05b      	beq.n	800612a <HAL_TIM_Base_Init+0x112>
 8006072:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006076:	428b      	cmp	r3, r1
 8006078:	d057      	beq.n	800612a <HAL_TIM_Base_Init+0x112>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800607a:	69a5      	ldr	r5, [r4, #24]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800607c:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800607e:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006080:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006084:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8006086:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006088:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800608a:	6299      	str	r1, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800608c:	e010      	b.n	80060b0 <HAL_TIM_Base_Init+0x98>
    tmpcr1 |= Structure->CounterMode;
 800608e:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006090:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006092:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8006096:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8006098:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800609c:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800609e:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060a0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060a4:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060a6:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 80060a8:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 80060aa:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060ac:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80060ae:	6299      	str	r1, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060b0:	2201      	movs	r2, #1
 80060b2:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80060b4:	691a      	ldr	r2, [r3, #16]
 80060b6:	07d2      	lsls	r2, r2, #31
 80060b8:	d503      	bpl.n	80060c2 <HAL_TIM_Base_Init+0xaa>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80060ba:	691a      	ldr	r2, [r3, #16]
 80060bc:	f022 0201 	bic.w	r2, r2, #1
 80060c0:	611a      	str	r2, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060c2:	2301      	movs	r3, #1
 80060c4:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060c8:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80060cc:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80060d0:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80060d4:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80060d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80060dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80060e0:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80060e4:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80060e8:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80060ec:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 80060f0:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80060f4:	2000      	movs	r0, #0
}
 80060f6:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 80060f8:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060fa:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80060fc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8006100:	4302      	orrs	r2, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8006102:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006106:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006108:	69a1      	ldr	r1, [r4, #24]
 800610a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800610e:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8006110:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006112:	68e2      	ldr	r2, [r4, #12]
 8006114:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006116:	6862      	ldr	r2, [r4, #4]
 8006118:	629a      	str	r2, [r3, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800611a:	6962      	ldr	r2, [r4, #20]
 800611c:	631a      	str	r2, [r3, #48]	@ 0x30
 800611e:	e7c7      	b.n	80060b0 <HAL_TIM_Base_Init+0x98>
    htim->Lock = HAL_UNLOCKED;
 8006120:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8006124:	f7fc ff72 	bl	800300c <HAL_TIM_Base_MspInit>
 8006128:	e781      	b.n	800602e <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800612a:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800612c:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 800612e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006132:	4302      	orrs	r2, r0
 8006134:	e7e9      	b.n	800610a <HAL_TIM_Base_Init+0xf2>
    return HAL_ERROR;
 8006136:	2001      	movs	r0, #1
}
 8006138:	4770      	bx	lr
 800613a:	bf00      	nop
 800613c:	40012c00 	.word	0x40012c00
 8006140:	40014000 	.word	0x40014000

08006144 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8006144:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006148:	2b01      	cmp	r3, #1
 800614a:	d123      	bne.n	8006194 <HAL_TIM_Base_Start+0x50>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800614c:	6803      	ldr	r3, [r0, #0]
 800614e:	4a17      	ldr	r2, [pc, #92]	@ (80061ac <HAL_TIM_Base_Start+0x68>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006150:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006152:	4293      	cmp	r3, r2
  htim->State = HAL_TIM_STATE_BUSY;
 8006154:	f880 103d 	strb.w	r1, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006158:	d01e      	beq.n	8006198 <HAL_TIM_Base_Start+0x54>
 800615a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800615e:	d01b      	beq.n	8006198 <HAL_TIM_Base_Start+0x54>
 8006160:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8006164:	4293      	cmp	r3, r2
 8006166:	d017      	beq.n	8006198 <HAL_TIM_Base_Start+0x54>
 8006168:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800616c:	4293      	cmp	r3, r2
 800616e:	d013      	beq.n	8006198 <HAL_TIM_Base_Start+0x54>
 8006170:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006174:	4293      	cmp	r3, r2
 8006176:	d00f      	beq.n	8006198 <HAL_TIM_Base_Start+0x54>
 8006178:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 800617c:	4293      	cmp	r3, r2
 800617e:	d00b      	beq.n	8006198 <HAL_TIM_Base_Start+0x54>
 8006180:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8006184:	4293      	cmp	r3, r2
 8006186:	d007      	beq.n	8006198 <HAL_TIM_Base_Start+0x54>
      __HAL_TIM_ENABLE(htim);
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	f042 0201 	orr.w	r2, r2, #1
 800618e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8006190:	2000      	movs	r0, #0
 8006192:	4770      	bx	lr
    return HAL_ERROR;
 8006194:	2001      	movs	r0, #1
}
 8006196:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006198:	6899      	ldr	r1, [r3, #8]
 800619a:	4a05      	ldr	r2, [pc, #20]	@ (80061b0 <HAL_TIM_Base_Start+0x6c>)
 800619c:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800619e:	2a06      	cmp	r2, #6
 80061a0:	d0f6      	beq.n	8006190 <HAL_TIM_Base_Start+0x4c>
 80061a2:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 80061a6:	d1ef      	bne.n	8006188 <HAL_TIM_Base_Start+0x44>
  return HAL_OK;
 80061a8:	2000      	movs	r0, #0
 80061aa:	4770      	bx	lr
 80061ac:	40012c00 	.word	0x40012c00
 80061b0:	00010007 	.word	0x00010007

080061b4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80061b4:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80061b8:	2a01      	cmp	r2, #1
 80061ba:	d06c      	beq.n	8006296 <HAL_TIM_ConfigClockSource+0xe2>
 80061bc:	4603      	mov	r3, r0
{
 80061be:	b430      	push	{r4, r5}
  tmpsmcr = htim->Instance->SMCR;
 80061c0:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80061c2:	2402      	movs	r4, #2
  __HAL_LOCK(htim);
 80061c4:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80061c6:	f883 403d 	strb.w	r4, [r3, #61]	@ 0x3d
  __HAL_LOCK(htim);
 80061ca:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80061ce:	6895      	ldr	r5, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061d0:	4c4c      	ldr	r4, [pc, #304]	@ (8006304 <HAL_TIM_ConfigClockSource+0x150>)
 80061d2:	402c      	ands	r4, r5
  htim->Instance->SMCR = tmpsmcr;
 80061d4:	6094      	str	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80061d6:	680c      	ldr	r4, [r1, #0]
 80061d8:	2c60      	cmp	r4, #96	@ 0x60
 80061da:	d076      	beq.n	80062ca <HAL_TIM_ConfigClockSource+0x116>
 80061dc:	d811      	bhi.n	8006202 <HAL_TIM_ConfigClockSource+0x4e>
 80061de:	2c40      	cmp	r4, #64	@ 0x40
 80061e0:	d05b      	beq.n	800629a <HAL_TIM_ConfigClockSource+0xe6>
 80061e2:	d82e      	bhi.n	8006242 <HAL_TIM_ConfigClockSource+0x8e>
 80061e4:	2c20      	cmp	r4, #32
 80061e6:	d004      	beq.n	80061f2 <HAL_TIM_ConfigClockSource+0x3e>
 80061e8:	f200 8088 	bhi.w	80062fc <HAL_TIM_ConfigClockSource+0x148>
 80061ec:	f034 0110 	bics.w	r1, r4, #16
 80061f0:	d11f      	bne.n	8006232 <HAL_TIM_ConfigClockSource+0x7e>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80061f2:	6891      	ldr	r1, [r2, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80061f4:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80061f8:	4321      	orrs	r1, r4
 80061fa:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061fe:	6091      	str	r1, [r2, #8]
}
 8006200:	e016      	b.n	8006230 <HAL_TIM_ConfigClockSource+0x7c>
  switch (sClockSourceConfig->ClockSource)
 8006202:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
 8006206:	d013      	beq.n	8006230 <HAL_TIM_ConfigClockSource+0x7c>
 8006208:	f5b4 5f00 	cmp.w	r4, #8192	@ 0x2000
 800620c:	d033      	beq.n	8006276 <HAL_TIM_ConfigClockSource+0xc2>
 800620e:	2c70      	cmp	r4, #112	@ 0x70
 8006210:	d10f      	bne.n	8006232 <HAL_TIM_ConfigClockSource+0x7e>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006212:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8006216:	6894      	ldr	r4, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006218:	4328      	orrs	r0, r5
 800621a:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800621c:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006220:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 8006224:	4308      	orrs	r0, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006226:	6090      	str	r0, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8006228:	6891      	ldr	r1, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800622a:	f041 0177 	orr.w	r1, r1, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 800622e:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006230:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8006232:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8006234:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 8006236:	f883 103d 	strb.w	r1, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800623a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800623e:	bc30      	pop	{r4, r5}
 8006240:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8006242:	2c50      	cmp	r4, #80	@ 0x50
 8006244:	d1f5      	bne.n	8006232 <HAL_TIM_ConfigClockSource+0x7e>
                               sClockSourceConfig->ClockPolarity,
 8006246:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8006248:	68cc      	ldr	r4, [r1, #12]
  tmpccer = TIMx->CCER;
 800624a:	6a11      	ldr	r1, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800624c:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8006250:	4308      	orrs	r0, r1
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006252:	6a11      	ldr	r1, [r2, #32]
 8006254:	f021 0101 	bic.w	r1, r1, #1
 8006258:	6211      	str	r1, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 800625a:	6991      	ldr	r1, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800625c:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006260:	ea41 1104 	orr.w	r1, r1, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8006264:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 8006266:	6210      	str	r0, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8006268:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800626a:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800626e:	f041 0157 	orr.w	r1, r1, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8006272:	6091      	str	r1, [r2, #8]
}
 8006274:	e7dc      	b.n	8006230 <HAL_TIM_ConfigClockSource+0x7c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006276:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800627a:	6894      	ldr	r4, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800627c:	4328      	orrs	r0, r5
 800627e:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006280:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006284:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 8006288:	4308      	orrs	r0, r1
  TIMx->SMCR = tmpsmcr;
 800628a:	6090      	str	r0, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800628c:	6891      	ldr	r1, [r2, #8]
 800628e:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 8006292:	6091      	str	r1, [r2, #8]
      break;
 8006294:	e7cc      	b.n	8006230 <HAL_TIM_ConfigClockSource+0x7c>
  __HAL_LOCK(htim);
 8006296:	2002      	movs	r0, #2
}
 8006298:	4770      	bx	lr
                               sClockSourceConfig->ClockPolarity,
 800629a:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800629c:	68cc      	ldr	r4, [r1, #12]
  tmpccer = TIMx->CCER;
 800629e:	6a11      	ldr	r1, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80062a0:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 80062a4:	4308      	orrs	r0, r1
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062a6:	6a11      	ldr	r1, [r2, #32]
 80062a8:	f021 0101 	bic.w	r1, r1, #1
 80062ac:	6211      	str	r1, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062ae:	6991      	ldr	r1, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80062b0:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80062b4:	ea41 1104 	orr.w	r1, r1, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80062b8:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 80062ba:	6210      	str	r0, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 80062bc:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80062be:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80062c2:	f041 0147 	orr.w	r1, r1, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 80062c6:	6091      	str	r1, [r2, #8]
}
 80062c8:	e7b2      	b.n	8006230 <HAL_TIM_ConfigClockSource+0x7c>
                               sClockSourceConfig->ClockPolarity,
 80062ca:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80062cc:	68cc      	ldr	r4, [r1, #12]
  tmpccer = TIMx->CCER;
 80062ce:	6a11      	ldr	r1, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062d0:	f021 01a0 	bic.w	r1, r1, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80062d4:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062d8:	6a10      	ldr	r0, [r2, #32]
 80062da:	f020 0010 	bic.w	r0, r0, #16
 80062de:	6210      	str	r0, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062e0:	6990      	ldr	r0, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80062e2:	f420 4070 	bic.w	r0, r0, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80062e6:	ea40 3004 	orr.w	r0, r0, r4, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80062ea:	6190      	str	r0, [r2, #24]
  TIMx->CCER = tmpccer;
 80062ec:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 80062ee:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80062f0:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80062f4:	f041 0167 	orr.w	r1, r1, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 80062f8:	6091      	str	r1, [r2, #8]
}
 80062fa:	e799      	b.n	8006230 <HAL_TIM_ConfigClockSource+0x7c>
  switch (sClockSourceConfig->ClockSource)
 80062fc:	2c30      	cmp	r4, #48	@ 0x30
 80062fe:	f43f af78 	beq.w	80061f2 <HAL_TIM_ConfigClockSource+0x3e>
 8006302:	e796      	b.n	8006232 <HAL_TIM_ConfigClockSource+0x7e>
 8006304:	fffe0088 	.word	0xfffe0088

08006308 <HAL_TIM_PeriodElapsedCallback>:
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 8006308:	4770      	bx	lr
 800630a:	bf00      	nop

0800630c <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 800630c:	4770      	bx	lr
 800630e:	bf00      	nop

08006310 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8006310:	4770      	bx	lr
 8006312:	bf00      	nop

08006314 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8006314:	4770      	bx	lr
 8006316:	bf00      	nop

08006318 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8006318:	4770      	bx	lr
 800631a:	bf00      	nop

0800631c <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 800631c:	6803      	ldr	r3, [r0, #0]
{
 800631e:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8006320:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006322:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006324:	07aa      	lsls	r2, r5, #30
{
 8006326:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006328:	d501      	bpl.n	800632e <HAL_TIM_IRQHandler+0x12>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800632a:	07b1      	lsls	r1, r6, #30
 800632c:	d452      	bmi.n	80063d4 <HAL_TIM_IRQHandler+0xb8>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800632e:	076b      	lsls	r3, r5, #29
 8006330:	d501      	bpl.n	8006336 <HAL_TIM_IRQHandler+0x1a>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006332:	0770      	lsls	r0, r6, #29
 8006334:	d43b      	bmi.n	80063ae <HAL_TIM_IRQHandler+0x92>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006336:	0729      	lsls	r1, r5, #28
 8006338:	d501      	bpl.n	800633e <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800633a:	0732      	lsls	r2, r6, #28
 800633c:	d425      	bmi.n	800638a <HAL_TIM_IRQHandler+0x6e>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800633e:	06e8      	lsls	r0, r5, #27
 8006340:	d501      	bpl.n	8006346 <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006342:	06f1      	lsls	r1, r6, #27
 8006344:	d411      	bmi.n	800636a <HAL_TIM_IRQHandler+0x4e>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006346:	07ea      	lsls	r2, r5, #31
 8006348:	d501      	bpl.n	800634e <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800634a:	07f3      	lsls	r3, r6, #31
 800634c:	d464      	bmi.n	8006418 <HAL_TIM_IRQHandler+0xfc>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800634e:	f415 5f02 	tst.w	r5, #8320	@ 0x2080
 8006352:	d04c      	beq.n	80063ee <HAL_TIM_IRQHandler+0xd2>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006354:	0630      	lsls	r0, r6, #24
 8006356:	d467      	bmi.n	8006428 <HAL_TIM_IRQHandler+0x10c>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006358:	0668      	lsls	r0, r5, #25
 800635a:	d501      	bpl.n	8006360 <HAL_TIM_IRQHandler+0x44>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800635c:	0671      	lsls	r1, r6, #25
 800635e:	d46d      	bmi.n	800643c <HAL_TIM_IRQHandler+0x120>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006360:	06aa      	lsls	r2, r5, #26
 8006362:	d501      	bpl.n	8006368 <HAL_TIM_IRQHandler+0x4c>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006364:	06b3      	lsls	r3, r6, #26
 8006366:	d44e      	bmi.n	8006406 <HAL_TIM_IRQHandler+0xea>
}
 8006368:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800636a:	6823      	ldr	r3, [r4, #0]
 800636c:	f06f 0210 	mvn.w	r2, #16
 8006370:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006372:	2208      	movs	r2, #8
 8006374:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006376:	69db      	ldr	r3, [r3, #28]
 8006378:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800637c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800637e:	d071      	beq.n	8006464 <HAL_TIM_IRQHandler+0x148>
        HAL_TIM_IC_CaptureCallback(htim);
 8006380:	f7ff ffc6 	bl	8006310 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006384:	2300      	movs	r3, #0
 8006386:	7723      	strb	r3, [r4, #28]
 8006388:	e7dd      	b.n	8006346 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800638a:	6823      	ldr	r3, [r4, #0]
 800638c:	f06f 0208 	mvn.w	r2, #8
 8006390:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006392:	2204      	movs	r2, #4
 8006394:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006396:	69db      	ldr	r3, [r3, #28]
 8006398:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 800639a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800639c:	d15f      	bne.n	800645e <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800639e:	f7ff ffb5 	bl	800630c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063a2:	4620      	mov	r0, r4
 80063a4:	f7ff ffb6 	bl	8006314 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063a8:	2300      	movs	r3, #0
 80063aa:	7723      	strb	r3, [r4, #28]
 80063ac:	e7c7      	b.n	800633e <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80063ae:	6823      	ldr	r3, [r4, #0]
 80063b0:	f06f 0204 	mvn.w	r2, #4
 80063b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063b6:	2202      	movs	r2, #2
 80063b8:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063ba:	699b      	ldr	r3, [r3, #24]
 80063bc:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80063c0:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063c2:	d149      	bne.n	8006458 <HAL_TIM_IRQHandler+0x13c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063c4:	f7ff ffa2 	bl	800630c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063c8:	4620      	mov	r0, r4
 80063ca:	f7ff ffa3 	bl	8006314 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063ce:	2300      	movs	r3, #0
 80063d0:	7723      	strb	r3, [r4, #28]
 80063d2:	e7b0      	b.n	8006336 <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80063d4:	f06f 0202 	mvn.w	r2, #2
 80063d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063da:	2201      	movs	r2, #1
 80063dc:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063de:	699b      	ldr	r3, [r3, #24]
 80063e0:	079a      	lsls	r2, r3, #30
 80063e2:	d033      	beq.n	800644c <HAL_TIM_IRQHandler+0x130>
          HAL_TIM_IC_CaptureCallback(htim);
 80063e4:	f7ff ff94 	bl	8006310 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063e8:	2300      	movs	r3, #0
 80063ea:	7723      	strb	r3, [r4, #28]
 80063ec:	e79f      	b.n	800632e <HAL_TIM_IRQHandler+0x12>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80063ee:	05ea      	lsls	r2, r5, #23
 80063f0:	d5b2      	bpl.n	8006358 <HAL_TIM_IRQHandler+0x3c>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80063f2:	0633      	lsls	r3, r6, #24
 80063f4:	d5b0      	bpl.n	8006358 <HAL_TIM_IRQHandler+0x3c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80063f6:	6823      	ldr	r3, [r4, #0]
 80063f8:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80063fc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80063fe:	4620      	mov	r0, r4
 8006400:	f000 f88a 	bl	8006518 <HAL_TIMEx_Break2Callback>
 8006404:	e7a8      	b.n	8006358 <HAL_TIM_IRQHandler+0x3c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006406:	6823      	ldr	r3, [r4, #0]
 8006408:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800640c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800640e:	611a      	str	r2, [r3, #16]
}
 8006410:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_TIMEx_CommutCallback(htim);
 8006414:	f000 b87c 	b.w	8006510 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006418:	6823      	ldr	r3, [r4, #0]
 800641a:	f06f 0201 	mvn.w	r2, #1
 800641e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8006420:	4620      	mov	r0, r4
 8006422:	f7ff ff71 	bl	8006308 <HAL_TIM_PeriodElapsedCallback>
 8006426:	e792      	b.n	800634e <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006428:	6823      	ldr	r3, [r4, #0]
 800642a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800642e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8006430:	4620      	mov	r0, r4
 8006432:	f000 f86f 	bl	8006514 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006436:	05e9      	lsls	r1, r5, #23
 8006438:	d58e      	bpl.n	8006358 <HAL_TIM_IRQHandler+0x3c>
 800643a:	e7dc      	b.n	80063f6 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800643c:	6823      	ldr	r3, [r4, #0]
 800643e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006442:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8006444:	4620      	mov	r0, r4
 8006446:	f7ff ff67 	bl	8006318 <HAL_TIM_TriggerCallback>
 800644a:	e789      	b.n	8006360 <HAL_TIM_IRQHandler+0x44>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800644c:	f7ff ff5e 	bl	800630c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006450:	4620      	mov	r0, r4
 8006452:	f7ff ff5f 	bl	8006314 <HAL_TIM_PWM_PulseFinishedCallback>
 8006456:	e7c7      	b.n	80063e8 <HAL_TIM_IRQHandler+0xcc>
        HAL_TIM_IC_CaptureCallback(htim);
 8006458:	f7ff ff5a 	bl	8006310 <HAL_TIM_IC_CaptureCallback>
 800645c:	e7b7      	b.n	80063ce <HAL_TIM_IRQHandler+0xb2>
        HAL_TIM_IC_CaptureCallback(htim);
 800645e:	f7ff ff57 	bl	8006310 <HAL_TIM_IC_CaptureCallback>
 8006462:	e7a1      	b.n	80063a8 <HAL_TIM_IRQHandler+0x8c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006464:	f7ff ff52 	bl	800630c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006468:	4620      	mov	r0, r4
 800646a:	f7ff ff53 	bl	8006314 <HAL_TIM_PWM_PulseFinishedCallback>
 800646e:	e789      	b.n	8006384 <HAL_TIM_IRQHandler+0x68>

08006470 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006470:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8006474:	2a01      	cmp	r2, #1
 8006476:	d044      	beq.n	8006502 <HAL_TIMEx_MasterConfigSynchronization+0x92>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006478:	6802      	ldr	r2, [r0, #0]
{
 800647a:	b470      	push	{r4, r5, r6}
 800647c:	4603      	mov	r3, r0

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800647e:	4e22      	ldr	r6, [pc, #136]	@ (8006508 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006480:	2002      	movs	r0, #2
 8006482:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006486:	42b2      	cmp	r2, r6
  tmpcr2 = htim->Instance->CR2;
 8006488:	6850      	ldr	r0, [r2, #4]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800648a:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 800648c:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800648e:	d026      	beq.n	80064de <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8006490:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8006494:	42b2      	cmp	r2, r6
 8006496:	d02b      	beq.n	80064f0 <HAL_TIMEx_MasterConfigSynchronization+0x80>
  tmpcr2 &= ~TIM_CR2_MMS;
 8006498:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800649c:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800649e:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
  htim->Instance->CR2 = tmpcr2;
 80064a2:	6050      	str	r0, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064a4:	d00e      	beq.n	80064c4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80064a6:	4819      	ldr	r0, [pc, #100]	@ (800650c <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 80064a8:	4282      	cmp	r2, r0
 80064aa:	d00b      	beq.n	80064c4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80064ac:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 80064b0:	4282      	cmp	r2, r0
 80064b2:	d007      	beq.n	80064c4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80064b4:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 80064b8:	4282      	cmp	r2, r0
 80064ba:	d003      	beq.n	80064c4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80064bc:	f500 309a 	add.w	r0, r0, #78848	@ 0x13400
 80064c0:	4282      	cmp	r2, r0
 80064c2:	d104      	bne.n	80064ce <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80064c4:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80064c6:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80064ca:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80064cc:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80064ce:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80064d0:	2201      	movs	r2, #1
 80064d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80064d6:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 80064da:	bc70      	pop	{r4, r5, r6}
 80064dc:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80064de:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80064e0:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80064e4:	4330      	orrs	r0, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 80064e6:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80064ea:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 80064ec:	6050      	str	r0, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064ee:	e7e9      	b.n	80064c4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80064f0:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80064f2:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80064f6:	4330      	orrs	r0, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 80064f8:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80064fc:	4305      	orrs	r5, r0
  htim->Instance->CR2 = tmpcr2;
 80064fe:	6055      	str	r5, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006500:	e7e0      	b.n	80064c4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  __HAL_LOCK(htim);
 8006502:	2002      	movs	r0, #2
}
 8006504:	4770      	bx	lr
 8006506:	bf00      	nop
 8006508:	40012c00 	.word	0x40012c00
 800650c:	40000400 	.word	0x40000400

08006510 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8006510:	4770      	bx	lr
 8006512:	bf00      	nop

08006514 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8006514:	4770      	bx	lr
 8006516:	bf00      	nop

08006518 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8006518:	4770      	bx	lr
 800651a:	bf00      	nop

0800651c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800651c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006520:	4604      	mov	r4, r0
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006522:	6fc0      	ldr	r0, [r0, #124]	@ 0x7c
 8006524:	2820      	cmp	r0, #32
 8006526:	d15c      	bne.n	80065e2 <HAL_UART_Transmit+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 8006528:	460d      	mov	r5, r1
 800652a:	b109      	cbz	r1, 8006530 <HAL_UART_Transmit+0x14>
 800652c:	4616      	mov	r6, r2
 800652e:	b912      	cbnz	r2, 8006536 <HAL_UART_Transmit+0x1a>
    {
      return  HAL_ERROR;
 8006530:	2001      	movs	r0, #1
  }
  else
  {
    return HAL_BUSY;
  }
}
 8006532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006536:	461f      	mov	r7, r3
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006538:	f04f 0800 	mov.w	r8, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800653c:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800653e:	f8c4 8084 	str.w	r8, [r4, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006542:	67e3      	str	r3, [r4, #124]	@ 0x7c
    tickstart = HAL_GetTick();
 8006544:	f7fc fdf2 	bl	800312c <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006548:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 800654a:	f8a4 6050 	strh.w	r6, [r4, #80]	@ 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800654e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    tickstart = HAL_GetTick();
 8006552:	4681      	mov	r9, r0
    huart->TxXferCount = Size;
 8006554:	f8a4 6052 	strh.w	r6, [r4, #82]	@ 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006558:	d046      	beq.n	80065e8 <HAL_UART_Transmit+0xcc>
    while (huart->TxXferCount > 0U)
 800655a:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800655e:	6822      	ldr	r2, [r4, #0]
    while (huart->TxXferCount > 0U)
 8006560:	b29b      	uxth	r3, r3
 8006562:	2b00      	cmp	r3, #0
 8006564:	d04b      	beq.n	80065fe <HAL_UART_Transmit+0xe2>
 8006566:	1c7b      	adds	r3, r7, #1
 8006568:	d129      	bne.n	80065be <HAL_UART_Transmit+0xa2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800656a:	69d3      	ldr	r3, [r2, #28]
 800656c:	061f      	lsls	r7, r3, #24
 800656e:	d5fc      	bpl.n	800656a <HAL_UART_Transmit+0x4e>
      if (pdata8bits == NULL)
 8006570:	2d00      	cmp	r5, #0
 8006572:	d031      	beq.n	80065d8 <HAL_UART_Transmit+0xbc>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006574:	f815 3b01 	ldrb.w	r3, [r5], #1
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006578:	8513      	strh	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 800657a:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 800657e:	3b01      	subs	r3, #1
 8006580:	b29b      	uxth	r3, r3
 8006582:	f8a4 3052 	strh.w	r3, [r4, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006586:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 800658a:	b29b      	uxth	r3, r3
 800658c:	2b00      	cmp	r3, #0
 800658e:	d1ec      	bne.n	800656a <HAL_UART_Transmit+0x4e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006590:	69d3      	ldr	r3, [r2, #28]
 8006592:	0659      	lsls	r1, r3, #25
 8006594:	d5fc      	bpl.n	8006590 <HAL_UART_Transmit+0x74>
    huart->gState = HAL_UART_STATE_READY;
 8006596:	2320      	movs	r3, #32
 8006598:	67e3      	str	r3, [r4, #124]	@ 0x7c
    return HAL_OK;
 800659a:	2000      	movs	r0, #0
}
 800659c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (pdata8bits == NULL)
 80065a0:	2d00      	cmp	r5, #0
 80065a2:	d03f      	beq.n	8006624 <HAL_UART_Transmit+0x108>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80065a4:	f815 3b01 	ldrb.w	r3, [r5], #1
 80065a8:	8513      	strh	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 80065aa:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 80065ae:	3b01      	subs	r3, #1
 80065b0:	b29b      	uxth	r3, r3
 80065b2:	f8a4 3052 	strh.w	r3, [r4, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80065b6:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	b30b      	cbz	r3, 8006602 <HAL_UART_Transmit+0xe6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065be:	69d3      	ldr	r3, [r2, #28]
 80065c0:	061e      	lsls	r6, r3, #24
 80065c2:	d4ed      	bmi.n	80065a0 <HAL_UART_Transmit+0x84>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065c4:	f7fc fdb2 	bl	800312c <HAL_GetTick>
 80065c8:	eba0 0309 	sub.w	r3, r0, r9
 80065cc:	429f      	cmp	r7, r3
 80065ce:	d311      	bcc.n	80065f4 <HAL_UART_Transmit+0xd8>
 80065d0:	b187      	cbz	r7, 80065f4 <HAL_UART_Transmit+0xd8>
      {

        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80065d2:	6822      	ldr	r2, [r4, #0]
 80065d4:	6813      	ldr	r3, [r2, #0]
 80065d6:	e7f2      	b.n	80065be <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80065d8:	f838 3b02 	ldrh.w	r3, [r8], #2
 80065dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065e0:	e7ca      	b.n	8006578 <HAL_UART_Transmit+0x5c>
    return HAL_BUSY;
 80065e2:	2002      	movs	r0, #2
}
 80065e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065e8:	6923      	ldr	r3, [r4, #16]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d1b5      	bne.n	800655a <HAL_UART_Transmit+0x3e>
      pdata16bits = (const uint16_t *) pData;
 80065ee:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 80065f0:	461d      	mov	r5, r3
 80065f2:	e7b2      	b.n	800655a <HAL_UART_Transmit+0x3e>
        huart->gState = HAL_UART_STATE_READY;
 80065f4:	2320      	movs	r3, #32
 80065f6:	67e3      	str	r3, [r4, #124]	@ 0x7c
        return HAL_TIMEOUT;
 80065f8:	2003      	movs	r0, #3
}
 80065fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065fe:	1c78      	adds	r0, r7, #1
 8006600:	d0c6      	beq.n	8006590 <HAL_UART_Transmit+0x74>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006602:	69d3      	ldr	r3, [r2, #28]
 8006604:	065b      	lsls	r3, r3, #25
 8006606:	d4c6      	bmi.n	8006596 <HAL_UART_Transmit+0x7a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006608:	f7fc fd90 	bl	800312c <HAL_GetTick>
 800660c:	eba0 0309 	sub.w	r3, r0, r9
 8006610:	429f      	cmp	r7, r3
 8006612:	d3ef      	bcc.n	80065f4 <HAL_UART_Transmit+0xd8>
 8006614:	2f00      	cmp	r7, #0
 8006616:	d0ed      	beq.n	80065f4 <HAL_UART_Transmit+0xd8>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006618:	6822      	ldr	r2, [r4, #0]
 800661a:	6813      	ldr	r3, [r2, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800661c:	69d3      	ldr	r3, [r2, #28]
 800661e:	065b      	lsls	r3, r3, #25
 8006620:	d5f2      	bpl.n	8006608 <HAL_UART_Transmit+0xec>
 8006622:	e7b8      	b.n	8006596 <HAL_UART_Transmit+0x7a>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006624:	f838 3b02 	ldrh.w	r3, [r8], #2
 8006628:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800662c:	e7bc      	b.n	80065a8 <HAL_UART_Transmit+0x8c>
 800662e:	bf00      	nop

08006630 <HAL_UART_Receive>:
{
 8006630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006634:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 8006636:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
 800663a:	2820      	cmp	r0, #32
 800663c:	d143      	bne.n	80066c6 <HAL_UART_Receive+0x96>
    if ((pData == NULL) || (Size == 0U))
 800663e:	460d      	mov	r5, r1
 8006640:	b109      	cbz	r1, 8006646 <HAL_UART_Receive+0x16>
 8006642:	4617      	mov	r7, r2
 8006644:	b912      	cbnz	r2, 800664c <HAL_UART_Receive+0x1c>
      return  HAL_ERROR;
 8006646:	2001      	movs	r0, #1
}
 8006648:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800664c:	2600      	movs	r6, #0
 800664e:	4698      	mov	r8, r3
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006650:	2322      	movs	r3, #34	@ 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006652:	f8c4 6084 	str.w	r6, [r4, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006656:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800665a:	6626      	str	r6, [r4, #96]	@ 0x60
    tickstart = HAL_GetTick();
 800665c:	f7fc fd66 	bl	800312c <HAL_GetTick>
    huart->RxXferSize  = Size;
 8006660:	f8a4 7058 	strh.w	r7, [r4, #88]	@ 0x58
    huart->RxXferCount = Size;
 8006664:	f8a4 705a 	strh.w	r7, [r4, #90]	@ 0x5a
    UART_MASK_COMPUTATION(huart);
 8006668:	68a7      	ldr	r7, [r4, #8]
 800666a:	f5b7 5f80 	cmp.w	r7, #4096	@ 0x1000
    tickstart = HAL_GetTick();
 800666e:	4681      	mov	r9, r0
    UART_MASK_COMPUTATION(huart);
 8006670:	d02c      	beq.n	80066cc <HAL_UART_Receive+0x9c>
 8006672:	2f00      	cmp	r7, #0
 8006674:	f040 8098 	bne.w	80067a8 <HAL_UART_Receive+0x178>
 8006678:	6923      	ldr	r3, [r4, #16]
    uhMask = huart->Mask;
 800667a:	2b00      	cmp	r3, #0
 800667c:	bf0c      	ite	eq
 800667e:	26ff      	moveq	r6, #255	@ 0xff
 8006680:	267f      	movne	r6, #127	@ 0x7f
    while (huart->RxXferCount > 0U)
 8006682:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
    UART_MASK_COMPUTATION(huart);
 8006686:	f8a4 605c 	strh.w	r6, [r4, #92]	@ 0x5c
    while (huart->RxXferCount > 0U)
 800668a:	b29b      	uxth	r3, r3
 800668c:	2b00      	cmp	r3, #0
 800668e:	f000 8085 	beq.w	800679c <HAL_UART_Receive+0x16c>
 8006692:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006696:	6822      	ldr	r2, [r4, #0]
 8006698:	d132      	bne.n	8006700 <HAL_UART_Receive+0xd0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800669a:	69d3      	ldr	r3, [r2, #28]
 800669c:	0699      	lsls	r1, r3, #26
 800669e:	d5fc      	bpl.n	800669a <HAL_UART_Receive+0x6a>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80066a0:	8c93      	ldrh	r3, [r2, #36]	@ 0x24
 80066a2:	4033      	ands	r3, r6
      if (pdata8bits == NULL)
 80066a4:	2d00      	cmp	r5, #0
 80066a6:	d06b      	beq.n	8006780 <HAL_UART_Receive+0x150>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80066a8:	f805 3b01 	strb.w	r3, [r5], #1
      huart->RxXferCount--;
 80066ac:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 80066b0:	3b01      	subs	r3, #1
 80066b2:	b29b      	uxth	r3, r3
 80066b4:	f8a4 305a 	strh.w	r3, [r4, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80066b8:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 80066bc:	b29b      	uxth	r3, r3
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d06c      	beq.n	800679c <HAL_UART_Receive+0x16c>
 80066c2:	6822      	ldr	r2, [r4, #0]
 80066c4:	e7e9      	b.n	800669a <HAL_UART_Receive+0x6a>
    return HAL_BUSY;
 80066c6:	2002      	movs	r0, #2
}
 80066c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    UART_MASK_COMPUTATION(huart);
 80066cc:	6923      	ldr	r3, [r4, #16]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d175      	bne.n	80067be <HAL_UART_Receive+0x18e>
      pdata16bits = (uint16_t *) pData;
 80066d2:	462f      	mov	r7, r5
    uhMask = huart->Mask;
 80066d4:	f240 16ff 	movw	r6, #511	@ 0x1ff
      pdata8bits  = NULL;
 80066d8:	461d      	mov	r5, r3
 80066da:	e7d2      	b.n	8006682 <HAL_UART_Receive+0x52>
      if (pdata8bits == NULL)
 80066dc:	2d00      	cmp	r5, #0
 80066de:	d071      	beq.n	80067c4 <HAL_UART_Receive+0x194>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80066e0:	8c93      	ldrh	r3, [r2, #36]	@ 0x24
 80066e2:	4033      	ands	r3, r6
 80066e4:	f805 3b01 	strb.w	r3, [r5], #1
      huart->RxXferCount--;
 80066e8:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 80066ec:	3b01      	subs	r3, #1
 80066ee:	b29b      	uxth	r3, r3
 80066f0:	f8a4 305a 	strh.w	r3, [r4, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80066f4:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 80066f8:	b29b      	uxth	r3, r3
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d04e      	beq.n	800679c <HAL_UART_Receive+0x16c>
 80066fe:	6822      	ldr	r2, [r4, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006700:	69d3      	ldr	r3, [r2, #28]
 8006702:	069b      	lsls	r3, r3, #26
 8006704:	d4ea      	bmi.n	80066dc <HAL_UART_Receive+0xac>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006706:	f7fc fd11 	bl	800312c <HAL_GetTick>
 800670a:	eba0 0309 	sub.w	r3, r0, r9
 800670e:	4598      	cmp	r8, r3
 8006710:	d330      	bcc.n	8006774 <HAL_UART_Receive+0x144>
 8006712:	f1b8 0f00 	cmp.w	r8, #0
 8006716:	d02d      	beq.n	8006774 <HAL_UART_Receive+0x144>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006718:	6822      	ldr	r2, [r4, #0]
 800671a:	6813      	ldr	r3, [r2, #0]
 800671c:	075b      	lsls	r3, r3, #29
 800671e:	d5ef      	bpl.n	8006700 <HAL_UART_Receive+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006720:	69d3      	ldr	r3, [r2, #28]
 8006722:	0718      	lsls	r0, r3, #28
 8006724:	d467      	bmi.n	80067f6 <HAL_UART_Receive+0x1c6>
          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006726:	69d3      	ldr	r3, [r2, #28]
 8006728:	0519      	lsls	r1, r3, #20
 800672a:	d5e9      	bpl.n	8006700 <HAL_UART_Receive+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800672c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006730:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006732:	e852 3f00 	ldrex	r3, [r2]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006736:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800673a:	e842 3100 	strex	r1, r3, [r2]
 800673e:	2900      	cmp	r1, #0
 8006740:	d1f7      	bne.n	8006732 <HAL_UART_Receive+0x102>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006742:	f102 0308 	add.w	r3, r2, #8
 8006746:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800674a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800674e:	f102 0008 	add.w	r0, r2, #8
 8006752:	e840 3100 	strex	r1, r3, [r0]
 8006756:	2900      	cmp	r1, #0
 8006758:	d1f3      	bne.n	8006742 <HAL_UART_Receive+0x112>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800675a:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800675c:	2b01      	cmp	r3, #1
 800675e:	d041      	beq.n	80067e4 <HAL_UART_Receive+0x1b4>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006760:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8006762:	2220      	movs	r2, #32
 8006764:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006768:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800676a:	6623      	str	r3, [r4, #96]	@ 0x60
          __HAL_UNLOCK(huart);
 800676c:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006770:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8006774:	2320      	movs	r3, #32
 8006776:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
        return HAL_TIMEOUT;
 800677a:	2003      	movs	r0, #3
}
 800677c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006780:	f827 3b02 	strh.w	r3, [r7], #2
      huart->RxXferCount--;
 8006784:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 8006788:	3b01      	subs	r3, #1
 800678a:	b29b      	uxth	r3, r3
 800678c:	f8a4 305a 	strh.w	r3, [r4, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8006790:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 8006794:	b29b      	uxth	r3, r3
 8006796:	2b00      	cmp	r3, #0
 8006798:	f47f af7f 	bne.w	800669a <HAL_UART_Receive+0x6a>
    huart->RxState = HAL_UART_STATE_READY;
 800679c:	2320      	movs	r3, #32
 800679e:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
    return HAL_OK;
 80067a2:	2000      	movs	r0, #0
}
 80067a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    UART_MASK_COMPUTATION(huart);
 80067a8:	f1b7 5f80 	cmp.w	r7, #268435456	@ 0x10000000
    uhMask = huart->Mask;
 80067ac:	4637      	mov	r7, r6
    UART_MASK_COMPUTATION(huart);
 80067ae:	f47f af68 	bne.w	8006682 <HAL_UART_Receive+0x52>
 80067b2:	6923      	ldr	r3, [r4, #16]
    uhMask = huart->Mask;
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	bf14      	ite	ne
 80067b8:	263f      	movne	r6, #63	@ 0x3f
 80067ba:	267f      	moveq	r6, #127	@ 0x7f
 80067bc:	e761      	b.n	8006682 <HAL_UART_Receive+0x52>
      pdata16bits = NULL;
 80067be:	4637      	mov	r7, r6
    uhMask = huart->Mask;
 80067c0:	26ff      	movs	r6, #255	@ 0xff
 80067c2:	e75e      	b.n	8006682 <HAL_UART_Receive+0x52>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80067c4:	8c93      	ldrh	r3, [r2, #36]	@ 0x24
 80067c6:	4033      	ands	r3, r6
 80067c8:	f827 3b02 	strh.w	r3, [r7], #2
      huart->RxXferCount--;
 80067cc:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 80067d0:	3b01      	subs	r3, #1
 80067d2:	b29b      	uxth	r3, r3
 80067d4:	f8a4 305a 	strh.w	r3, [r4, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80067d8:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 80067dc:	b29b      	uxth	r3, r3
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d18e      	bne.n	8006700 <HAL_UART_Receive+0xd0>
 80067e2:	e7db      	b.n	800679c <HAL_UART_Receive+0x16c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067e4:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067e8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ec:	e842 3100 	strex	r1, r3, [r2]
 80067f0:	2900      	cmp	r1, #0
 80067f2:	d1f7      	bne.n	80067e4 <HAL_UART_Receive+0x1b4>
 80067f4:	e7b4      	b.n	8006760 <HAL_UART_Receive+0x130>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80067f6:	2308      	movs	r3, #8
 80067f8:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067fa:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006802:	e842 3100 	strex	r1, r3, [r2]
 8006806:	2900      	cmp	r1, #0
 8006808:	d1f7      	bne.n	80067fa <HAL_UART_Receive+0x1ca>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800680a:	f102 0308 	add.w	r3, r2, #8
 800680e:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006812:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006816:	f102 0008 	add.w	r0, r2, #8
 800681a:	e840 3100 	strex	r1, r3, [r0]
 800681e:	2900      	cmp	r1, #0
 8006820:	d1f3      	bne.n	800680a <HAL_UART_Receive+0x1da>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006822:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8006824:	2b01      	cmp	r3, #1
 8006826:	d00b      	beq.n	8006840 <HAL_UART_Receive+0x210>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006828:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 800682a:	2120      	movs	r1, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800682c:	2208      	movs	r2, #8
  huart->RxState = HAL_UART_STATE_READY;
 800682e:	f8c4 1080 	str.w	r1, [r4, #128]	@ 0x80
  huart->RxISR = NULL;
 8006832:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006834:	6623      	str	r3, [r4, #96]	@ 0x60
          __HAL_UNLOCK(huart);
 8006836:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800683a:	f8c4 2084 	str.w	r2, [r4, #132]	@ 0x84
          return HAL_ERROR;
 800683e:	e799      	b.n	8006774 <HAL_UART_Receive+0x144>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006840:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006844:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006848:	e842 3100 	strex	r1, r3, [r2]
 800684c:	2900      	cmp	r1, #0
 800684e:	d1f7      	bne.n	8006840 <HAL_UART_Receive+0x210>
 8006850:	e7ea      	b.n	8006828 <HAL_UART_Receive+0x1f8>
 8006852:	bf00      	nop

08006854 <arm_max_q15>:
 8006854:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006858:	4686      	mov	lr, r0
 800685a:	f101 38ff 	add.w	r8, r1, #4294967295
 800685e:	ea5f 0998 	movs.w	r9, r8, lsr #2
 8006862:	f93e 4b02 	ldrsh.w	r4, [lr], #2
 8006866:	d048      	beq.n	80068fa <arm_max_q15+0xa6>
 8006868:	f109 0c01 	add.w	ip, r9, #1
 800686c:	300a      	adds	r0, #10
 800686e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8006872:	2504      	movs	r5, #4
 8006874:	2700      	movs	r7, #0
 8006876:	f930 6c08 	ldrsh.w	r6, [r0, #-8]
 800687a:	42b4      	cmp	r4, r6
 800687c:	bfb8      	it	lt
 800687e:	4634      	movlt	r4, r6
 8006880:	f930 6c06 	ldrsh.w	r6, [r0, #-6]
 8006884:	bfb8      	it	lt
 8006886:	1eef      	sublt	r7, r5, #3
 8006888:	42b4      	cmp	r4, r6
 800688a:	bfb8      	it	lt
 800688c:	4634      	movlt	r4, r6
 800688e:	f930 6c04 	ldrsh.w	r6, [r0, #-4]
 8006892:	bfb8      	it	lt
 8006894:	1eaf      	sublt	r7, r5, #2
 8006896:	42b4      	cmp	r4, r6
 8006898:	bfb8      	it	lt
 800689a:	4634      	movlt	r4, r6
 800689c:	f930 6c02 	ldrsh.w	r6, [r0, #-2]
 80068a0:	bfb8      	it	lt
 80068a2:	f105 37ff 	addlt.w	r7, r5, #4294967295
 80068a6:	42b4      	cmp	r4, r6
 80068a8:	bfb8      	it	lt
 80068aa:	462f      	movlt	r7, r5
 80068ac:	f105 0504 	add.w	r5, r5, #4
 80068b0:	bfb8      	it	lt
 80068b2:	4634      	movlt	r4, r6
 80068b4:	4565      	cmp	r5, ip
 80068b6:	f100 0008 	add.w	r0, r0, #8
 80068ba:	d1dc      	bne.n	8006876 <arm_max_q15+0x22>
 80068bc:	eb0e 0ec9 	add.w	lr, lr, r9, lsl #3
 80068c0:	f018 0003 	ands.w	r0, r8, #3
 80068c4:	d015      	beq.n	80068f2 <arm_max_q15+0x9e>
 80068c6:	f9be 5000 	ldrsh.w	r5, [lr]
 80068ca:	42a5      	cmp	r5, r4
 80068cc:	bfc4      	itt	gt
 80068ce:	462c      	movgt	r4, r5
 80068d0:	1a0f      	subgt	r7, r1, r0
 80068d2:	3801      	subs	r0, #1
 80068d4:	d00d      	beq.n	80068f2 <arm_max_q15+0x9e>
 80068d6:	f9be 5002 	ldrsh.w	r5, [lr, #2]
 80068da:	42ac      	cmp	r4, r5
 80068dc:	bfbc      	itt	lt
 80068de:	1a0f      	sublt	r7, r1, r0
 80068e0:	462c      	movlt	r4, r5
 80068e2:	2801      	cmp	r0, #1
 80068e4:	d005      	beq.n	80068f2 <arm_max_q15+0x9e>
 80068e6:	f9be 1004 	ldrsh.w	r1, [lr, #4]
 80068ea:	428c      	cmp	r4, r1
 80068ec:	bfbc      	itt	lt
 80068ee:	4647      	movlt	r7, r8
 80068f0:	460c      	movlt	r4, r1
 80068f2:	8014      	strh	r4, [r2, #0]
 80068f4:	601f      	str	r7, [r3, #0]
 80068f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80068fa:	464f      	mov	r7, r9
 80068fc:	e7e0      	b.n	80068c0 <arm_max_q15+0x6c>
 80068fe:	bf00      	nop

08006900 <arm_split_rfft_q15>:
 8006900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006904:	b083      	sub	sp, #12
 8006906:	f101 4580 	add.w	r5, r1, #1073741824	@ 0x40000000
 800690a:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800690c:	9f0d      	ldr	r7, [sp, #52]	@ 0x34
 800690e:	3d01      	subs	r5, #1
 8006910:	eb04 06c1 	add.w	r6, r4, r1, lsl #3
 8006914:	00ac      	lsls	r4, r5, #2
 8006916:	9401      	str	r4, [sp, #4]
 8006918:	1e4c      	subs	r4, r1, #1
 800691a:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 800691e:	eb02 0287 	add.w	r2, r2, r7, lsl #2
 8006922:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 8006926:	d02d      	beq.n	8006984 <arm_split_rfft_q15+0x84>
 8006928:	2f01      	cmp	r7, #1
 800692a:	f1a6 0c04 	sub.w	ip, r6, #4
 800692e:	f100 0604 	add.w	r6, r0, #4
 8006932:	d13e      	bne.n	80069b2 <arm_split_rfft_q15+0xb2>
 8006934:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 8006936:	f1ac 0104 	sub.w	r1, ip, #4
 800693a:	f107 0808 	add.w	r8, r7, #8
 800693e:	f856 7b04 	ldr.w	r7, [r6], #4
 8006942:	f852 9b04 	ldr.w	r9, [r2], #4
 8006946:	fb47 fc09 	smusd	ip, r7, r9
 800694a:	f855 e904 	ldr.w	lr, [r5], #-4
 800694e:	f853 ab04 	ldr.w	sl, [r3], #4
 8006952:	fb2e cc0a 	smlad	ip, lr, sl, ip
 8006956:	fb4e fe1a 	smusdx	lr, lr, sl
 800695a:	fb27 e719 	smladx	r7, r7, r9, lr
 800695e:	143f      	asrs	r7, r7, #16
 8006960:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 8006964:	f1c7 0e00 	rsb	lr, r7, #0
 8006968:	3c01      	subs	r4, #1
 800696a:	f828 7c02 	strh.w	r7, [r8, #-2]
 800696e:	f828 cc04 	strh.w	ip, [r8, #-4]
 8006972:	f1a1 0104 	sub.w	r1, r1, #4
 8006976:	f8a1 e00a 	strh.w	lr, [r1, #10]
 800697a:	f8a1 c008 	strh.w	ip, [r1, #8]
 800697e:	f108 0804 	add.w	r8, r8, #4
 8006982:	d1dc      	bne.n	800693e <arm_split_rfft_q15+0x3e>
 8006984:	f9b0 1002 	ldrsh.w	r1, [r0, #2]
 8006988:	f9b0 3000 	ldrsh.w	r3, [r0]
 800698c:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800698e:	9a01      	ldr	r2, [sp, #4]
 8006990:	1a5b      	subs	r3, r3, r1
 8006992:	4422      	add	r2, r4
 8006994:	2100      	movs	r1, #0
 8006996:	105b      	asrs	r3, r3, #1
 8006998:	8093      	strh	r3, [r2, #4]
 800699a:	80d1      	strh	r1, [r2, #6]
 800699c:	f9b0 3000 	ldrsh.w	r3, [r0]
 80069a0:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 80069a4:	8061      	strh	r1, [r4, #2]
 80069a6:	4413      	add	r3, r2
 80069a8:	105b      	asrs	r3, r3, #1
 80069aa:	8023      	strh	r3, [r4, #0]
 80069ac:	b003      	add	sp, #12
 80069ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069b2:	ea4f 0b87 	mov.w	fp, r7, lsl #2
 80069b6:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
 80069b8:	f1ac 0104 	sub.w	r1, ip, #4
 80069bc:	f107 0808 	add.w	r8, r7, #8
 80069c0:	f856 7b04 	ldr.w	r7, [r6], #4
 80069c4:	f8d2 9000 	ldr.w	r9, [r2]
 80069c8:	fb47 fc09 	smusd	ip, r7, r9
 80069cc:	f855 e904 	ldr.w	lr, [r5], #-4
 80069d0:	f8d3 a000 	ldr.w	sl, [r3]
 80069d4:	fb2e cc0a 	smlad	ip, lr, sl, ip
 80069d8:	fb4e fe1a 	smusdx	lr, lr, sl
 80069dc:	fb27 e719 	smladx	r7, r7, r9, lr
 80069e0:	143f      	asrs	r7, r7, #16
 80069e2:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 80069e6:	f1c7 0e00 	rsb	lr, r7, #0
 80069ea:	3c01      	subs	r4, #1
 80069ec:	f828 7c02 	strh.w	r7, [r8, #-2]
 80069f0:	f828 cc04 	strh.w	ip, [r8, #-4]
 80069f4:	445b      	add	r3, fp
 80069f6:	f8a1 e006 	strh.w	lr, [r1, #6]
 80069fa:	f8a1 c004 	strh.w	ip, [r1, #4]
 80069fe:	445a      	add	r2, fp
 8006a00:	f108 0804 	add.w	r8, r8, #4
 8006a04:	f1a1 0104 	sub.w	r1, r1, #4
 8006a08:	d1da      	bne.n	80069c0 <arm_split_rfft_q15+0xc0>
 8006a0a:	e7bb      	b.n	8006984 <arm_split_rfft_q15+0x84>

08006a0c <arm_rfft_q15>:
 8006a0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a10:	f890 e004 	ldrb.w	lr, [r0, #4]
 8006a14:	6806      	ldr	r6, [r0, #0]
 8006a16:	f1be 0f01 	cmp.w	lr, #1
 8006a1a:	4604      	mov	r4, r0
 8006a1c:	b083      	sub	sp, #12
 8006a1e:	6940      	ldr	r0, [r0, #20]
 8006a20:	4615      	mov	r5, r2
 8006a22:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8006a26:	460f      	mov	r7, r1
 8006a28:	d00f      	beq.n	8006a4a <arm_rfft_q15+0x3e>
 8006a2a:	7963      	ldrb	r3, [r4, #5]
 8006a2c:	4672      	mov	r2, lr
 8006a2e:	f000 fbaf 	bl	8007190 <arm_cfft_q15>
 8006a32:	68a3      	ldr	r3, [r4, #8]
 8006a34:	9301      	str	r3, [sp, #4]
 8006a36:	9500      	str	r5, [sp, #0]
 8006a38:	e9d4 2303 	ldrd	r2, r3, [r4, #12]
 8006a3c:	4631      	mov	r1, r6
 8006a3e:	4638      	mov	r0, r7
 8006a40:	f7ff ff5e 	bl	8006900 <arm_split_rfft_q15>
 8006a44:	b003      	add	sp, #12
 8006a46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a4a:	e9d4 3103 	ldrd	r3, r1, [r4, #12]
 8006a4e:	68a2      	ldr	r2, [r4, #8]
 8006a50:	eb07 0c86 	add.w	ip, r7, r6, lsl #2
 8006a54:	b30e      	cbz	r6, 8006a9a <arm_rfft_q15+0x8e>
 8006a56:	2a01      	cmp	r2, #1
 8006a58:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 8006a5c:	d132      	bne.n	8006ac4 <arm_rfft_q15+0xb8>
 8006a5e:	46a9      	mov	r9, r5
 8006a60:	f85c 8904 	ldr.w	r8, [ip], #-4
 8006a64:	f851 2b04 	ldr.w	r2, [r1], #4
 8006a68:	fb48 fa02 	smusd	sl, r8, r2
 8006a6c:	f857 bb04 	ldr.w	fp, [r7], #4
 8006a70:	f853 eb04 	ldr.w	lr, [r3], #4
 8006a74:	fb2b aa0e 	smlad	sl, fp, lr, sl
 8006a78:	fb28 f812 	smuadx	r8, r8, r2
 8006a7c:	f1c8 0200 	rsb	r2, r8, #0
 8006a80:	fb4e 2e1b 	smlsdx	lr, lr, fp, r2
 8006a84:	ea4f 421e 	mov.w	r2, lr, lsr #16
 8006a88:	0412      	lsls	r2, r2, #16
 8006a8a:	ea42 421a 	orr.w	r2, r2, sl, lsr #16
 8006a8e:	3e01      	subs	r6, #1
 8006a90:	f849 2b04 	str.w	r2, [r9], #4
 8006a94:	d1e4      	bne.n	8006a60 <arm_rfft_q15+0x54>
 8006a96:	f894 e004 	ldrb.w	lr, [r4, #4]
 8006a9a:	7963      	ldrb	r3, [r4, #5]
 8006a9c:	4672      	mov	r2, lr
 8006a9e:	4629      	mov	r1, r5
 8006aa0:	f000 fb76 	bl	8007190 <arm_cfft_q15>
 8006aa4:	6823      	ldr	r3, [r4, #0]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d0cc      	beq.n	8006a44 <arm_rfft_q15+0x38>
 8006aaa:	3d02      	subs	r5, #2
 8006aac:	2100      	movs	r1, #0
 8006aae:	f935 3f02 	ldrsh.w	r3, [r5, #2]!
 8006ab2:	005b      	lsls	r3, r3, #1
 8006ab4:	802b      	strh	r3, [r5, #0]
 8006ab6:	6823      	ldr	r3, [r4, #0]
 8006ab8:	3101      	adds	r1, #1
 8006aba:	428b      	cmp	r3, r1
 8006abc:	d8f7      	bhi.n	8006aae <arm_rfft_q15+0xa2>
 8006abe:	b003      	add	sp, #12
 8006ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ac4:	ee07 0a90 	vmov	s15, r0
 8006ac8:	46a8      	mov	r8, r5
 8006aca:	f85c e904 	ldr.w	lr, [ip], #-4
 8006ace:	6808      	ldr	r0, [r1, #0]
 8006ad0:	fb4e f900 	smusd	r9, lr, r0
 8006ad4:	f857 ab04 	ldr.w	sl, [r7], #4
 8006ad8:	681a      	ldr	r2, [r3, #0]
 8006ada:	fb2a 9902 	smlad	r9, sl, r2, r9
 8006ade:	fb2e fe10 	smuadx	lr, lr, r0
 8006ae2:	f1ce 0e00 	rsb	lr, lr, #0
 8006ae6:	fb42 e21a 	smlsdx	r2, r2, sl, lr
 8006aea:	0c12      	lsrs	r2, r2, #16
 8006aec:	0412      	lsls	r2, r2, #16
 8006aee:	ea42 4219 	orr.w	r2, r2, r9, lsr #16
 8006af2:	3e01      	subs	r6, #1
 8006af4:	f848 2b04 	str.w	r2, [r8], #4
 8006af8:	4459      	add	r1, fp
 8006afa:	445b      	add	r3, fp
 8006afc:	d1e5      	bne.n	8006aca <arm_rfft_q15+0xbe>
 8006afe:	ee17 0a90 	vmov	r0, s15
 8006b02:	e7c8      	b.n	8006a96 <arm_rfft_q15+0x8a>

08006b04 <arm_rfft_init_q15>:
 8006b04:	b430      	push	{r4, r5}
 8006b06:	b289      	uxth	r1, r1
 8006b08:	4d31      	ldr	r5, [pc, #196]	@ (8006bd0 <arm_rfft_init_q15+0xcc>)
 8006b0a:	4c32      	ldr	r4, [pc, #200]	@ (8006bd4 <arm_rfft_init_q15+0xd0>)
 8006b0c:	6001      	str	r1, [r0, #0]
 8006b0e:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8006b12:	e9c0 5403 	strd	r5, r4, [r0, #12]
 8006b16:	7102      	strb	r2, [r0, #4]
 8006b18:	7143      	strb	r3, [r0, #5]
 8006b1a:	d053      	beq.n	8006bc4 <arm_rfft_init_q15+0xc0>
 8006b1c:	d91a      	bls.n	8006b54 <arm_rfft_init_q15+0x50>
 8006b1e:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8006b22:	d033      	beq.n	8006b8c <arm_rfft_init_q15+0x88>
 8006b24:	d909      	bls.n	8006b3a <arm_rfft_init_q15+0x36>
 8006b26:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8006b2a:	d12b      	bne.n	8006b84 <arm_rfft_init_q15+0x80>
 8006b2c:	4b2a      	ldr	r3, [pc, #168]	@ (8006bd8 <arm_rfft_init_q15+0xd4>)
 8006b2e:	6143      	str	r3, [r0, #20]
 8006b30:	2201      	movs	r2, #1
 8006b32:	6082      	str	r2, [r0, #8]
 8006b34:	2000      	movs	r0, #0
 8006b36:	bc30      	pop	{r4, r5}
 8006b38:	4770      	bx	lr
 8006b3a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006b3e:	d02c      	beq.n	8006b9a <arm_rfft_init_q15+0x96>
 8006b40:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8006b44:	d11e      	bne.n	8006b84 <arm_rfft_init_q15+0x80>
 8006b46:	4b25      	ldr	r3, [pc, #148]	@ (8006bdc <arm_rfft_init_q15+0xd8>)
 8006b48:	6143      	str	r3, [r0, #20]
 8006b4a:	2204      	movs	r2, #4
 8006b4c:	6082      	str	r2, [r0, #8]
 8006b4e:	bc30      	pop	{r4, r5}
 8006b50:	2000      	movs	r0, #0
 8006b52:	4770      	bx	lr
 8006b54:	2980      	cmp	r1, #128	@ 0x80
 8006b56:	d027      	beq.n	8006ba8 <arm_rfft_init_q15+0xa4>
 8006b58:	d909      	bls.n	8006b6e <arm_rfft_init_q15+0x6a>
 8006b5a:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8006b5e:	d111      	bne.n	8006b84 <arm_rfft_init_q15+0x80>
 8006b60:	4b1f      	ldr	r3, [pc, #124]	@ (8006be0 <arm_rfft_init_q15+0xdc>)
 8006b62:	6143      	str	r3, [r0, #20]
 8006b64:	2220      	movs	r2, #32
 8006b66:	6082      	str	r2, [r0, #8]
 8006b68:	bc30      	pop	{r4, r5}
 8006b6a:	2000      	movs	r0, #0
 8006b6c:	4770      	bx	lr
 8006b6e:	2920      	cmp	r1, #32
 8006b70:	d021      	beq.n	8006bb6 <arm_rfft_init_q15+0xb2>
 8006b72:	2940      	cmp	r1, #64	@ 0x40
 8006b74:	d106      	bne.n	8006b84 <arm_rfft_init_q15+0x80>
 8006b76:	4b1b      	ldr	r3, [pc, #108]	@ (8006be4 <arm_rfft_init_q15+0xe0>)
 8006b78:	6143      	str	r3, [r0, #20]
 8006b7a:	2280      	movs	r2, #128	@ 0x80
 8006b7c:	6082      	str	r2, [r0, #8]
 8006b7e:	bc30      	pop	{r4, r5}
 8006b80:	2000      	movs	r0, #0
 8006b82:	4770      	bx	lr
 8006b84:	f04f 30ff 	mov.w	r0, #4294967295
 8006b88:	bc30      	pop	{r4, r5}
 8006b8a:	4770      	bx	lr
 8006b8c:	4b16      	ldr	r3, [pc, #88]	@ (8006be8 <arm_rfft_init_q15+0xe4>)
 8006b8e:	6143      	str	r3, [r0, #20]
 8006b90:	2202      	movs	r2, #2
 8006b92:	6082      	str	r2, [r0, #8]
 8006b94:	bc30      	pop	{r4, r5}
 8006b96:	2000      	movs	r0, #0
 8006b98:	4770      	bx	lr
 8006b9a:	4b14      	ldr	r3, [pc, #80]	@ (8006bec <arm_rfft_init_q15+0xe8>)
 8006b9c:	6143      	str	r3, [r0, #20]
 8006b9e:	2208      	movs	r2, #8
 8006ba0:	6082      	str	r2, [r0, #8]
 8006ba2:	bc30      	pop	{r4, r5}
 8006ba4:	2000      	movs	r0, #0
 8006ba6:	4770      	bx	lr
 8006ba8:	4b11      	ldr	r3, [pc, #68]	@ (8006bf0 <arm_rfft_init_q15+0xec>)
 8006baa:	6143      	str	r3, [r0, #20]
 8006bac:	2240      	movs	r2, #64	@ 0x40
 8006bae:	6082      	str	r2, [r0, #8]
 8006bb0:	bc30      	pop	{r4, r5}
 8006bb2:	2000      	movs	r0, #0
 8006bb4:	4770      	bx	lr
 8006bb6:	4b0f      	ldr	r3, [pc, #60]	@ (8006bf4 <arm_rfft_init_q15+0xf0>)
 8006bb8:	6143      	str	r3, [r0, #20]
 8006bba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006bbe:	6082      	str	r2, [r0, #8]
 8006bc0:	2000      	movs	r0, #0
 8006bc2:	e7b8      	b.n	8006b36 <arm_rfft_init_q15+0x32>
 8006bc4:	4b0c      	ldr	r3, [pc, #48]	@ (8006bf8 <arm_rfft_init_q15+0xf4>)
 8006bc6:	6143      	str	r3, [r0, #20]
 8006bc8:	2210      	movs	r2, #16
 8006bca:	6082      	str	r2, [r0, #8]
 8006bcc:	2000      	movs	r0, #0
 8006bce:	e7b2      	b.n	8006b36 <arm_rfft_init_q15+0x32>
 8006bd0:	0800e314 	.word	0x0800e314
 8006bd4:	08012314 	.word	0x08012314
 8006bd8:	0800a4ec 	.word	0x0800a4ec
 8006bdc:	0800a48c 	.word	0x0800a48c
 8006be0:	0800a49c 	.word	0x0800a49c
 8006be4:	0800a4dc 	.word	0x0800a4dc
 8006be8:	0800a4bc 	.word	0x0800a4bc
 8006bec:	0800a4fc 	.word	0x0800a4fc
 8006bf0:	0800a50c 	.word	0x0800a50c
 8006bf4:	0800a4ac 	.word	0x0800a4ac
 8006bf8:	0800a4cc 	.word	0x0800a4cc

08006bfc <arm_cmplx_mag_q15>:
 8006bfc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c00:	ea5f 0992 	movs.w	r9, r2, lsr #2
 8006c04:	4617      	mov	r7, r2
 8006c06:	4680      	mov	r8, r0
 8006c08:	460e      	mov	r6, r1
 8006c0a:	d029      	beq.n	8006c60 <arm_cmplx_mag_q15+0x64>
 8006c0c:	4605      	mov	r5, r0
 8006c0e:	46ca      	mov	sl, r9
 8006c10:	460c      	mov	r4, r1
 8006c12:	6828      	ldr	r0, [r5, #0]
 8006c14:	fb20 f000 	smuad	r0, r0, r0
 8006c18:	4621      	mov	r1, r4
 8006c1a:	1440      	asrs	r0, r0, #17
 8006c1c:	f000 f832 	bl	8006c84 <arm_sqrt_q15>
 8006c20:	6868      	ldr	r0, [r5, #4]
 8006c22:	fb20 f000 	smuad	r0, r0, r0
 8006c26:	1ca1      	adds	r1, r4, #2
 8006c28:	1440      	asrs	r0, r0, #17
 8006c2a:	f000 f82b 	bl	8006c84 <arm_sqrt_q15>
 8006c2e:	68a8      	ldr	r0, [r5, #8]
 8006c30:	fb20 f000 	smuad	r0, r0, r0
 8006c34:	1d21      	adds	r1, r4, #4
 8006c36:	1440      	asrs	r0, r0, #17
 8006c38:	f000 f824 	bl	8006c84 <arm_sqrt_q15>
 8006c3c:	3510      	adds	r5, #16
 8006c3e:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8006c42:	fb23 f303 	smuad	r3, r3, r3
 8006c46:	1da1      	adds	r1, r4, #6
 8006c48:	1458      	asrs	r0, r3, #17
 8006c4a:	f000 f81b 	bl	8006c84 <arm_sqrt_q15>
 8006c4e:	f1ba 0a01 	subs.w	sl, sl, #1
 8006c52:	f104 0408 	add.w	r4, r4, #8
 8006c56:	d1dc      	bne.n	8006c12 <arm_cmplx_mag_q15+0x16>
 8006c58:	eb06 06c9 	add.w	r6, r6, r9, lsl #3
 8006c5c:	eb08 1809 	add.w	r8, r8, r9, lsl #4
 8006c60:	f017 0703 	ands.w	r7, r7, #3
 8006c64:	d00c      	beq.n	8006c80 <arm_cmplx_mag_q15+0x84>
 8006c66:	eb06 0747 	add.w	r7, r6, r7, lsl #1
 8006c6a:	f858 0b04 	ldr.w	r0, [r8], #4
 8006c6e:	fb20 f000 	smuad	r0, r0, r0
 8006c72:	4631      	mov	r1, r6
 8006c74:	1440      	asrs	r0, r0, #17
 8006c76:	3602      	adds	r6, #2
 8006c78:	f000 f804 	bl	8006c84 <arm_sqrt_q15>
 8006c7c:	42be      	cmp	r6, r7
 8006c7e:	d1f4      	bne.n	8006c6a <arm_cmplx_mag_q15+0x6e>
 8006c80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006c84 <arm_sqrt_q15>:
 8006c84:	2800      	cmp	r0, #0
 8006c86:	dd5c      	ble.n	8006d42 <arm_sqrt_q15+0xbe>
 8006c88:	fab0 f280 	clz	r2, r0
 8006c8c:	3a11      	subs	r2, #17
 8006c8e:	b470      	push	{r4, r5, r6}
 8006c90:	b294      	uxth	r4, r2
 8006c92:	f012 0201 	ands.w	r2, r2, #1
 8006c96:	bf1a      	itte	ne
 8006c98:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006c9c:	4098      	lslne	r0, r3
 8006c9e:	40a0      	lsleq	r0, r4
 8006ca0:	b200      	sxth	r0, r0
 8006ca2:	ee07 0a90 	vmov	s15, r0
 8006ca6:	eefa 7ae8 	vcvt.f32.s32	s15, s15, #15
 8006caa:	4b28      	ldr	r3, [pc, #160]	@ (8006d4c <arm_sqrt_q15+0xc8>)
 8006cac:	ee17 5a90 	vmov	r5, s15
 8006cb0:	eba3 0365 	sub.w	r3, r3, r5, asr #1
 8006cb4:	ee07 3a90 	vmov	s15, r3
 8006cb8:	eefe 7ac9 	vcvt.s32.f32	s15, s15, #14
 8006cbc:	1046      	asrs	r6, r0, #1
 8006cbe:	ee17 3a90 	vmov	r3, s15
 8006cc2:	b21b      	sxth	r3, r3
 8006cc4:	fb03 f503 	mul.w	r5, r3, r3
 8006cc8:	13ed      	asrs	r5, r5, #15
 8006cca:	fb15 f506 	smulbb	r5, r5, r6
 8006cce:	13ed      	asrs	r5, r5, #15
 8006cd0:	f5c5 5540 	rsb	r5, r5, #12288	@ 0x3000
 8006cd4:	fb03 f305 	mul.w	r3, r3, r5
 8006cd8:	f343 334f 	sbfx	r3, r3, #13, #16
 8006cdc:	f023 0303 	bic.w	r3, r3, #3
 8006ce0:	fb03 f503 	mul.w	r5, r3, r3
 8006ce4:	13ed      	asrs	r5, r5, #15
 8006ce6:	fb15 f506 	smulbb	r5, r5, r6
 8006cea:	13ed      	asrs	r5, r5, #15
 8006cec:	f5c5 5540 	rsb	r5, r5, #12288	@ 0x3000
 8006cf0:	fb03 f305 	mul.w	r3, r3, r5
 8006cf4:	f343 334f 	sbfx	r3, r3, #13, #16
 8006cf8:	f023 0303 	bic.w	r3, r3, #3
 8006cfc:	fb03 f503 	mul.w	r5, r3, r3
 8006d00:	13ed      	asrs	r5, r5, #15
 8006d02:	fb15 f506 	smulbb	r5, r5, r6
 8006d06:	13ed      	asrs	r5, r5, #15
 8006d08:	f5c5 5540 	rsb	r5, r5, #12288	@ 0x3000
 8006d0c:	fb03 f305 	mul.w	r3, r3, r5
 8006d10:	13db      	asrs	r3, r3, #15
 8006d12:	009b      	lsls	r3, r3, #2
 8006d14:	fb13 f300 	smulbb	r3, r3, r0
 8006d18:	f343 338f 	sbfx	r3, r3, #14, #16
 8006d1c:	f023 0301 	bic.w	r3, r3, #1
 8006d20:	b13a      	cbz	r2, 8006d32 <arm_sqrt_q15+0xae>
 8006d22:	3c01      	subs	r4, #1
 8006d24:	1064      	asrs	r4, r4, #1
 8006d26:	4123      	asrs	r3, r4
 8006d28:	b21b      	sxth	r3, r3
 8006d2a:	2000      	movs	r0, #0
 8006d2c:	bc70      	pop	{r4, r5, r6}
 8006d2e:	800b      	strh	r3, [r1, #0]
 8006d30:	4770      	bx	lr
 8006d32:	f344 044e 	sbfx	r4, r4, #1, #15
 8006d36:	4123      	asrs	r3, r4
 8006d38:	b21b      	sxth	r3, r3
 8006d3a:	2000      	movs	r0, #0
 8006d3c:	bc70      	pop	{r4, r5, r6}
 8006d3e:	800b      	strh	r3, [r1, #0]
 8006d40:	4770      	bx	lr
 8006d42:	2300      	movs	r3, #0
 8006d44:	800b      	strh	r3, [r1, #0]
 8006d46:	f04f 30ff 	mov.w	r0, #4294967295
 8006d4a:	4770      	bx	lr
 8006d4c:	5f3759df 	.word	0x5f3759df

08006d50 <arm_shift_q15>:
 8006d50:	2900      	cmp	r1, #0
 8006d52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d56:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8006d5a:	db4a      	blt.n	8006df2 <arm_shift_q15+0xa2>
 8006d5c:	f1bc 0f00 	cmp.w	ip, #0
 8006d60:	d02b      	beq.n	8006dba <arm_shift_q15+0x6a>
 8006d62:	f100 0508 	add.w	r5, r0, #8
 8006d66:	4616      	mov	r6, r2
 8006d68:	4667      	mov	r7, ip
 8006d6a:	f935 4c08 	ldrsh.w	r4, [r5, #-8]
 8006d6e:	408c      	lsls	r4, r1
 8006d70:	f304 040f 	ssat	r4, #16, r4
 8006d74:	f935 ec06 	ldrsh.w	lr, [r5, #-6]
 8006d78:	fa0e fe01 	lsl.w	lr, lr, r1
 8006d7c:	f30e 0e0f 	ssat	lr, #16, lr
 8006d80:	b2a4      	uxth	r4, r4
 8006d82:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8006d86:	6034      	str	r4, [r6, #0]
 8006d88:	f935 4c04 	ldrsh.w	r4, [r5, #-4]
 8006d8c:	408c      	lsls	r4, r1
 8006d8e:	f304 040f 	ssat	r4, #16, r4
 8006d92:	f935 ec02 	ldrsh.w	lr, [r5, #-2]
 8006d96:	fa0e fe01 	lsl.w	lr, lr, r1
 8006d9a:	f30e 0e0f 	ssat	lr, #16, lr
 8006d9e:	b2a4      	uxth	r4, r4
 8006da0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8006da4:	3f01      	subs	r7, #1
 8006da6:	6074      	str	r4, [r6, #4]
 8006da8:	f105 0508 	add.w	r5, r5, #8
 8006dac:	f106 0608 	add.w	r6, r6, #8
 8006db0:	d1db      	bne.n	8006d6a <arm_shift_q15+0x1a>
 8006db2:	eb00 00cc 	add.w	r0, r0, ip, lsl #3
 8006db6:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 8006dba:	f013 0303 	ands.w	r3, r3, #3
 8006dbe:	d016      	beq.n	8006dee <arm_shift_q15+0x9e>
 8006dc0:	f9b0 4000 	ldrsh.w	r4, [r0]
 8006dc4:	408c      	lsls	r4, r1
 8006dc6:	f304 040f 	ssat	r4, #16, r4
 8006dca:	3b01      	subs	r3, #1
 8006dcc:	8014      	strh	r4, [r2, #0]
 8006dce:	d00e      	beq.n	8006dee <arm_shift_q15+0x9e>
 8006dd0:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 8006dd4:	408c      	lsls	r4, r1
 8006dd6:	f304 040f 	ssat	r4, #16, r4
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	8054      	strh	r4, [r2, #2]
 8006dde:	d006      	beq.n	8006dee <arm_shift_q15+0x9e>
 8006de0:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 8006de4:	fa03 f101 	lsl.w	r1, r3, r1
 8006de8:	f301 010f 	ssat	r1, #16, r1
 8006dec:	8091      	strh	r1, [r2, #4]
 8006dee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006df2:	f1bc 0f00 	cmp.w	ip, #0
 8006df6:	d025      	beq.n	8006e44 <arm_shift_q15+0xf4>
 8006df8:	424f      	negs	r7, r1
 8006dfa:	f100 0508 	add.w	r5, r0, #8
 8006dfe:	4616      	mov	r6, r2
 8006e00:	46e6      	mov	lr, ip
 8006e02:	f935 4c08 	ldrsh.w	r4, [r5, #-8]
 8006e06:	f935 8c06 	ldrsh.w	r8, [r5, #-6]
 8006e0a:	413c      	asrs	r4, r7
 8006e0c:	fa48 f807 	asr.w	r8, r8, r7
 8006e10:	b2a4      	uxth	r4, r4
 8006e12:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8006e16:	6034      	str	r4, [r6, #0]
 8006e18:	f935 4c04 	ldrsh.w	r4, [r5, #-4]
 8006e1c:	f935 8c02 	ldrsh.w	r8, [r5, #-2]
 8006e20:	413c      	asrs	r4, r7
 8006e22:	b2a4      	uxth	r4, r4
 8006e24:	fa48 f807 	asr.w	r8, r8, r7
 8006e28:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8006e2c:	f1be 0e01 	subs.w	lr, lr, #1
 8006e30:	6074      	str	r4, [r6, #4]
 8006e32:	f105 0508 	add.w	r5, r5, #8
 8006e36:	f106 0608 	add.w	r6, r6, #8
 8006e3a:	d1e2      	bne.n	8006e02 <arm_shift_q15+0xb2>
 8006e3c:	eb00 00cc 	add.w	r0, r0, ip, lsl #3
 8006e40:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 8006e44:	f013 0303 	ands.w	r3, r3, #3
 8006e48:	d0d1      	beq.n	8006dee <arm_shift_q15+0x9e>
 8006e4a:	f9b0 4000 	ldrsh.w	r4, [r0]
 8006e4e:	4249      	negs	r1, r1
 8006e50:	410c      	asrs	r4, r1
 8006e52:	3b01      	subs	r3, #1
 8006e54:	8014      	strh	r4, [r2, #0]
 8006e56:	d0ca      	beq.n	8006dee <arm_shift_q15+0x9e>
 8006e58:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 8006e5c:	2b01      	cmp	r3, #1
 8006e5e:	fa44 f401 	asr.w	r4, r4, r1
 8006e62:	8054      	strh	r4, [r2, #2]
 8006e64:	d0c3      	beq.n	8006dee <arm_shift_q15+0x9e>
 8006e66:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 8006e6a:	fa43 f101 	asr.w	r1, r3, r1
 8006e6e:	8091      	strh	r1, [r2, #4]
 8006e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006e74 <arm_offset_q15>:
 8006e74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e76:	fa1f fc81 	uxth.w	ip, r1
 8006e7a:	ea5f 0e93 	movs.w	lr, r3, lsr #2
 8006e7e:	ea4c 4c01 	orr.w	ip, ip, r1, lsl #16
 8006e82:	d014      	beq.n	8006eae <arm_offset_q15+0x3a>
 8006e84:	4615      	mov	r5, r2
 8006e86:	4604      	mov	r4, r0
 8006e88:	4677      	mov	r7, lr
 8006e8a:	6826      	ldr	r6, [r4, #0]
 8006e8c:	fa96 f61c 	qadd16	r6, r6, ip
 8006e90:	3f01      	subs	r7, #1
 8006e92:	602e      	str	r6, [r5, #0]
 8006e94:	6866      	ldr	r6, [r4, #4]
 8006e96:	fa96 f61c 	qadd16	r6, r6, ip
 8006e9a:	f104 0408 	add.w	r4, r4, #8
 8006e9e:	606e      	str	r6, [r5, #4]
 8006ea0:	f105 0508 	add.w	r5, r5, #8
 8006ea4:	d1f1      	bne.n	8006e8a <arm_offset_q15+0x16>
 8006ea6:	eb00 00ce 	add.w	r0, r0, lr, lsl #3
 8006eaa:	eb02 02ce 	add.w	r2, r2, lr, lsl #3
 8006eae:	f013 0303 	ands.w	r3, r3, #3
 8006eb2:	d012      	beq.n	8006eda <arm_offset_q15+0x66>
 8006eb4:	3b01      	subs	r3, #1
 8006eb6:	f9b0 4000 	ldrsh.w	r4, [r0]
 8006eba:	fa94 f411 	qadd16	r4, r4, r1
 8006ebe:	8014      	strh	r4, [r2, #0]
 8006ec0:	d00b      	beq.n	8006eda <arm_offset_q15+0x66>
 8006ec2:	2b01      	cmp	r3, #1
 8006ec4:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 8006ec8:	fa94 f411 	qadd16	r4, r4, r1
 8006ecc:	8054      	strh	r4, [r2, #2]
 8006ece:	d004      	beq.n	8006eda <arm_offset_q15+0x66>
 8006ed0:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 8006ed4:	fa93 f111 	qadd16	r1, r3, r1
 8006ed8:	8091      	strh	r1, [r2, #4]
 8006eda:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006edc <arm_mult_q15>:
 8006edc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ee0:	ea5f 0893 	movs.w	r8, r3, lsr #2
 8006ee4:	d037      	beq.n	8006f56 <arm_mult_q15+0x7a>
 8006ee6:	4694      	mov	ip, r2
 8006ee8:	460f      	mov	r7, r1
 8006eea:	4606      	mov	r6, r0
 8006eec:	46c6      	mov	lr, r8
 8006eee:	f8d6 a000 	ldr.w	sl, [r6]
 8006ef2:	683d      	ldr	r5, [r7, #0]
 8006ef4:	6874      	ldr	r4, [r6, #4]
 8006ef6:	f8d7 b004 	ldr.w	fp, [r7, #4]
 8006efa:	fb15 f93a 	smultt	r9, r5, sl
 8006efe:	ea4f 39e9 	mov.w	r9, r9, asr #15
 8006f02:	3608      	adds	r6, #8
 8006f04:	3708      	adds	r7, #8
 8006f06:	f309 090f 	ssat	r9, #16, r9
 8006f0a:	fb1a fa05 	smulbb	sl, sl, r5
 8006f0e:	ea4f 3aea 	mov.w	sl, sl, asr #15
 8006f12:	f30a 0a0f 	ssat	sl, #16, sl
 8006f16:	fb1b f534 	smultt	r5, fp, r4
 8006f1a:	13ed      	asrs	r5, r5, #15
 8006f1c:	f305 050f 	ssat	r5, #16, r5
 8006f20:	fb14 f40b 	smulbb	r4, r4, fp
 8006f24:	13e4      	asrs	r4, r4, #15
 8006f26:	f304 040f 	ssat	r4, #16, r4
 8006f2a:	fa1f fa8a 	uxth.w	sl, sl
 8006f2e:	b2a4      	uxth	r4, r4
 8006f30:	ea4a 4909 	orr.w	r9, sl, r9, lsl #16
 8006f34:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8006f38:	f1be 0e01 	subs.w	lr, lr, #1
 8006f3c:	f8cc 9000 	str.w	r9, [ip]
 8006f40:	f8cc 4004 	str.w	r4, [ip, #4]
 8006f44:	f10c 0c08 	add.w	ip, ip, #8
 8006f48:	d1d1      	bne.n	8006eee <arm_mult_q15+0x12>
 8006f4a:	eb00 00c8 	add.w	r0, r0, r8, lsl #3
 8006f4e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8006f52:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8006f56:	f013 0303 	ands.w	r3, r3, #3
 8006f5a:	d01b      	beq.n	8006f94 <arm_mult_q15+0xb8>
 8006f5c:	880c      	ldrh	r4, [r1, #0]
 8006f5e:	8805      	ldrh	r5, [r0, #0]
 8006f60:	fb14 f405 	smulbb	r4, r4, r5
 8006f64:	13e4      	asrs	r4, r4, #15
 8006f66:	f304 040f 	ssat	r4, #16, r4
 8006f6a:	3b01      	subs	r3, #1
 8006f6c:	8014      	strh	r4, [r2, #0]
 8006f6e:	d011      	beq.n	8006f94 <arm_mult_q15+0xb8>
 8006f70:	884c      	ldrh	r4, [r1, #2]
 8006f72:	8845      	ldrh	r5, [r0, #2]
 8006f74:	fb14 f405 	smulbb	r4, r4, r5
 8006f78:	13e4      	asrs	r4, r4, #15
 8006f7a:	f304 040f 	ssat	r4, #16, r4
 8006f7e:	2b01      	cmp	r3, #1
 8006f80:	8054      	strh	r4, [r2, #2]
 8006f82:	d007      	beq.n	8006f94 <arm_mult_q15+0xb8>
 8006f84:	8883      	ldrh	r3, [r0, #4]
 8006f86:	8889      	ldrh	r1, [r1, #4]
 8006f88:	fb13 f301 	smulbb	r3, r3, r1
 8006f8c:	13db      	asrs	r3, r3, #15
 8006f8e:	f303 030f 	ssat	r3, #16, r3
 8006f92:	8093      	strh	r3, [r2, #4]
 8006f94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006f98 <arm_dot_prod_q15>:
 8006f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f9c:	ea5f 0992 	movs.w	r9, r2, lsr #2
 8006fa0:	d036      	beq.n	8007010 <arm_dot_prod_q15+0x78>
 8006fa2:	468e      	mov	lr, r1
 8006fa4:	4684      	mov	ip, r0
 8006fa6:	46c8      	mov	r8, r9
 8006fa8:	2600      	movs	r6, #0
 8006faa:	2700      	movs	r7, #0
 8006fac:	f8dc a000 	ldr.w	sl, [ip]
 8006fb0:	f8de b000 	ldr.w	fp, [lr]
 8006fb4:	4635      	mov	r5, r6
 8006fb6:	463c      	mov	r4, r7
 8006fb8:	fbca 54cb 	smlald	r5, r4, sl, fp
 8006fbc:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8006fc0:	f8de 7004 	ldr.w	r7, [lr, #4]
 8006fc4:	f10c 0c08 	add.w	ip, ip, #8
 8006fc8:	f10e 0e08 	add.w	lr, lr, #8
 8006fcc:	fbc6 54c7 	smlald	r5, r4, r6, r7
 8006fd0:	f1b8 0801 	subs.w	r8, r8, #1
 8006fd4:	462e      	mov	r6, r5
 8006fd6:	4627      	mov	r7, r4
 8006fd8:	d1e8      	bne.n	8006fac <arm_dot_prod_q15+0x14>
 8006fda:	eb01 01c9 	add.w	r1, r1, r9, lsl #3
 8006fde:	eb00 00c9 	add.w	r0, r0, r9, lsl #3
 8006fe2:	f012 0203 	ands.w	r2, r2, #3
 8006fe6:	d00f      	beq.n	8007008 <arm_dot_prod_q15+0x70>
 8006fe8:	880d      	ldrh	r5, [r1, #0]
 8006fea:	8804      	ldrh	r4, [r0, #0]
 8006fec:	3a01      	subs	r2, #1
 8006fee:	fbc5 6784 	smlalbb	r6, r7, r5, r4
 8006ff2:	d009      	beq.n	8007008 <arm_dot_prod_q15+0x70>
 8006ff4:	884d      	ldrh	r5, [r1, #2]
 8006ff6:	8844      	ldrh	r4, [r0, #2]
 8006ff8:	2a01      	cmp	r2, #1
 8006ffa:	fbc5 6784 	smlalbb	r6, r7, r5, r4
 8006ffe:	d003      	beq.n	8007008 <arm_dot_prod_q15+0x70>
 8007000:	8880      	ldrh	r0, [r0, #4]
 8007002:	888a      	ldrh	r2, [r1, #4]
 8007004:	fbc0 6782 	smlalbb	r6, r7, r0, r2
 8007008:	e9c3 6700 	strd	r6, r7, [r3]
 800700c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007010:	2600      	movs	r6, #0
 8007012:	2700      	movs	r7, #0
 8007014:	e7e5      	b.n	8006fe2 <arm_dot_prod_q15+0x4a>
 8007016:	bf00      	nop

08007018 <arm_cfft_radix4by2_q15>:
 8007018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800701c:	084d      	lsrs	r5, r1, #1
 800701e:	eb00 0741 	add.w	r7, r0, r1, lsl #1
 8007022:	4616      	mov	r6, r2
 8007024:	d047      	beq.n	80070b6 <arm_cfft_radix4by2_q15+0x9e>
 8007026:	4604      	mov	r4, r0
 8007028:	f8df 80a4 	ldr.w	r8, [pc, #164]	@ 80070d0 <arm_cfft_radix4by2_q15+0xb8>
 800702c:	4696      	mov	lr, r2
 800702e:	4638      	mov	r0, r7
 8007030:	4621      	mov	r1, r4
 8007032:	462a      	mov	r2, r5
 8007034:	f04f 0c00 	mov.w	ip, #0
 8007038:	680b      	ldr	r3, [r1, #0]
 800703a:	f8d0 a000 	ldr.w	sl, [r0]
 800703e:	fa93 f32c 	shadd16	r3, r3, ip
 8007042:	fa9a fa2c 	shadd16	sl, sl, ip
 8007046:	fa93 f92a 	shadd16	r9, r3, sl
 800704a:	fad3 fa1a 	qsub16	sl, r3, sl
 800704e:	f85e 3b04 	ldr.w	r3, [lr], #4
 8007052:	f841 9b04 	str.w	r9, [r1], #4
 8007056:	fb23 f90a 	smuad	r9, r3, sl
 800705a:	fb43 f31a 	smusdx	r3, r3, sl
 800705e:	ea03 0308 	and.w	r3, r3, r8
 8007062:	ea43 4319 	orr.w	r3, r3, r9, lsr #16
 8007066:	3a01      	subs	r2, #1
 8007068:	f840 3b04 	str.w	r3, [r0], #4
 800706c:	d1e4      	bne.n	8007038 <arm_cfft_radix4by2_q15+0x20>
 800706e:	4629      	mov	r1, r5
 8007070:	2302      	movs	r3, #2
 8007072:	4632      	mov	r2, r6
 8007074:	4620      	mov	r0, r4
 8007076:	f000 f8e9 	bl	800724c <arm_radix4_butterfly_q15>
 800707a:	4638      	mov	r0, r7
 800707c:	4629      	mov	r1, r5
 800707e:	4632      	mov	r2, r6
 8007080:	2302      	movs	r3, #2
 8007082:	f000 f8e3 	bl	800724c <arm_radix4_butterfly_q15>
 8007086:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 800708a:	4620      	mov	r0, r4
 800708c:	f9b0 6000 	ldrsh.w	r6, [r0]
 8007090:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 8007094:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
 8007098:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
 800709c:	0076      	lsls	r6, r6, #1
 800709e:	0064      	lsls	r4, r4, #1
 80070a0:	0052      	lsls	r2, r2, #1
 80070a2:	005b      	lsls	r3, r3, #1
 80070a4:	8006      	strh	r6, [r0, #0]
 80070a6:	8044      	strh	r4, [r0, #2]
 80070a8:	8082      	strh	r2, [r0, #4]
 80070aa:	80c3      	strh	r3, [r0, #6]
 80070ac:	3008      	adds	r0, #8
 80070ae:	4285      	cmp	r5, r0
 80070b0:	d1ec      	bne.n	800708c <arm_cfft_radix4by2_q15+0x74>
 80070b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070b6:	4629      	mov	r1, r5
 80070b8:	2302      	movs	r3, #2
 80070ba:	f000 f8c7 	bl	800724c <arm_radix4_butterfly_q15>
 80070be:	4632      	mov	r2, r6
 80070c0:	4629      	mov	r1, r5
 80070c2:	4638      	mov	r0, r7
 80070c4:	2302      	movs	r3, #2
 80070c6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070ca:	f000 b8bf 	b.w	800724c <arm_radix4_butterfly_q15>
 80070ce:	bf00      	nop
 80070d0:	ffff0000 	.word	0xffff0000

080070d4 <arm_cfft_radix4by2_inverse_q15>:
 80070d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070d8:	084d      	lsrs	r5, r1, #1
 80070da:	eb00 0741 	add.w	r7, r0, r1, lsl #1
 80070de:	4616      	mov	r6, r2
 80070e0:	d047      	beq.n	8007172 <arm_cfft_radix4by2_inverse_q15+0x9e>
 80070e2:	4604      	mov	r4, r0
 80070e4:	f8df 80a4 	ldr.w	r8, [pc, #164]	@ 800718c <arm_cfft_radix4by2_inverse_q15+0xb8>
 80070e8:	4696      	mov	lr, r2
 80070ea:	4638      	mov	r0, r7
 80070ec:	4621      	mov	r1, r4
 80070ee:	462a      	mov	r2, r5
 80070f0:	f04f 0c00 	mov.w	ip, #0
 80070f4:	680b      	ldr	r3, [r1, #0]
 80070f6:	f8d0 a000 	ldr.w	sl, [r0]
 80070fa:	fa93 f32c 	shadd16	r3, r3, ip
 80070fe:	fa9a fa2c 	shadd16	sl, sl, ip
 8007102:	fa93 f92a 	shadd16	r9, r3, sl
 8007106:	fad3 fa1a 	qsub16	sl, r3, sl
 800710a:	f85e 3b04 	ldr.w	r3, [lr], #4
 800710e:	f841 9b04 	str.w	r9, [r1], #4
 8007112:	fb43 f90a 	smusd	r9, r3, sl
 8007116:	fb23 f31a 	smuadx	r3, r3, sl
 800711a:	ea03 0308 	and.w	r3, r3, r8
 800711e:	ea43 4319 	orr.w	r3, r3, r9, lsr #16
 8007122:	3a01      	subs	r2, #1
 8007124:	f840 3b04 	str.w	r3, [r0], #4
 8007128:	d1e4      	bne.n	80070f4 <arm_cfft_radix4by2_inverse_q15+0x20>
 800712a:	4629      	mov	r1, r5
 800712c:	2302      	movs	r3, #2
 800712e:	4632      	mov	r2, r6
 8007130:	4620      	mov	r0, r4
 8007132:	f000 fa35 	bl	80075a0 <arm_radix4_butterfly_inverse_q15>
 8007136:	4638      	mov	r0, r7
 8007138:	4629      	mov	r1, r5
 800713a:	4632      	mov	r2, r6
 800713c:	2302      	movs	r3, #2
 800713e:	f000 fa2f 	bl	80075a0 <arm_radix4_butterfly_inverse_q15>
 8007142:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8007146:	4620      	mov	r0, r4
 8007148:	f9b0 6000 	ldrsh.w	r6, [r0]
 800714c:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 8007150:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
 8007154:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
 8007158:	0076      	lsls	r6, r6, #1
 800715a:	0064      	lsls	r4, r4, #1
 800715c:	0052      	lsls	r2, r2, #1
 800715e:	005b      	lsls	r3, r3, #1
 8007160:	8006      	strh	r6, [r0, #0]
 8007162:	8044      	strh	r4, [r0, #2]
 8007164:	8082      	strh	r2, [r0, #4]
 8007166:	80c3      	strh	r3, [r0, #6]
 8007168:	3008      	adds	r0, #8
 800716a:	4285      	cmp	r5, r0
 800716c:	d1ec      	bne.n	8007148 <arm_cfft_radix4by2_inverse_q15+0x74>
 800716e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007172:	4629      	mov	r1, r5
 8007174:	2302      	movs	r3, #2
 8007176:	f000 fa13 	bl	80075a0 <arm_radix4_butterfly_inverse_q15>
 800717a:	4632      	mov	r2, r6
 800717c:	4629      	mov	r1, r5
 800717e:	4638      	mov	r0, r7
 8007180:	2302      	movs	r3, #2
 8007182:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007186:	f000 ba0b 	b.w	80075a0 <arm_radix4_butterfly_inverse_q15>
 800718a:	bf00      	nop
 800718c:	ffff0000 	.word	0xffff0000

08007190 <arm_cfft_q15>:
 8007190:	b5e0      	push	{r5, r6, r7, lr}
 8007192:	2a01      	cmp	r2, #1
 8007194:	460f      	mov	r7, r1
 8007196:	4605      	mov	r5, r0
 8007198:	8801      	ldrh	r1, [r0, #0]
 800719a:	461e      	mov	r6, r3
 800719c:	d02f      	beq.n	80071fe <arm_cfft_q15+0x6e>
 800719e:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80071a2:	d026      	beq.n	80071f2 <arm_cfft_q15+0x62>
 80071a4:	d908      	bls.n	80071b8 <arm_cfft_q15+0x28>
 80071a6:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 80071aa:	d017      	beq.n	80071dc <arm_cfft_q15+0x4c>
 80071ac:	d91b      	bls.n	80071e6 <arm_cfft_q15+0x56>
 80071ae:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 80071b2:	d01e      	beq.n	80071f2 <arm_cfft_q15+0x62>
 80071b4:	b93e      	cbnz	r6, 80071c6 <arm_cfft_q15+0x36>
 80071b6:	bde0      	pop	{r5, r6, r7, pc}
 80071b8:	2940      	cmp	r1, #64	@ 0x40
 80071ba:	d01a      	beq.n	80071f2 <arm_cfft_q15+0x62>
 80071bc:	d90a      	bls.n	80071d4 <arm_cfft_q15+0x44>
 80071be:	2980      	cmp	r1, #128	@ 0x80
 80071c0:	d00c      	beq.n	80071dc <arm_cfft_q15+0x4c>
 80071c2:	2e00      	cmp	r6, #0
 80071c4:	d0f7      	beq.n	80071b6 <arm_cfft_q15+0x26>
 80071c6:	68aa      	ldr	r2, [r5, #8]
 80071c8:	89a9      	ldrh	r1, [r5, #12]
 80071ca:	4638      	mov	r0, r7
 80071cc:	e8bd 40e0 	ldmia.w	sp!, {r5, r6, r7, lr}
 80071d0:	f000 bb90 	b.w	80078f4 <arm_bitreversal_16>
 80071d4:	2910      	cmp	r1, #16
 80071d6:	d00c      	beq.n	80071f2 <arm_cfft_q15+0x62>
 80071d8:	2920      	cmp	r1, #32
 80071da:	d1eb      	bne.n	80071b4 <arm_cfft_q15+0x24>
 80071dc:	686a      	ldr	r2, [r5, #4]
 80071de:	4638      	mov	r0, r7
 80071e0:	f7ff ff1a 	bl	8007018 <arm_cfft_radix4by2_q15>
 80071e4:	e7e6      	b.n	80071b4 <arm_cfft_q15+0x24>
 80071e6:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80071ea:	d0f7      	beq.n	80071dc <arm_cfft_q15+0x4c>
 80071ec:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80071f0:	d1e0      	bne.n	80071b4 <arm_cfft_q15+0x24>
 80071f2:	686a      	ldr	r2, [r5, #4]
 80071f4:	2301      	movs	r3, #1
 80071f6:	4638      	mov	r0, r7
 80071f8:	f000 f828 	bl	800724c <arm_radix4_butterfly_q15>
 80071fc:	e7da      	b.n	80071b4 <arm_cfft_q15+0x24>
 80071fe:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8007202:	d01d      	beq.n	8007240 <arm_cfft_q15+0xb0>
 8007204:	d907      	bls.n	8007216 <arm_cfft_q15+0x86>
 8007206:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 800720a:	d00e      	beq.n	800722a <arm_cfft_q15+0x9a>
 800720c:	d912      	bls.n	8007234 <arm_cfft_q15+0xa4>
 800720e:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8007212:	d1cf      	bne.n	80071b4 <arm_cfft_q15+0x24>
 8007214:	e014      	b.n	8007240 <arm_cfft_q15+0xb0>
 8007216:	2940      	cmp	r1, #64	@ 0x40
 8007218:	d012      	beq.n	8007240 <arm_cfft_q15+0xb0>
 800721a:	d902      	bls.n	8007222 <arm_cfft_q15+0x92>
 800721c:	2980      	cmp	r1, #128	@ 0x80
 800721e:	d004      	beq.n	800722a <arm_cfft_q15+0x9a>
 8007220:	e7c8      	b.n	80071b4 <arm_cfft_q15+0x24>
 8007222:	2910      	cmp	r1, #16
 8007224:	d00c      	beq.n	8007240 <arm_cfft_q15+0xb0>
 8007226:	2920      	cmp	r1, #32
 8007228:	d1c4      	bne.n	80071b4 <arm_cfft_q15+0x24>
 800722a:	686a      	ldr	r2, [r5, #4]
 800722c:	4638      	mov	r0, r7
 800722e:	f7ff ff51 	bl	80070d4 <arm_cfft_radix4by2_inverse_q15>
 8007232:	e7bf      	b.n	80071b4 <arm_cfft_q15+0x24>
 8007234:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8007238:	d0f7      	beq.n	800722a <arm_cfft_q15+0x9a>
 800723a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800723e:	d1b9      	bne.n	80071b4 <arm_cfft_q15+0x24>
 8007240:	686a      	ldr	r2, [r5, #4]
 8007242:	2301      	movs	r3, #1
 8007244:	4638      	mov	r0, r7
 8007246:	f000 f9ab 	bl	80075a0 <arm_radix4_butterfly_inverse_q15>
 800724a:	e7b3      	b.n	80071b4 <arm_cfft_q15+0x24>

0800724c <arm_radix4_butterfly_q15>:
 800724c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007250:	b093      	sub	sp, #76	@ 0x4c
 8007252:	f021 0a03 	bic.w	sl, r1, #3
 8007256:	eb00 0c4a 	add.w	ip, r0, sl, lsl #1
 800725a:	9210      	str	r2, [sp, #64]	@ 0x40
 800725c:	2b01      	cmp	r3, #1
 800725e:	ea4f 0291 	mov.w	r2, r1, lsr #2
 8007262:	eb0c 050a 	add.w	r5, ip, sl
 8007266:	9101      	str	r1, [sp, #4]
 8007268:	900f      	str	r0, [sp, #60]	@ 0x3c
 800726a:	9303      	str	r3, [sp, #12]
 800726c:	4482      	add	sl, r0
 800726e:	9211      	str	r2, [sp, #68]	@ 0x44
 8007270:	f040 8124 	bne.w	80074bc <arm_radix4_butterfly_q15+0x270>
 8007274:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8007276:	f8df e324 	ldr.w	lr, [pc, #804]	@ 800759c <arm_radix4_butterfly_q15+0x350>
 800727a:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 800727c:	f8cd a008 	str.w	sl, [sp, #8]
 8007280:	4693      	mov	fp, r2
 8007282:	4690      	mov	r8, r2
 8007284:	4657      	mov	r7, sl
 8007286:	2300      	movs	r3, #0
 8007288:	4691      	mov	r9, r2
 800728a:	6830      	ldr	r0, [r6, #0]
 800728c:	f8dc 2000 	ldr.w	r2, [ip]
 8007290:	6839      	ldr	r1, [r7, #0]
 8007292:	fa90 f023 	shadd16	r0, r0, r3
 8007296:	fa91 f123 	shadd16	r1, r1, r3
 800729a:	fa90 f023 	shadd16	r0, r0, r3
 800729e:	fa91 fa23 	shadd16	sl, r1, r3
 80072a2:	fa92 f223 	shadd16	r2, r2, r3
 80072a6:	6829      	ldr	r1, [r5, #0]
 80072a8:	fa92 f223 	shadd16	r2, r2, r3
 80072ac:	fa91 f123 	shadd16	r1, r1, r3
 80072b0:	fa90 f412 	qadd16	r4, r0, r2
 80072b4:	fa91 f123 	shadd16	r1, r1, r3
 80072b8:	fa9a f111 	qadd16	r1, sl, r1
 80072bc:	fa94 fa21 	shadd16	sl, r4, r1
 80072c0:	f846 ab04 	str.w	sl, [r6], #4
 80072c4:	fad4 f411 	qsub16	r4, r4, r1
 80072c8:	fad0 f212 	qsub16	r2, r0, r2
 80072cc:	f85b 1b08 	ldr.w	r1, [fp], #8
 80072d0:	fb21 f004 	smuad	r0, r1, r4
 80072d4:	fb41 f114 	smusdx	r1, r1, r4
 80072d8:	ea01 010e 	and.w	r1, r1, lr
 80072dc:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 80072e0:	6838      	ldr	r0, [r7, #0]
 80072e2:	f847 1b04 	str.w	r1, [r7], #4
 80072e6:	fa90 f023 	shadd16	r0, r0, r3
 80072ea:	682c      	ldr	r4, [r5, #0]
 80072ec:	fa90 f023 	shadd16	r0, r0, r3
 80072f0:	fa94 f423 	shadd16	r4, r4, r3
 80072f4:	f859 1b04 	ldr.w	r1, [r9], #4
 80072f8:	fa94 f423 	shadd16	r4, r4, r3
 80072fc:	fad0 f014 	qsub16	r0, r0, r4
 8007300:	faa2 f410 	qasx	r4, r2, r0
 8007304:	fae2 f210 	qsax	r2, r2, r0
 8007308:	fb21 fa02 	smuad	sl, r1, r2
 800730c:	fb41 f212 	smusdx	r2, r1, r2
 8007310:	ea02 020e 	and.w	r2, r2, lr
 8007314:	ea42 421a 	orr.w	r2, r2, sl, lsr #16
 8007318:	f84c 2b04 	str.w	r2, [ip], #4
 800731c:	f858 2b0c 	ldr.w	r2, [r8], #12
 8007320:	fb22 f104 	smuad	r1, r2, r4
 8007324:	fb42 f214 	smusdx	r2, r2, r4
 8007328:	ea02 020e 	and.w	r2, r2, lr
 800732c:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 8007330:	f845 2b04 	str.w	r2, [r5], #4
 8007334:	9a02      	ldr	r2, [sp, #8]
 8007336:	42b2      	cmp	r2, r6
 8007338:	d1a7      	bne.n	800728a <arm_radix4_butterfly_q15+0x3e>
 800733a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800733c:	9b03      	ldr	r3, [sp, #12]
 800733e:	2a04      	cmp	r2, #4
 8007340:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007344:	f240 8127 	bls.w	8007596 <arm_radix4_butterfly_q15+0x34a>
 8007348:	f8df a250 	ldr.w	sl, [pc, #592]	@ 800759c <arm_radix4_butterfly_q15+0x350>
 800734c:	920e      	str	r2, [sp, #56]	@ 0x38
 800734e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007350:	9102      	str	r1, [sp, #8]
 8007352:	4608      	mov	r0, r1
 8007354:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8007358:	0889      	lsrs	r1, r1, #2
 800735a:	0092      	lsls	r2, r2, #2
 800735c:	0086      	lsls	r6, r0, #2
 800735e:	9801      	ldr	r0, [sp, #4]
 8007360:	920d      	str	r2, [sp, #52]	@ 0x34
 8007362:	008c      	lsls	r4, r1, #2
 8007364:	009a      	lsls	r2, r3, #2
 8007366:	00db      	lsls	r3, r3, #3
 8007368:	4288      	cmp	r0, r1
 800736a:	940a      	str	r4, [sp, #40]	@ 0x28
 800736c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800736e:	4604      	mov	r4, r0
 8007370:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007372:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8007374:	910e      	str	r1, [sp, #56]	@ 0x38
 8007376:	bf28      	it	cs
 8007378:	460c      	movcs	r4, r1
 800737a:	e9cd 0305 	strd	r0, r3, [sp, #20]
 800737e:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8007382:	9308      	str	r3, [sp, #32]
 8007384:	9307      	str	r3, [sp, #28]
 8007386:	2300      	movs	r3, #0
 8007388:	940c      	str	r4, [sp, #48]	@ 0x30
 800738a:	9104      	str	r1, [sp, #16]
 800738c:	9209      	str	r2, [sp, #36]	@ 0x24
 800738e:	9303      	str	r3, [sp, #12]
 8007390:	9b08      	ldr	r3, [sp, #32]
 8007392:	9a05      	ldr	r2, [sp, #20]
 8007394:	f8d3 9000 	ldr.w	r9, [r3]
 8007398:	9b07      	ldr	r3, [sp, #28]
 800739a:	9f03      	ldr	r7, [sp, #12]
 800739c:	f8d3 8000 	ldr.w	r8, [r3]
 80073a0:	9b06      	ldr	r3, [sp, #24]
 80073a2:	f8d3 e000 	ldr.w	lr, [r3]
 80073a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073a8:	4615      	mov	r5, r2
 80073aa:	1898      	adds	r0, r3, r2
 80073ac:	9a04      	ldr	r2, [sp, #16]
 80073ae:	4614      	mov	r4, r2
 80073b0:	1899      	adds	r1, r3, r2
 80073b2:	682a      	ldr	r2, [r5, #0]
 80073b4:	6823      	ldr	r3, [r4, #0]
 80073b6:	f8d0 b000 	ldr.w	fp, [r0]
 80073ba:	fa92 fc13 	qadd16	ip, r2, r3
 80073be:	fad2 f213 	qsub16	r2, r2, r3
 80073c2:	680b      	ldr	r3, [r1, #0]
 80073c4:	fa9b f313 	qadd16	r3, fp, r3
 80073c8:	fa9c fb23 	shadd16	fp, ip, r3
 80073cc:	fadc f323 	shsub16	r3, ip, r3
 80073d0:	f04f 0c00 	mov.w	ip, #0
 80073d4:	fa9b fb2c 	shadd16	fp, fp, ip
 80073d8:	f8c5 b000 	str.w	fp, [r5]
 80073dc:	4435      	add	r5, r6
 80073de:	fb28 fb03 	smuad	fp, r8, r3
 80073e2:	fb48 f313 	smusdx	r3, r8, r3
 80073e6:	ea03 030a 	and.w	r3, r3, sl
 80073ea:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
 80073ee:	f8d0 b000 	ldr.w	fp, [r0]
 80073f2:	6003      	str	r3, [r0, #0]
 80073f4:	f8d1 c000 	ldr.w	ip, [r1]
 80073f8:	fadb fc1c 	qsub16	ip, fp, ip
 80073fc:	4430      	add	r0, r6
 80073fe:	faa2 f32c 	shasx	r3, r2, ip
 8007402:	fae2 f22c 	shsax	r2, r2, ip
 8007406:	fb29 fc02 	smuad	ip, r9, r2
 800740a:	fb49 f212 	smusdx	r2, r9, r2
 800740e:	ea02 020a 	and.w	r2, r2, sl
 8007412:	ea42 421c 	orr.w	r2, r2, ip, lsr #16
 8007416:	6022      	str	r2, [r4, #0]
 8007418:	4434      	add	r4, r6
 800741a:	fb2e f203 	smuad	r2, lr, r3
 800741e:	fb4e f313 	smusdx	r3, lr, r3
 8007422:	ea03 030a 	and.w	r3, r3, sl
 8007426:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
 800742a:	9a02      	ldr	r2, [sp, #8]
 800742c:	600b      	str	r3, [r1, #0]
 800742e:	9b01      	ldr	r3, [sp, #4]
 8007430:	4417      	add	r7, r2
 8007432:	42bb      	cmp	r3, r7
 8007434:	4431      	add	r1, r6
 8007436:	d8bc      	bhi.n	80073b2 <arm_radix4_butterfly_q15+0x166>
 8007438:	e9dd 2108 	ldrd	r2, r1, [sp, #32]
 800743c:	440a      	add	r2, r1
 800743e:	9208      	str	r2, [sp, #32]
 8007440:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007442:	9a07      	ldr	r2, [sp, #28]
 8007444:	9b03      	ldr	r3, [sp, #12]
 8007446:	440a      	add	r2, r1
 8007448:	9207      	str	r2, [sp, #28]
 800744a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800744c:	9a06      	ldr	r2, [sp, #24]
 800744e:	440a      	add	r2, r1
 8007450:	9206      	str	r2, [sp, #24]
 8007452:	9a05      	ldr	r2, [sp, #20]
 8007454:	3204      	adds	r2, #4
 8007456:	9205      	str	r2, [sp, #20]
 8007458:	9a04      	ldr	r2, [sp, #16]
 800745a:	3204      	adds	r2, #4
 800745c:	9204      	str	r2, [sp, #16]
 800745e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007460:	3301      	adds	r3, #1
 8007462:	4293      	cmp	r3, r2
 8007464:	9303      	str	r3, [sp, #12]
 8007466:	d393      	bcc.n	8007390 <arm_radix4_butterfly_q15+0x144>
 8007468:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800746a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800746c:	2a04      	cmp	r2, #4
 800746e:	f63f af6e 	bhi.w	800734e <arm_radix4_butterfly_q15+0x102>
 8007472:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8007474:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007476:	689d      	ldr	r5, [r3, #8]
 8007478:	68de      	ldr	r6, [r3, #12]
 800747a:	681a      	ldr	r2, [r3, #0]
 800747c:	6859      	ldr	r1, [r3, #4]
 800747e:	fa92 f015 	qadd16	r0, r2, r5
 8007482:	3c01      	subs	r4, #1
 8007484:	fad2 f215 	qsub16	r2, r2, r5
 8007488:	f103 0310 	add.w	r3, r3, #16
 800748c:	fa91 f516 	qadd16	r5, r1, r6
 8007490:	fad1 f116 	qsub16	r1, r1, r6
 8007494:	fa90 f625 	shadd16	r6, r0, r5
 8007498:	fad0 f025 	shsub16	r0, r0, r5
 800749c:	f843 6c10 	str.w	r6, [r3, #-16]
 80074a0:	f843 0c0c 	str.w	r0, [r3, #-12]
 80074a4:	fae2 f021 	shsax	r0, r2, r1
 80074a8:	faa2 f221 	shasx	r2, r2, r1
 80074ac:	f843 0c08 	str.w	r0, [r3, #-8]
 80074b0:	f843 2c04 	str.w	r2, [r3, #-4]
 80074b4:	d1df      	bne.n	8007476 <arm_radix4_butterfly_q15+0x22a>
 80074b6:	b013      	add	sp, #76	@ 0x4c
 80074b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074bc:	2400      	movs	r4, #0
 80074be:	f8df e0dc 	ldr.w	lr, [pc, #220]	@ 800759c <arm_radix4_butterfly_q15+0x350>
 80074c2:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 80074c4:	4623      	mov	r3, r4
 80074c6:	4680      	mov	r8, r0
 80074c8:	4691      	mov	r9, r2
 80074ca:	f8d8 0000 	ldr.w	r0, [r8]
 80074ce:	f8dc 2000 	ldr.w	r2, [ip]
 80074d2:	f8da 1000 	ldr.w	r1, [sl]
 80074d6:	fa90 f023 	shadd16	r0, r0, r3
 80074da:	fa91 f123 	shadd16	r1, r1, r3
 80074de:	fa90 f023 	shadd16	r0, r0, r3
 80074e2:	fa91 fb23 	shadd16	fp, r1, r3
 80074e6:	fa92 f223 	shadd16	r2, r2, r3
 80074ea:	6829      	ldr	r1, [r5, #0]
 80074ec:	fa92 f223 	shadd16	r2, r2, r3
 80074f0:	fa91 f123 	shadd16	r1, r1, r3
 80074f4:	fa90 f612 	qadd16	r6, r0, r2
 80074f8:	fa91 f123 	shadd16	r1, r1, r3
 80074fc:	fa9b f111 	qadd16	r1, fp, r1
 8007500:	fa96 fb21 	shadd16	fp, r6, r1
 8007504:	f848 bb04 	str.w	fp, [r8], #4
 8007508:	fad6 f611 	qsub16	r6, r6, r1
 800750c:	fad0 f212 	qsub16	r2, r0, r2
 8007510:	f857 1034 	ldr.w	r1, [r7, r4, lsl #3]
 8007514:	fb21 f006 	smuad	r0, r1, r6
 8007518:	fb41 f116 	smusdx	r1, r1, r6
 800751c:	ea01 010e 	and.w	r1, r1, lr
 8007520:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 8007524:	f8da 0000 	ldr.w	r0, [sl]
 8007528:	f84a 1b04 	str.w	r1, [sl], #4
 800752c:	fa90 f023 	shadd16	r0, r0, r3
 8007530:	682e      	ldr	r6, [r5, #0]
 8007532:	fa90 f023 	shadd16	r0, r0, r3
 8007536:	fa96 f623 	shadd16	r6, r6, r3
 800753a:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 800753e:	fa96 f623 	shadd16	r6, r6, r3
 8007542:	fad0 f016 	qsub16	r0, r0, r6
 8007546:	faa2 f610 	qasx	r6, r2, r0
 800754a:	fae2 f210 	qsax	r2, r2, r0
 800754e:	fb21 fb02 	smuad	fp, r1, r2
 8007552:	fb41 f212 	smusdx	r2, r1, r2
 8007556:	ea02 020e 	and.w	r2, r2, lr
 800755a:	ea42 421b 	orr.w	r2, r2, fp, lsr #16
 800755e:	f84c 2b04 	str.w	r2, [ip], #4
 8007562:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8007566:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800756a:	fb22 f106 	smuad	r1, r2, r6
 800756e:	fb42 f216 	smusdx	r2, r2, r6
 8007572:	ea02 020e 	and.w	r2, r2, lr
 8007576:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 800757a:	f845 2b04 	str.w	r2, [r5], #4
 800757e:	9a03      	ldr	r2, [sp, #12]
 8007580:	f1b9 0901 	subs.w	r9, r9, #1
 8007584:	4414      	add	r4, r2
 8007586:	d1a0      	bne.n	80074ca <arm_radix4_butterfly_q15+0x27e>
 8007588:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800758a:	9b03      	ldr	r3, [sp, #12]
 800758c:	2a04      	cmp	r2, #4
 800758e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007592:	f63f aed9 	bhi.w	8007348 <arm_radix4_butterfly_q15+0xfc>
 8007596:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007598:	4614      	mov	r4, r2
 800759a:	e76c      	b.n	8007476 <arm_radix4_butterfly_q15+0x22a>
 800759c:	ffff0000 	.word	0xffff0000

080075a0 <arm_radix4_butterfly_inverse_q15>:
 80075a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075a4:	b093      	sub	sp, #76	@ 0x4c
 80075a6:	f021 0a03 	bic.w	sl, r1, #3
 80075aa:	eb00 0c4a 	add.w	ip, r0, sl, lsl #1
 80075ae:	9210      	str	r2, [sp, #64]	@ 0x40
 80075b0:	2b01      	cmp	r3, #1
 80075b2:	ea4f 0291 	mov.w	r2, r1, lsr #2
 80075b6:	eb0c 050a 	add.w	r5, ip, sl
 80075ba:	9101      	str	r1, [sp, #4]
 80075bc:	900f      	str	r0, [sp, #60]	@ 0x3c
 80075be:	9303      	str	r3, [sp, #12]
 80075c0:	4482      	add	sl, r0
 80075c2:	9211      	str	r2, [sp, #68]	@ 0x44
 80075c4:	f040 8124 	bne.w	8007810 <arm_radix4_butterfly_inverse_q15+0x270>
 80075c8:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80075ca:	f8df e324 	ldr.w	lr, [pc, #804]	@ 80078f0 <arm_radix4_butterfly_inverse_q15+0x350>
 80075ce:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 80075d0:	f8cd a008 	str.w	sl, [sp, #8]
 80075d4:	4693      	mov	fp, r2
 80075d6:	4690      	mov	r8, r2
 80075d8:	4657      	mov	r7, sl
 80075da:	2300      	movs	r3, #0
 80075dc:	4691      	mov	r9, r2
 80075de:	6830      	ldr	r0, [r6, #0]
 80075e0:	f8dc 2000 	ldr.w	r2, [ip]
 80075e4:	6839      	ldr	r1, [r7, #0]
 80075e6:	fa90 f023 	shadd16	r0, r0, r3
 80075ea:	fa91 f123 	shadd16	r1, r1, r3
 80075ee:	fa90 f023 	shadd16	r0, r0, r3
 80075f2:	fa91 fa23 	shadd16	sl, r1, r3
 80075f6:	fa92 f223 	shadd16	r2, r2, r3
 80075fa:	6829      	ldr	r1, [r5, #0]
 80075fc:	fa92 f223 	shadd16	r2, r2, r3
 8007600:	fa91 f123 	shadd16	r1, r1, r3
 8007604:	fa90 f412 	qadd16	r4, r0, r2
 8007608:	fa91 f123 	shadd16	r1, r1, r3
 800760c:	fa9a f111 	qadd16	r1, sl, r1
 8007610:	fa94 fa21 	shadd16	sl, r4, r1
 8007614:	f846 ab04 	str.w	sl, [r6], #4
 8007618:	fad4 f411 	qsub16	r4, r4, r1
 800761c:	fad0 f212 	qsub16	r2, r0, r2
 8007620:	f85b 1b08 	ldr.w	r1, [fp], #8
 8007624:	fb41 f004 	smusd	r0, r1, r4
 8007628:	fb21 f114 	smuadx	r1, r1, r4
 800762c:	ea01 010e 	and.w	r1, r1, lr
 8007630:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 8007634:	6838      	ldr	r0, [r7, #0]
 8007636:	f847 1b04 	str.w	r1, [r7], #4
 800763a:	fa90 f023 	shadd16	r0, r0, r3
 800763e:	682c      	ldr	r4, [r5, #0]
 8007640:	fa90 f023 	shadd16	r0, r0, r3
 8007644:	fa94 f423 	shadd16	r4, r4, r3
 8007648:	f859 1b04 	ldr.w	r1, [r9], #4
 800764c:	fa94 f423 	shadd16	r4, r4, r3
 8007650:	fad0 f014 	qsub16	r0, r0, r4
 8007654:	fae2 f410 	qsax	r4, r2, r0
 8007658:	faa2 f210 	qasx	r2, r2, r0
 800765c:	fb41 fa02 	smusd	sl, r1, r2
 8007660:	fb21 f212 	smuadx	r2, r1, r2
 8007664:	ea02 020e 	and.w	r2, r2, lr
 8007668:	ea42 421a 	orr.w	r2, r2, sl, lsr #16
 800766c:	f84c 2b04 	str.w	r2, [ip], #4
 8007670:	f858 2b0c 	ldr.w	r2, [r8], #12
 8007674:	fb42 f104 	smusd	r1, r2, r4
 8007678:	fb22 f214 	smuadx	r2, r2, r4
 800767c:	ea02 020e 	and.w	r2, r2, lr
 8007680:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 8007684:	f845 2b04 	str.w	r2, [r5], #4
 8007688:	9a02      	ldr	r2, [sp, #8]
 800768a:	42b2      	cmp	r2, r6
 800768c:	d1a7      	bne.n	80075de <arm_radix4_butterfly_inverse_q15+0x3e>
 800768e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007690:	9b03      	ldr	r3, [sp, #12]
 8007692:	2a04      	cmp	r2, #4
 8007694:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8007698:	f240 8127 	bls.w	80078ea <arm_radix4_butterfly_inverse_q15+0x34a>
 800769c:	f8df a250 	ldr.w	sl, [pc, #592]	@ 80078f0 <arm_radix4_butterfly_inverse_q15+0x350>
 80076a0:	920e      	str	r2, [sp, #56]	@ 0x38
 80076a2:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80076a4:	9102      	str	r1, [sp, #8]
 80076a6:	4608      	mov	r0, r1
 80076a8:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80076ac:	0889      	lsrs	r1, r1, #2
 80076ae:	0092      	lsls	r2, r2, #2
 80076b0:	0086      	lsls	r6, r0, #2
 80076b2:	9801      	ldr	r0, [sp, #4]
 80076b4:	920d      	str	r2, [sp, #52]	@ 0x34
 80076b6:	008c      	lsls	r4, r1, #2
 80076b8:	009a      	lsls	r2, r3, #2
 80076ba:	00db      	lsls	r3, r3, #3
 80076bc:	4288      	cmp	r0, r1
 80076be:	940a      	str	r4, [sp, #40]	@ 0x28
 80076c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80076c2:	4604      	mov	r4, r0
 80076c4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80076c6:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 80076c8:	910e      	str	r1, [sp, #56]	@ 0x38
 80076ca:	bf28      	it	cs
 80076cc:	460c      	movcs	r4, r1
 80076ce:	e9cd 0305 	strd	r0, r3, [sp, #20]
 80076d2:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 80076d6:	9308      	str	r3, [sp, #32]
 80076d8:	9307      	str	r3, [sp, #28]
 80076da:	2300      	movs	r3, #0
 80076dc:	940c      	str	r4, [sp, #48]	@ 0x30
 80076de:	9104      	str	r1, [sp, #16]
 80076e0:	9209      	str	r2, [sp, #36]	@ 0x24
 80076e2:	9303      	str	r3, [sp, #12]
 80076e4:	9b08      	ldr	r3, [sp, #32]
 80076e6:	9a05      	ldr	r2, [sp, #20]
 80076e8:	f8d3 9000 	ldr.w	r9, [r3]
 80076ec:	9b07      	ldr	r3, [sp, #28]
 80076ee:	9f03      	ldr	r7, [sp, #12]
 80076f0:	f8d3 8000 	ldr.w	r8, [r3]
 80076f4:	9b06      	ldr	r3, [sp, #24]
 80076f6:	f8d3 e000 	ldr.w	lr, [r3]
 80076fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80076fc:	4615      	mov	r5, r2
 80076fe:	1898      	adds	r0, r3, r2
 8007700:	9a04      	ldr	r2, [sp, #16]
 8007702:	4614      	mov	r4, r2
 8007704:	1899      	adds	r1, r3, r2
 8007706:	682a      	ldr	r2, [r5, #0]
 8007708:	6823      	ldr	r3, [r4, #0]
 800770a:	f8d0 b000 	ldr.w	fp, [r0]
 800770e:	fa92 fc13 	qadd16	ip, r2, r3
 8007712:	fad2 f213 	qsub16	r2, r2, r3
 8007716:	680b      	ldr	r3, [r1, #0]
 8007718:	fa9b f313 	qadd16	r3, fp, r3
 800771c:	fa9c fb23 	shadd16	fp, ip, r3
 8007720:	fadc f323 	shsub16	r3, ip, r3
 8007724:	f04f 0c00 	mov.w	ip, #0
 8007728:	fa9b fb2c 	shadd16	fp, fp, ip
 800772c:	f8c5 b000 	str.w	fp, [r5]
 8007730:	4435      	add	r5, r6
 8007732:	fb48 fb03 	smusd	fp, r8, r3
 8007736:	fb28 f313 	smuadx	r3, r8, r3
 800773a:	ea03 030a 	and.w	r3, r3, sl
 800773e:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
 8007742:	f8d0 b000 	ldr.w	fp, [r0]
 8007746:	6003      	str	r3, [r0, #0]
 8007748:	f8d1 c000 	ldr.w	ip, [r1]
 800774c:	fadb fc1c 	qsub16	ip, fp, ip
 8007750:	4430      	add	r0, r6
 8007752:	fae2 f32c 	shsax	r3, r2, ip
 8007756:	faa2 f22c 	shasx	r2, r2, ip
 800775a:	fb49 fc02 	smusd	ip, r9, r2
 800775e:	fb29 f212 	smuadx	r2, r9, r2
 8007762:	ea02 020a 	and.w	r2, r2, sl
 8007766:	ea42 421c 	orr.w	r2, r2, ip, lsr #16
 800776a:	6022      	str	r2, [r4, #0]
 800776c:	4434      	add	r4, r6
 800776e:	fb4e f203 	smusd	r2, lr, r3
 8007772:	fb2e f313 	smuadx	r3, lr, r3
 8007776:	ea03 030a 	and.w	r3, r3, sl
 800777a:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
 800777e:	9a02      	ldr	r2, [sp, #8]
 8007780:	600b      	str	r3, [r1, #0]
 8007782:	9b01      	ldr	r3, [sp, #4]
 8007784:	4417      	add	r7, r2
 8007786:	42bb      	cmp	r3, r7
 8007788:	4431      	add	r1, r6
 800778a:	d8bc      	bhi.n	8007706 <arm_radix4_butterfly_inverse_q15+0x166>
 800778c:	e9dd 2108 	ldrd	r2, r1, [sp, #32]
 8007790:	440a      	add	r2, r1
 8007792:	9208      	str	r2, [sp, #32]
 8007794:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007796:	9a07      	ldr	r2, [sp, #28]
 8007798:	9b03      	ldr	r3, [sp, #12]
 800779a:	440a      	add	r2, r1
 800779c:	9207      	str	r2, [sp, #28]
 800779e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80077a0:	9a06      	ldr	r2, [sp, #24]
 80077a2:	440a      	add	r2, r1
 80077a4:	9206      	str	r2, [sp, #24]
 80077a6:	9a05      	ldr	r2, [sp, #20]
 80077a8:	3204      	adds	r2, #4
 80077aa:	9205      	str	r2, [sp, #20]
 80077ac:	9a04      	ldr	r2, [sp, #16]
 80077ae:	3204      	adds	r2, #4
 80077b0:	9204      	str	r2, [sp, #16]
 80077b2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80077b4:	3301      	adds	r3, #1
 80077b6:	4293      	cmp	r3, r2
 80077b8:	9303      	str	r3, [sp, #12]
 80077ba:	d393      	bcc.n	80076e4 <arm_radix4_butterfly_inverse_q15+0x144>
 80077bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80077be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077c0:	2a04      	cmp	r2, #4
 80077c2:	f63f af6e 	bhi.w	80076a2 <arm_radix4_butterfly_inverse_q15+0x102>
 80077c6:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 80077c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80077ca:	689d      	ldr	r5, [r3, #8]
 80077cc:	68de      	ldr	r6, [r3, #12]
 80077ce:	681a      	ldr	r2, [r3, #0]
 80077d0:	6859      	ldr	r1, [r3, #4]
 80077d2:	fa92 f015 	qadd16	r0, r2, r5
 80077d6:	3c01      	subs	r4, #1
 80077d8:	fad2 f215 	qsub16	r2, r2, r5
 80077dc:	f103 0310 	add.w	r3, r3, #16
 80077e0:	fa91 f516 	qadd16	r5, r1, r6
 80077e4:	fad1 f116 	qsub16	r1, r1, r6
 80077e8:	fa90 f625 	shadd16	r6, r0, r5
 80077ec:	fad0 f025 	shsub16	r0, r0, r5
 80077f0:	f843 6c10 	str.w	r6, [r3, #-16]
 80077f4:	f843 0c0c 	str.w	r0, [r3, #-12]
 80077f8:	faa2 f021 	shasx	r0, r2, r1
 80077fc:	fae2 f221 	shsax	r2, r2, r1
 8007800:	f843 0c08 	str.w	r0, [r3, #-8]
 8007804:	f843 2c04 	str.w	r2, [r3, #-4]
 8007808:	d1df      	bne.n	80077ca <arm_radix4_butterfly_inverse_q15+0x22a>
 800780a:	b013      	add	sp, #76	@ 0x4c
 800780c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007810:	2400      	movs	r4, #0
 8007812:	f8df e0dc 	ldr.w	lr, [pc, #220]	@ 80078f0 <arm_radix4_butterfly_inverse_q15+0x350>
 8007816:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8007818:	4623      	mov	r3, r4
 800781a:	4680      	mov	r8, r0
 800781c:	4691      	mov	r9, r2
 800781e:	f8d8 0000 	ldr.w	r0, [r8]
 8007822:	f8dc 2000 	ldr.w	r2, [ip]
 8007826:	f8da 1000 	ldr.w	r1, [sl]
 800782a:	fa90 f023 	shadd16	r0, r0, r3
 800782e:	fa91 f123 	shadd16	r1, r1, r3
 8007832:	fa90 f023 	shadd16	r0, r0, r3
 8007836:	fa91 fb23 	shadd16	fp, r1, r3
 800783a:	fa92 f223 	shadd16	r2, r2, r3
 800783e:	6829      	ldr	r1, [r5, #0]
 8007840:	fa92 f223 	shadd16	r2, r2, r3
 8007844:	fa91 f123 	shadd16	r1, r1, r3
 8007848:	fa90 f612 	qadd16	r6, r0, r2
 800784c:	fa91 f123 	shadd16	r1, r1, r3
 8007850:	fa9b f111 	qadd16	r1, fp, r1
 8007854:	fa96 fb21 	shadd16	fp, r6, r1
 8007858:	f848 bb04 	str.w	fp, [r8], #4
 800785c:	fad6 f611 	qsub16	r6, r6, r1
 8007860:	fad0 f212 	qsub16	r2, r0, r2
 8007864:	f857 1034 	ldr.w	r1, [r7, r4, lsl #3]
 8007868:	fb41 f006 	smusd	r0, r1, r6
 800786c:	fb21 f116 	smuadx	r1, r1, r6
 8007870:	ea01 010e 	and.w	r1, r1, lr
 8007874:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 8007878:	f8da 0000 	ldr.w	r0, [sl]
 800787c:	f84a 1b04 	str.w	r1, [sl], #4
 8007880:	fa90 f023 	shadd16	r0, r0, r3
 8007884:	682e      	ldr	r6, [r5, #0]
 8007886:	fa90 f023 	shadd16	r0, r0, r3
 800788a:	fa96 f623 	shadd16	r6, r6, r3
 800788e:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8007892:	fa96 f623 	shadd16	r6, r6, r3
 8007896:	fad0 f016 	qsub16	r0, r0, r6
 800789a:	fae2 f610 	qsax	r6, r2, r0
 800789e:	faa2 f210 	qasx	r2, r2, r0
 80078a2:	fb41 fb02 	smusd	fp, r1, r2
 80078a6:	fb21 f212 	smuadx	r2, r1, r2
 80078aa:	ea02 020e 	and.w	r2, r2, lr
 80078ae:	ea42 421b 	orr.w	r2, r2, fp, lsr #16
 80078b2:	f84c 2b04 	str.w	r2, [ip], #4
 80078b6:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80078ba:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 80078be:	fb42 f106 	smusd	r1, r2, r6
 80078c2:	fb22 f216 	smuadx	r2, r2, r6
 80078c6:	ea02 020e 	and.w	r2, r2, lr
 80078ca:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 80078ce:	f845 2b04 	str.w	r2, [r5], #4
 80078d2:	9a03      	ldr	r2, [sp, #12]
 80078d4:	f1b9 0901 	subs.w	r9, r9, #1
 80078d8:	4414      	add	r4, r2
 80078da:	d1a0      	bne.n	800781e <arm_radix4_butterfly_inverse_q15+0x27e>
 80078dc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80078de:	9b03      	ldr	r3, [sp, #12]
 80078e0:	2a04      	cmp	r2, #4
 80078e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80078e6:	f63f aed9 	bhi.w	800769c <arm_radix4_butterfly_inverse_q15+0xfc>
 80078ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80078ec:	4614      	mov	r4, r2
 80078ee:	e76c      	b.n	80077ca <arm_radix4_butterfly_inverse_q15+0x22a>
 80078f0:	ffff0000 	.word	0xffff0000

080078f4 <arm_bitreversal_16>:
 80078f4:	b1f1      	cbz	r1, 8007934 <arm_bitreversal_16+0x40>
 80078f6:	b4f0      	push	{r4, r5, r6, r7}
 80078f8:	2400      	movs	r4, #0
 80078fa:	eb02 0544 	add.w	r5, r2, r4, lsl #1
 80078fe:	f832 3014 	ldrh.w	r3, [r2, r4, lsl #1]
 8007902:	886d      	ldrh	r5, [r5, #2]
 8007904:	08ad      	lsrs	r5, r5, #2
 8007906:	089b      	lsrs	r3, r3, #2
 8007908:	f830 6015 	ldrh.w	r6, [r0, r5, lsl #1]
 800790c:	f830 7013 	ldrh.w	r7, [r0, r3, lsl #1]
 8007910:	f820 6013 	strh.w	r6, [r0, r3, lsl #1]
 8007914:	006e      	lsls	r6, r5, #1
 8007916:	005b      	lsls	r3, r3, #1
 8007918:	f820 7015 	strh.w	r7, [r0, r5, lsl #1]
 800791c:	3302      	adds	r3, #2
 800791e:	1cb5      	adds	r5, r6, #2
 8007920:	3402      	adds	r4, #2
 8007922:	b2a4      	uxth	r4, r4
 8007924:	5ac6      	ldrh	r6, [r0, r3]
 8007926:	5b47      	ldrh	r7, [r0, r5]
 8007928:	52c7      	strh	r7, [r0, r3]
 800792a:	42a1      	cmp	r1, r4
 800792c:	5346      	strh	r6, [r0, r5]
 800792e:	d8e4      	bhi.n	80078fa <arm_bitreversal_16+0x6>
 8007930:	bcf0      	pop	{r4, r5, r6, r7}
 8007932:	4770      	bx	lr
 8007934:	4770      	bx	lr
 8007936:	bf00      	nop

08007938 <__cvt>:
 8007938:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800793c:	ec57 6b10 	vmov	r6, r7, d0
 8007940:	2f00      	cmp	r7, #0
 8007942:	460c      	mov	r4, r1
 8007944:	4619      	mov	r1, r3
 8007946:	463b      	mov	r3, r7
 8007948:	bfbb      	ittet	lt
 800794a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800794e:	461f      	movlt	r7, r3
 8007950:	2300      	movge	r3, #0
 8007952:	232d      	movlt	r3, #45	@ 0x2d
 8007954:	700b      	strb	r3, [r1, #0]
 8007956:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007958:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800795c:	4691      	mov	r9, r2
 800795e:	f023 0820 	bic.w	r8, r3, #32
 8007962:	bfbc      	itt	lt
 8007964:	4632      	movlt	r2, r6
 8007966:	4616      	movlt	r6, r2
 8007968:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800796c:	d005      	beq.n	800797a <__cvt+0x42>
 800796e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007972:	d100      	bne.n	8007976 <__cvt+0x3e>
 8007974:	3401      	adds	r4, #1
 8007976:	2102      	movs	r1, #2
 8007978:	e000      	b.n	800797c <__cvt+0x44>
 800797a:	2103      	movs	r1, #3
 800797c:	ab03      	add	r3, sp, #12
 800797e:	9301      	str	r3, [sp, #4]
 8007980:	ab02      	add	r3, sp, #8
 8007982:	9300      	str	r3, [sp, #0]
 8007984:	ec47 6b10 	vmov	d0, r6, r7
 8007988:	4653      	mov	r3, sl
 800798a:	4622      	mov	r2, r4
 800798c:	f000 fefc 	bl	8008788 <_dtoa_r>
 8007990:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007994:	4605      	mov	r5, r0
 8007996:	d119      	bne.n	80079cc <__cvt+0x94>
 8007998:	f019 0f01 	tst.w	r9, #1
 800799c:	d00e      	beq.n	80079bc <__cvt+0x84>
 800799e:	eb00 0904 	add.w	r9, r0, r4
 80079a2:	2200      	movs	r2, #0
 80079a4:	2300      	movs	r3, #0
 80079a6:	4630      	mov	r0, r6
 80079a8:	4639      	mov	r1, r7
 80079aa:	f7f9 f89d 	bl	8000ae8 <__aeabi_dcmpeq>
 80079ae:	b108      	cbz	r0, 80079b4 <__cvt+0x7c>
 80079b0:	f8cd 900c 	str.w	r9, [sp, #12]
 80079b4:	2230      	movs	r2, #48	@ 0x30
 80079b6:	9b03      	ldr	r3, [sp, #12]
 80079b8:	454b      	cmp	r3, r9
 80079ba:	d31e      	bcc.n	80079fa <__cvt+0xc2>
 80079bc:	9b03      	ldr	r3, [sp, #12]
 80079be:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80079c0:	1b5b      	subs	r3, r3, r5
 80079c2:	4628      	mov	r0, r5
 80079c4:	6013      	str	r3, [r2, #0]
 80079c6:	b004      	add	sp, #16
 80079c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079cc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80079d0:	eb00 0904 	add.w	r9, r0, r4
 80079d4:	d1e5      	bne.n	80079a2 <__cvt+0x6a>
 80079d6:	7803      	ldrb	r3, [r0, #0]
 80079d8:	2b30      	cmp	r3, #48	@ 0x30
 80079da:	d10a      	bne.n	80079f2 <__cvt+0xba>
 80079dc:	2200      	movs	r2, #0
 80079de:	2300      	movs	r3, #0
 80079e0:	4630      	mov	r0, r6
 80079e2:	4639      	mov	r1, r7
 80079e4:	f7f9 f880 	bl	8000ae8 <__aeabi_dcmpeq>
 80079e8:	b918      	cbnz	r0, 80079f2 <__cvt+0xba>
 80079ea:	f1c4 0401 	rsb	r4, r4, #1
 80079ee:	f8ca 4000 	str.w	r4, [sl]
 80079f2:	f8da 3000 	ldr.w	r3, [sl]
 80079f6:	4499      	add	r9, r3
 80079f8:	e7d3      	b.n	80079a2 <__cvt+0x6a>
 80079fa:	1c59      	adds	r1, r3, #1
 80079fc:	9103      	str	r1, [sp, #12]
 80079fe:	701a      	strb	r2, [r3, #0]
 8007a00:	e7d9      	b.n	80079b6 <__cvt+0x7e>

08007a02 <__exponent>:
 8007a02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a04:	2900      	cmp	r1, #0
 8007a06:	bfba      	itte	lt
 8007a08:	4249      	neglt	r1, r1
 8007a0a:	232d      	movlt	r3, #45	@ 0x2d
 8007a0c:	232b      	movge	r3, #43	@ 0x2b
 8007a0e:	2909      	cmp	r1, #9
 8007a10:	7002      	strb	r2, [r0, #0]
 8007a12:	7043      	strb	r3, [r0, #1]
 8007a14:	dd29      	ble.n	8007a6a <__exponent+0x68>
 8007a16:	f10d 0307 	add.w	r3, sp, #7
 8007a1a:	461d      	mov	r5, r3
 8007a1c:	270a      	movs	r7, #10
 8007a1e:	461a      	mov	r2, r3
 8007a20:	fbb1 f6f7 	udiv	r6, r1, r7
 8007a24:	fb07 1416 	mls	r4, r7, r6, r1
 8007a28:	3430      	adds	r4, #48	@ 0x30
 8007a2a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007a2e:	460c      	mov	r4, r1
 8007a30:	2c63      	cmp	r4, #99	@ 0x63
 8007a32:	f103 33ff 	add.w	r3, r3, #4294967295
 8007a36:	4631      	mov	r1, r6
 8007a38:	dcf1      	bgt.n	8007a1e <__exponent+0x1c>
 8007a3a:	3130      	adds	r1, #48	@ 0x30
 8007a3c:	1e94      	subs	r4, r2, #2
 8007a3e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007a42:	1c41      	adds	r1, r0, #1
 8007a44:	4623      	mov	r3, r4
 8007a46:	42ab      	cmp	r3, r5
 8007a48:	d30a      	bcc.n	8007a60 <__exponent+0x5e>
 8007a4a:	f10d 0309 	add.w	r3, sp, #9
 8007a4e:	1a9b      	subs	r3, r3, r2
 8007a50:	42ac      	cmp	r4, r5
 8007a52:	bf88      	it	hi
 8007a54:	2300      	movhi	r3, #0
 8007a56:	3302      	adds	r3, #2
 8007a58:	4403      	add	r3, r0
 8007a5a:	1a18      	subs	r0, r3, r0
 8007a5c:	b003      	add	sp, #12
 8007a5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a60:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007a64:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007a68:	e7ed      	b.n	8007a46 <__exponent+0x44>
 8007a6a:	2330      	movs	r3, #48	@ 0x30
 8007a6c:	3130      	adds	r1, #48	@ 0x30
 8007a6e:	7083      	strb	r3, [r0, #2]
 8007a70:	70c1      	strb	r1, [r0, #3]
 8007a72:	1d03      	adds	r3, r0, #4
 8007a74:	e7f1      	b.n	8007a5a <__exponent+0x58>
	...

08007a78 <_printf_float>:
 8007a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a7c:	b08d      	sub	sp, #52	@ 0x34
 8007a7e:	460c      	mov	r4, r1
 8007a80:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007a84:	4616      	mov	r6, r2
 8007a86:	461f      	mov	r7, r3
 8007a88:	4605      	mov	r5, r0
 8007a8a:	f000 fd6d 	bl	8008568 <_localeconv_r>
 8007a8e:	6803      	ldr	r3, [r0, #0]
 8007a90:	9304      	str	r3, [sp, #16]
 8007a92:	4618      	mov	r0, r3
 8007a94:	f7f8 fbfc 	bl	8000290 <strlen>
 8007a98:	2300      	movs	r3, #0
 8007a9a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a9c:	f8d8 3000 	ldr.w	r3, [r8]
 8007aa0:	9005      	str	r0, [sp, #20]
 8007aa2:	3307      	adds	r3, #7
 8007aa4:	f023 0307 	bic.w	r3, r3, #7
 8007aa8:	f103 0208 	add.w	r2, r3, #8
 8007aac:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007ab0:	f8d4 b000 	ldr.w	fp, [r4]
 8007ab4:	f8c8 2000 	str.w	r2, [r8]
 8007ab8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007abc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007ac0:	9307      	str	r3, [sp, #28]
 8007ac2:	f8cd 8018 	str.w	r8, [sp, #24]
 8007ac6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007aca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ace:	4b9c      	ldr	r3, [pc, #624]	@ (8007d40 <_printf_float+0x2c8>)
 8007ad0:	f04f 32ff 	mov.w	r2, #4294967295
 8007ad4:	f7f9 f83a 	bl	8000b4c <__aeabi_dcmpun>
 8007ad8:	bb70      	cbnz	r0, 8007b38 <_printf_float+0xc0>
 8007ada:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ade:	4b98      	ldr	r3, [pc, #608]	@ (8007d40 <_printf_float+0x2c8>)
 8007ae0:	f04f 32ff 	mov.w	r2, #4294967295
 8007ae4:	f7f9 f814 	bl	8000b10 <__aeabi_dcmple>
 8007ae8:	bb30      	cbnz	r0, 8007b38 <_printf_float+0xc0>
 8007aea:	2200      	movs	r2, #0
 8007aec:	2300      	movs	r3, #0
 8007aee:	4640      	mov	r0, r8
 8007af0:	4649      	mov	r1, r9
 8007af2:	f7f9 f803 	bl	8000afc <__aeabi_dcmplt>
 8007af6:	b110      	cbz	r0, 8007afe <_printf_float+0x86>
 8007af8:	232d      	movs	r3, #45	@ 0x2d
 8007afa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007afe:	4a91      	ldr	r2, [pc, #580]	@ (8007d44 <_printf_float+0x2cc>)
 8007b00:	4b91      	ldr	r3, [pc, #580]	@ (8007d48 <_printf_float+0x2d0>)
 8007b02:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007b06:	bf8c      	ite	hi
 8007b08:	4690      	movhi	r8, r2
 8007b0a:	4698      	movls	r8, r3
 8007b0c:	2303      	movs	r3, #3
 8007b0e:	6123      	str	r3, [r4, #16]
 8007b10:	f02b 0304 	bic.w	r3, fp, #4
 8007b14:	6023      	str	r3, [r4, #0]
 8007b16:	f04f 0900 	mov.w	r9, #0
 8007b1a:	9700      	str	r7, [sp, #0]
 8007b1c:	4633      	mov	r3, r6
 8007b1e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007b20:	4621      	mov	r1, r4
 8007b22:	4628      	mov	r0, r5
 8007b24:	f000 f9d2 	bl	8007ecc <_printf_common>
 8007b28:	3001      	adds	r0, #1
 8007b2a:	f040 808d 	bne.w	8007c48 <_printf_float+0x1d0>
 8007b2e:	f04f 30ff 	mov.w	r0, #4294967295
 8007b32:	b00d      	add	sp, #52	@ 0x34
 8007b34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b38:	4642      	mov	r2, r8
 8007b3a:	464b      	mov	r3, r9
 8007b3c:	4640      	mov	r0, r8
 8007b3e:	4649      	mov	r1, r9
 8007b40:	f7f9 f804 	bl	8000b4c <__aeabi_dcmpun>
 8007b44:	b140      	cbz	r0, 8007b58 <_printf_float+0xe0>
 8007b46:	464b      	mov	r3, r9
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	bfbc      	itt	lt
 8007b4c:	232d      	movlt	r3, #45	@ 0x2d
 8007b4e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007b52:	4a7e      	ldr	r2, [pc, #504]	@ (8007d4c <_printf_float+0x2d4>)
 8007b54:	4b7e      	ldr	r3, [pc, #504]	@ (8007d50 <_printf_float+0x2d8>)
 8007b56:	e7d4      	b.n	8007b02 <_printf_float+0x8a>
 8007b58:	6863      	ldr	r3, [r4, #4]
 8007b5a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007b5e:	9206      	str	r2, [sp, #24]
 8007b60:	1c5a      	adds	r2, r3, #1
 8007b62:	d13b      	bne.n	8007bdc <_printf_float+0x164>
 8007b64:	2306      	movs	r3, #6
 8007b66:	6063      	str	r3, [r4, #4]
 8007b68:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	6022      	str	r2, [r4, #0]
 8007b70:	9303      	str	r3, [sp, #12]
 8007b72:	ab0a      	add	r3, sp, #40	@ 0x28
 8007b74:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007b78:	ab09      	add	r3, sp, #36	@ 0x24
 8007b7a:	9300      	str	r3, [sp, #0]
 8007b7c:	6861      	ldr	r1, [r4, #4]
 8007b7e:	ec49 8b10 	vmov	d0, r8, r9
 8007b82:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007b86:	4628      	mov	r0, r5
 8007b88:	f7ff fed6 	bl	8007938 <__cvt>
 8007b8c:	9b06      	ldr	r3, [sp, #24]
 8007b8e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007b90:	2b47      	cmp	r3, #71	@ 0x47
 8007b92:	4680      	mov	r8, r0
 8007b94:	d129      	bne.n	8007bea <_printf_float+0x172>
 8007b96:	1cc8      	adds	r0, r1, #3
 8007b98:	db02      	blt.n	8007ba0 <_printf_float+0x128>
 8007b9a:	6863      	ldr	r3, [r4, #4]
 8007b9c:	4299      	cmp	r1, r3
 8007b9e:	dd41      	ble.n	8007c24 <_printf_float+0x1ac>
 8007ba0:	f1aa 0a02 	sub.w	sl, sl, #2
 8007ba4:	fa5f fa8a 	uxtb.w	sl, sl
 8007ba8:	3901      	subs	r1, #1
 8007baa:	4652      	mov	r2, sl
 8007bac:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007bb0:	9109      	str	r1, [sp, #36]	@ 0x24
 8007bb2:	f7ff ff26 	bl	8007a02 <__exponent>
 8007bb6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007bb8:	1813      	adds	r3, r2, r0
 8007bba:	2a01      	cmp	r2, #1
 8007bbc:	4681      	mov	r9, r0
 8007bbe:	6123      	str	r3, [r4, #16]
 8007bc0:	dc02      	bgt.n	8007bc8 <_printf_float+0x150>
 8007bc2:	6822      	ldr	r2, [r4, #0]
 8007bc4:	07d2      	lsls	r2, r2, #31
 8007bc6:	d501      	bpl.n	8007bcc <_printf_float+0x154>
 8007bc8:	3301      	adds	r3, #1
 8007bca:	6123      	str	r3, [r4, #16]
 8007bcc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d0a2      	beq.n	8007b1a <_printf_float+0xa2>
 8007bd4:	232d      	movs	r3, #45	@ 0x2d
 8007bd6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bda:	e79e      	b.n	8007b1a <_printf_float+0xa2>
 8007bdc:	9a06      	ldr	r2, [sp, #24]
 8007bde:	2a47      	cmp	r2, #71	@ 0x47
 8007be0:	d1c2      	bne.n	8007b68 <_printf_float+0xf0>
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d1c0      	bne.n	8007b68 <_printf_float+0xf0>
 8007be6:	2301      	movs	r3, #1
 8007be8:	e7bd      	b.n	8007b66 <_printf_float+0xee>
 8007bea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007bee:	d9db      	bls.n	8007ba8 <_printf_float+0x130>
 8007bf0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007bf4:	d118      	bne.n	8007c28 <_printf_float+0x1b0>
 8007bf6:	2900      	cmp	r1, #0
 8007bf8:	6863      	ldr	r3, [r4, #4]
 8007bfa:	dd0b      	ble.n	8007c14 <_printf_float+0x19c>
 8007bfc:	6121      	str	r1, [r4, #16]
 8007bfe:	b913      	cbnz	r3, 8007c06 <_printf_float+0x18e>
 8007c00:	6822      	ldr	r2, [r4, #0]
 8007c02:	07d0      	lsls	r0, r2, #31
 8007c04:	d502      	bpl.n	8007c0c <_printf_float+0x194>
 8007c06:	3301      	adds	r3, #1
 8007c08:	440b      	add	r3, r1
 8007c0a:	6123      	str	r3, [r4, #16]
 8007c0c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007c0e:	f04f 0900 	mov.w	r9, #0
 8007c12:	e7db      	b.n	8007bcc <_printf_float+0x154>
 8007c14:	b913      	cbnz	r3, 8007c1c <_printf_float+0x1a4>
 8007c16:	6822      	ldr	r2, [r4, #0]
 8007c18:	07d2      	lsls	r2, r2, #31
 8007c1a:	d501      	bpl.n	8007c20 <_printf_float+0x1a8>
 8007c1c:	3302      	adds	r3, #2
 8007c1e:	e7f4      	b.n	8007c0a <_printf_float+0x192>
 8007c20:	2301      	movs	r3, #1
 8007c22:	e7f2      	b.n	8007c0a <_printf_float+0x192>
 8007c24:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007c28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c2a:	4299      	cmp	r1, r3
 8007c2c:	db05      	blt.n	8007c3a <_printf_float+0x1c2>
 8007c2e:	6823      	ldr	r3, [r4, #0]
 8007c30:	6121      	str	r1, [r4, #16]
 8007c32:	07d8      	lsls	r0, r3, #31
 8007c34:	d5ea      	bpl.n	8007c0c <_printf_float+0x194>
 8007c36:	1c4b      	adds	r3, r1, #1
 8007c38:	e7e7      	b.n	8007c0a <_printf_float+0x192>
 8007c3a:	2900      	cmp	r1, #0
 8007c3c:	bfd4      	ite	le
 8007c3e:	f1c1 0202 	rsble	r2, r1, #2
 8007c42:	2201      	movgt	r2, #1
 8007c44:	4413      	add	r3, r2
 8007c46:	e7e0      	b.n	8007c0a <_printf_float+0x192>
 8007c48:	6823      	ldr	r3, [r4, #0]
 8007c4a:	055a      	lsls	r2, r3, #21
 8007c4c:	d407      	bmi.n	8007c5e <_printf_float+0x1e6>
 8007c4e:	6923      	ldr	r3, [r4, #16]
 8007c50:	4642      	mov	r2, r8
 8007c52:	4631      	mov	r1, r6
 8007c54:	4628      	mov	r0, r5
 8007c56:	47b8      	blx	r7
 8007c58:	3001      	adds	r0, #1
 8007c5a:	d12b      	bne.n	8007cb4 <_printf_float+0x23c>
 8007c5c:	e767      	b.n	8007b2e <_printf_float+0xb6>
 8007c5e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007c62:	f240 80dd 	bls.w	8007e20 <_printf_float+0x3a8>
 8007c66:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	f7f8 ff3b 	bl	8000ae8 <__aeabi_dcmpeq>
 8007c72:	2800      	cmp	r0, #0
 8007c74:	d033      	beq.n	8007cde <_printf_float+0x266>
 8007c76:	4a37      	ldr	r2, [pc, #220]	@ (8007d54 <_printf_float+0x2dc>)
 8007c78:	2301      	movs	r3, #1
 8007c7a:	4631      	mov	r1, r6
 8007c7c:	4628      	mov	r0, r5
 8007c7e:	47b8      	blx	r7
 8007c80:	3001      	adds	r0, #1
 8007c82:	f43f af54 	beq.w	8007b2e <_printf_float+0xb6>
 8007c86:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007c8a:	4543      	cmp	r3, r8
 8007c8c:	db02      	blt.n	8007c94 <_printf_float+0x21c>
 8007c8e:	6823      	ldr	r3, [r4, #0]
 8007c90:	07d8      	lsls	r0, r3, #31
 8007c92:	d50f      	bpl.n	8007cb4 <_printf_float+0x23c>
 8007c94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c98:	4631      	mov	r1, r6
 8007c9a:	4628      	mov	r0, r5
 8007c9c:	47b8      	blx	r7
 8007c9e:	3001      	adds	r0, #1
 8007ca0:	f43f af45 	beq.w	8007b2e <_printf_float+0xb6>
 8007ca4:	f04f 0900 	mov.w	r9, #0
 8007ca8:	f108 38ff 	add.w	r8, r8, #4294967295
 8007cac:	f104 0a1a 	add.w	sl, r4, #26
 8007cb0:	45c8      	cmp	r8, r9
 8007cb2:	dc09      	bgt.n	8007cc8 <_printf_float+0x250>
 8007cb4:	6823      	ldr	r3, [r4, #0]
 8007cb6:	079b      	lsls	r3, r3, #30
 8007cb8:	f100 8103 	bmi.w	8007ec2 <_printf_float+0x44a>
 8007cbc:	68e0      	ldr	r0, [r4, #12]
 8007cbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007cc0:	4298      	cmp	r0, r3
 8007cc2:	bfb8      	it	lt
 8007cc4:	4618      	movlt	r0, r3
 8007cc6:	e734      	b.n	8007b32 <_printf_float+0xba>
 8007cc8:	2301      	movs	r3, #1
 8007cca:	4652      	mov	r2, sl
 8007ccc:	4631      	mov	r1, r6
 8007cce:	4628      	mov	r0, r5
 8007cd0:	47b8      	blx	r7
 8007cd2:	3001      	adds	r0, #1
 8007cd4:	f43f af2b 	beq.w	8007b2e <_printf_float+0xb6>
 8007cd8:	f109 0901 	add.w	r9, r9, #1
 8007cdc:	e7e8      	b.n	8007cb0 <_printf_float+0x238>
 8007cde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	dc39      	bgt.n	8007d58 <_printf_float+0x2e0>
 8007ce4:	4a1b      	ldr	r2, [pc, #108]	@ (8007d54 <_printf_float+0x2dc>)
 8007ce6:	2301      	movs	r3, #1
 8007ce8:	4631      	mov	r1, r6
 8007cea:	4628      	mov	r0, r5
 8007cec:	47b8      	blx	r7
 8007cee:	3001      	adds	r0, #1
 8007cf0:	f43f af1d 	beq.w	8007b2e <_printf_float+0xb6>
 8007cf4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007cf8:	ea59 0303 	orrs.w	r3, r9, r3
 8007cfc:	d102      	bne.n	8007d04 <_printf_float+0x28c>
 8007cfe:	6823      	ldr	r3, [r4, #0]
 8007d00:	07d9      	lsls	r1, r3, #31
 8007d02:	d5d7      	bpl.n	8007cb4 <_printf_float+0x23c>
 8007d04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d08:	4631      	mov	r1, r6
 8007d0a:	4628      	mov	r0, r5
 8007d0c:	47b8      	blx	r7
 8007d0e:	3001      	adds	r0, #1
 8007d10:	f43f af0d 	beq.w	8007b2e <_printf_float+0xb6>
 8007d14:	f04f 0a00 	mov.w	sl, #0
 8007d18:	f104 0b1a 	add.w	fp, r4, #26
 8007d1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d1e:	425b      	negs	r3, r3
 8007d20:	4553      	cmp	r3, sl
 8007d22:	dc01      	bgt.n	8007d28 <_printf_float+0x2b0>
 8007d24:	464b      	mov	r3, r9
 8007d26:	e793      	b.n	8007c50 <_printf_float+0x1d8>
 8007d28:	2301      	movs	r3, #1
 8007d2a:	465a      	mov	r2, fp
 8007d2c:	4631      	mov	r1, r6
 8007d2e:	4628      	mov	r0, r5
 8007d30:	47b8      	blx	r7
 8007d32:	3001      	adds	r0, #1
 8007d34:	f43f aefb 	beq.w	8007b2e <_printf_float+0xb6>
 8007d38:	f10a 0a01 	add.w	sl, sl, #1
 8007d3c:	e7ee      	b.n	8007d1c <_printf_float+0x2a4>
 8007d3e:	bf00      	nop
 8007d40:	7fefffff 	.word	0x7fefffff
 8007d44:	0801c2e8 	.word	0x0801c2e8
 8007d48:	0801c2e4 	.word	0x0801c2e4
 8007d4c:	0801c2f0 	.word	0x0801c2f0
 8007d50:	0801c2ec 	.word	0x0801c2ec
 8007d54:	0801c2f4 	.word	0x0801c2f4
 8007d58:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007d5a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007d5e:	4553      	cmp	r3, sl
 8007d60:	bfa8      	it	ge
 8007d62:	4653      	movge	r3, sl
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	4699      	mov	r9, r3
 8007d68:	dc36      	bgt.n	8007dd8 <_printf_float+0x360>
 8007d6a:	f04f 0b00 	mov.w	fp, #0
 8007d6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007d72:	f104 021a 	add.w	r2, r4, #26
 8007d76:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007d78:	9306      	str	r3, [sp, #24]
 8007d7a:	eba3 0309 	sub.w	r3, r3, r9
 8007d7e:	455b      	cmp	r3, fp
 8007d80:	dc31      	bgt.n	8007de6 <_printf_float+0x36e>
 8007d82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d84:	459a      	cmp	sl, r3
 8007d86:	dc3a      	bgt.n	8007dfe <_printf_float+0x386>
 8007d88:	6823      	ldr	r3, [r4, #0]
 8007d8a:	07da      	lsls	r2, r3, #31
 8007d8c:	d437      	bmi.n	8007dfe <_printf_float+0x386>
 8007d8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d90:	ebaa 0903 	sub.w	r9, sl, r3
 8007d94:	9b06      	ldr	r3, [sp, #24]
 8007d96:	ebaa 0303 	sub.w	r3, sl, r3
 8007d9a:	4599      	cmp	r9, r3
 8007d9c:	bfa8      	it	ge
 8007d9e:	4699      	movge	r9, r3
 8007da0:	f1b9 0f00 	cmp.w	r9, #0
 8007da4:	dc33      	bgt.n	8007e0e <_printf_float+0x396>
 8007da6:	f04f 0800 	mov.w	r8, #0
 8007daa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007dae:	f104 0b1a 	add.w	fp, r4, #26
 8007db2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007db4:	ebaa 0303 	sub.w	r3, sl, r3
 8007db8:	eba3 0309 	sub.w	r3, r3, r9
 8007dbc:	4543      	cmp	r3, r8
 8007dbe:	f77f af79 	ble.w	8007cb4 <_printf_float+0x23c>
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	465a      	mov	r2, fp
 8007dc6:	4631      	mov	r1, r6
 8007dc8:	4628      	mov	r0, r5
 8007dca:	47b8      	blx	r7
 8007dcc:	3001      	adds	r0, #1
 8007dce:	f43f aeae 	beq.w	8007b2e <_printf_float+0xb6>
 8007dd2:	f108 0801 	add.w	r8, r8, #1
 8007dd6:	e7ec      	b.n	8007db2 <_printf_float+0x33a>
 8007dd8:	4642      	mov	r2, r8
 8007dda:	4631      	mov	r1, r6
 8007ddc:	4628      	mov	r0, r5
 8007dde:	47b8      	blx	r7
 8007de0:	3001      	adds	r0, #1
 8007de2:	d1c2      	bne.n	8007d6a <_printf_float+0x2f2>
 8007de4:	e6a3      	b.n	8007b2e <_printf_float+0xb6>
 8007de6:	2301      	movs	r3, #1
 8007de8:	4631      	mov	r1, r6
 8007dea:	4628      	mov	r0, r5
 8007dec:	9206      	str	r2, [sp, #24]
 8007dee:	47b8      	blx	r7
 8007df0:	3001      	adds	r0, #1
 8007df2:	f43f ae9c 	beq.w	8007b2e <_printf_float+0xb6>
 8007df6:	9a06      	ldr	r2, [sp, #24]
 8007df8:	f10b 0b01 	add.w	fp, fp, #1
 8007dfc:	e7bb      	b.n	8007d76 <_printf_float+0x2fe>
 8007dfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e02:	4631      	mov	r1, r6
 8007e04:	4628      	mov	r0, r5
 8007e06:	47b8      	blx	r7
 8007e08:	3001      	adds	r0, #1
 8007e0a:	d1c0      	bne.n	8007d8e <_printf_float+0x316>
 8007e0c:	e68f      	b.n	8007b2e <_printf_float+0xb6>
 8007e0e:	9a06      	ldr	r2, [sp, #24]
 8007e10:	464b      	mov	r3, r9
 8007e12:	4442      	add	r2, r8
 8007e14:	4631      	mov	r1, r6
 8007e16:	4628      	mov	r0, r5
 8007e18:	47b8      	blx	r7
 8007e1a:	3001      	adds	r0, #1
 8007e1c:	d1c3      	bne.n	8007da6 <_printf_float+0x32e>
 8007e1e:	e686      	b.n	8007b2e <_printf_float+0xb6>
 8007e20:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007e24:	f1ba 0f01 	cmp.w	sl, #1
 8007e28:	dc01      	bgt.n	8007e2e <_printf_float+0x3b6>
 8007e2a:	07db      	lsls	r3, r3, #31
 8007e2c:	d536      	bpl.n	8007e9c <_printf_float+0x424>
 8007e2e:	2301      	movs	r3, #1
 8007e30:	4642      	mov	r2, r8
 8007e32:	4631      	mov	r1, r6
 8007e34:	4628      	mov	r0, r5
 8007e36:	47b8      	blx	r7
 8007e38:	3001      	adds	r0, #1
 8007e3a:	f43f ae78 	beq.w	8007b2e <_printf_float+0xb6>
 8007e3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e42:	4631      	mov	r1, r6
 8007e44:	4628      	mov	r0, r5
 8007e46:	47b8      	blx	r7
 8007e48:	3001      	adds	r0, #1
 8007e4a:	f43f ae70 	beq.w	8007b2e <_printf_float+0xb6>
 8007e4e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007e52:	2200      	movs	r2, #0
 8007e54:	2300      	movs	r3, #0
 8007e56:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007e5a:	f7f8 fe45 	bl	8000ae8 <__aeabi_dcmpeq>
 8007e5e:	b9c0      	cbnz	r0, 8007e92 <_printf_float+0x41a>
 8007e60:	4653      	mov	r3, sl
 8007e62:	f108 0201 	add.w	r2, r8, #1
 8007e66:	4631      	mov	r1, r6
 8007e68:	4628      	mov	r0, r5
 8007e6a:	47b8      	blx	r7
 8007e6c:	3001      	adds	r0, #1
 8007e6e:	d10c      	bne.n	8007e8a <_printf_float+0x412>
 8007e70:	e65d      	b.n	8007b2e <_printf_float+0xb6>
 8007e72:	2301      	movs	r3, #1
 8007e74:	465a      	mov	r2, fp
 8007e76:	4631      	mov	r1, r6
 8007e78:	4628      	mov	r0, r5
 8007e7a:	47b8      	blx	r7
 8007e7c:	3001      	adds	r0, #1
 8007e7e:	f43f ae56 	beq.w	8007b2e <_printf_float+0xb6>
 8007e82:	f108 0801 	add.w	r8, r8, #1
 8007e86:	45d0      	cmp	r8, sl
 8007e88:	dbf3      	blt.n	8007e72 <_printf_float+0x3fa>
 8007e8a:	464b      	mov	r3, r9
 8007e8c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007e90:	e6df      	b.n	8007c52 <_printf_float+0x1da>
 8007e92:	f04f 0800 	mov.w	r8, #0
 8007e96:	f104 0b1a 	add.w	fp, r4, #26
 8007e9a:	e7f4      	b.n	8007e86 <_printf_float+0x40e>
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	4642      	mov	r2, r8
 8007ea0:	e7e1      	b.n	8007e66 <_printf_float+0x3ee>
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	464a      	mov	r2, r9
 8007ea6:	4631      	mov	r1, r6
 8007ea8:	4628      	mov	r0, r5
 8007eaa:	47b8      	blx	r7
 8007eac:	3001      	adds	r0, #1
 8007eae:	f43f ae3e 	beq.w	8007b2e <_printf_float+0xb6>
 8007eb2:	f108 0801 	add.w	r8, r8, #1
 8007eb6:	68e3      	ldr	r3, [r4, #12]
 8007eb8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007eba:	1a5b      	subs	r3, r3, r1
 8007ebc:	4543      	cmp	r3, r8
 8007ebe:	dcf0      	bgt.n	8007ea2 <_printf_float+0x42a>
 8007ec0:	e6fc      	b.n	8007cbc <_printf_float+0x244>
 8007ec2:	f04f 0800 	mov.w	r8, #0
 8007ec6:	f104 0919 	add.w	r9, r4, #25
 8007eca:	e7f4      	b.n	8007eb6 <_printf_float+0x43e>

08007ecc <_printf_common>:
 8007ecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ed0:	4616      	mov	r6, r2
 8007ed2:	4698      	mov	r8, r3
 8007ed4:	688a      	ldr	r2, [r1, #8]
 8007ed6:	690b      	ldr	r3, [r1, #16]
 8007ed8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007edc:	4293      	cmp	r3, r2
 8007ede:	bfb8      	it	lt
 8007ee0:	4613      	movlt	r3, r2
 8007ee2:	6033      	str	r3, [r6, #0]
 8007ee4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007ee8:	4607      	mov	r7, r0
 8007eea:	460c      	mov	r4, r1
 8007eec:	b10a      	cbz	r2, 8007ef2 <_printf_common+0x26>
 8007eee:	3301      	adds	r3, #1
 8007ef0:	6033      	str	r3, [r6, #0]
 8007ef2:	6823      	ldr	r3, [r4, #0]
 8007ef4:	0699      	lsls	r1, r3, #26
 8007ef6:	bf42      	ittt	mi
 8007ef8:	6833      	ldrmi	r3, [r6, #0]
 8007efa:	3302      	addmi	r3, #2
 8007efc:	6033      	strmi	r3, [r6, #0]
 8007efe:	6825      	ldr	r5, [r4, #0]
 8007f00:	f015 0506 	ands.w	r5, r5, #6
 8007f04:	d106      	bne.n	8007f14 <_printf_common+0x48>
 8007f06:	f104 0a19 	add.w	sl, r4, #25
 8007f0a:	68e3      	ldr	r3, [r4, #12]
 8007f0c:	6832      	ldr	r2, [r6, #0]
 8007f0e:	1a9b      	subs	r3, r3, r2
 8007f10:	42ab      	cmp	r3, r5
 8007f12:	dc26      	bgt.n	8007f62 <_printf_common+0x96>
 8007f14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007f18:	6822      	ldr	r2, [r4, #0]
 8007f1a:	3b00      	subs	r3, #0
 8007f1c:	bf18      	it	ne
 8007f1e:	2301      	movne	r3, #1
 8007f20:	0692      	lsls	r2, r2, #26
 8007f22:	d42b      	bmi.n	8007f7c <_printf_common+0xb0>
 8007f24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007f28:	4641      	mov	r1, r8
 8007f2a:	4638      	mov	r0, r7
 8007f2c:	47c8      	blx	r9
 8007f2e:	3001      	adds	r0, #1
 8007f30:	d01e      	beq.n	8007f70 <_printf_common+0xa4>
 8007f32:	6823      	ldr	r3, [r4, #0]
 8007f34:	6922      	ldr	r2, [r4, #16]
 8007f36:	f003 0306 	and.w	r3, r3, #6
 8007f3a:	2b04      	cmp	r3, #4
 8007f3c:	bf02      	ittt	eq
 8007f3e:	68e5      	ldreq	r5, [r4, #12]
 8007f40:	6833      	ldreq	r3, [r6, #0]
 8007f42:	1aed      	subeq	r5, r5, r3
 8007f44:	68a3      	ldr	r3, [r4, #8]
 8007f46:	bf0c      	ite	eq
 8007f48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007f4c:	2500      	movne	r5, #0
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	bfc4      	itt	gt
 8007f52:	1a9b      	subgt	r3, r3, r2
 8007f54:	18ed      	addgt	r5, r5, r3
 8007f56:	2600      	movs	r6, #0
 8007f58:	341a      	adds	r4, #26
 8007f5a:	42b5      	cmp	r5, r6
 8007f5c:	d11a      	bne.n	8007f94 <_printf_common+0xc8>
 8007f5e:	2000      	movs	r0, #0
 8007f60:	e008      	b.n	8007f74 <_printf_common+0xa8>
 8007f62:	2301      	movs	r3, #1
 8007f64:	4652      	mov	r2, sl
 8007f66:	4641      	mov	r1, r8
 8007f68:	4638      	mov	r0, r7
 8007f6a:	47c8      	blx	r9
 8007f6c:	3001      	adds	r0, #1
 8007f6e:	d103      	bne.n	8007f78 <_printf_common+0xac>
 8007f70:	f04f 30ff 	mov.w	r0, #4294967295
 8007f74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f78:	3501      	adds	r5, #1
 8007f7a:	e7c6      	b.n	8007f0a <_printf_common+0x3e>
 8007f7c:	18e1      	adds	r1, r4, r3
 8007f7e:	1c5a      	adds	r2, r3, #1
 8007f80:	2030      	movs	r0, #48	@ 0x30
 8007f82:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007f86:	4422      	add	r2, r4
 8007f88:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007f8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007f90:	3302      	adds	r3, #2
 8007f92:	e7c7      	b.n	8007f24 <_printf_common+0x58>
 8007f94:	2301      	movs	r3, #1
 8007f96:	4622      	mov	r2, r4
 8007f98:	4641      	mov	r1, r8
 8007f9a:	4638      	mov	r0, r7
 8007f9c:	47c8      	blx	r9
 8007f9e:	3001      	adds	r0, #1
 8007fa0:	d0e6      	beq.n	8007f70 <_printf_common+0xa4>
 8007fa2:	3601      	adds	r6, #1
 8007fa4:	e7d9      	b.n	8007f5a <_printf_common+0x8e>
	...

08007fa8 <_printf_i>:
 8007fa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007fac:	7e0f      	ldrb	r7, [r1, #24]
 8007fae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007fb0:	2f78      	cmp	r7, #120	@ 0x78
 8007fb2:	4691      	mov	r9, r2
 8007fb4:	4680      	mov	r8, r0
 8007fb6:	460c      	mov	r4, r1
 8007fb8:	469a      	mov	sl, r3
 8007fba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007fbe:	d807      	bhi.n	8007fd0 <_printf_i+0x28>
 8007fc0:	2f62      	cmp	r7, #98	@ 0x62
 8007fc2:	d80a      	bhi.n	8007fda <_printf_i+0x32>
 8007fc4:	2f00      	cmp	r7, #0
 8007fc6:	f000 80d1 	beq.w	800816c <_printf_i+0x1c4>
 8007fca:	2f58      	cmp	r7, #88	@ 0x58
 8007fcc:	f000 80b8 	beq.w	8008140 <_printf_i+0x198>
 8007fd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007fd4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007fd8:	e03a      	b.n	8008050 <_printf_i+0xa8>
 8007fda:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007fde:	2b15      	cmp	r3, #21
 8007fe0:	d8f6      	bhi.n	8007fd0 <_printf_i+0x28>
 8007fe2:	a101      	add	r1, pc, #4	@ (adr r1, 8007fe8 <_printf_i+0x40>)
 8007fe4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007fe8:	08008041 	.word	0x08008041
 8007fec:	08008055 	.word	0x08008055
 8007ff0:	08007fd1 	.word	0x08007fd1
 8007ff4:	08007fd1 	.word	0x08007fd1
 8007ff8:	08007fd1 	.word	0x08007fd1
 8007ffc:	08007fd1 	.word	0x08007fd1
 8008000:	08008055 	.word	0x08008055
 8008004:	08007fd1 	.word	0x08007fd1
 8008008:	08007fd1 	.word	0x08007fd1
 800800c:	08007fd1 	.word	0x08007fd1
 8008010:	08007fd1 	.word	0x08007fd1
 8008014:	08008153 	.word	0x08008153
 8008018:	0800807f 	.word	0x0800807f
 800801c:	0800810d 	.word	0x0800810d
 8008020:	08007fd1 	.word	0x08007fd1
 8008024:	08007fd1 	.word	0x08007fd1
 8008028:	08008175 	.word	0x08008175
 800802c:	08007fd1 	.word	0x08007fd1
 8008030:	0800807f 	.word	0x0800807f
 8008034:	08007fd1 	.word	0x08007fd1
 8008038:	08007fd1 	.word	0x08007fd1
 800803c:	08008115 	.word	0x08008115
 8008040:	6833      	ldr	r3, [r6, #0]
 8008042:	1d1a      	adds	r2, r3, #4
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	6032      	str	r2, [r6, #0]
 8008048:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800804c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008050:	2301      	movs	r3, #1
 8008052:	e09c      	b.n	800818e <_printf_i+0x1e6>
 8008054:	6833      	ldr	r3, [r6, #0]
 8008056:	6820      	ldr	r0, [r4, #0]
 8008058:	1d19      	adds	r1, r3, #4
 800805a:	6031      	str	r1, [r6, #0]
 800805c:	0606      	lsls	r6, r0, #24
 800805e:	d501      	bpl.n	8008064 <_printf_i+0xbc>
 8008060:	681d      	ldr	r5, [r3, #0]
 8008062:	e003      	b.n	800806c <_printf_i+0xc4>
 8008064:	0645      	lsls	r5, r0, #25
 8008066:	d5fb      	bpl.n	8008060 <_printf_i+0xb8>
 8008068:	f9b3 5000 	ldrsh.w	r5, [r3]
 800806c:	2d00      	cmp	r5, #0
 800806e:	da03      	bge.n	8008078 <_printf_i+0xd0>
 8008070:	232d      	movs	r3, #45	@ 0x2d
 8008072:	426d      	negs	r5, r5
 8008074:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008078:	4858      	ldr	r0, [pc, #352]	@ (80081dc <_printf_i+0x234>)
 800807a:	230a      	movs	r3, #10
 800807c:	e011      	b.n	80080a2 <_printf_i+0xfa>
 800807e:	6821      	ldr	r1, [r4, #0]
 8008080:	6833      	ldr	r3, [r6, #0]
 8008082:	0608      	lsls	r0, r1, #24
 8008084:	f853 5b04 	ldr.w	r5, [r3], #4
 8008088:	d402      	bmi.n	8008090 <_printf_i+0xe8>
 800808a:	0649      	lsls	r1, r1, #25
 800808c:	bf48      	it	mi
 800808e:	b2ad      	uxthmi	r5, r5
 8008090:	2f6f      	cmp	r7, #111	@ 0x6f
 8008092:	4852      	ldr	r0, [pc, #328]	@ (80081dc <_printf_i+0x234>)
 8008094:	6033      	str	r3, [r6, #0]
 8008096:	bf14      	ite	ne
 8008098:	230a      	movne	r3, #10
 800809a:	2308      	moveq	r3, #8
 800809c:	2100      	movs	r1, #0
 800809e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80080a2:	6866      	ldr	r6, [r4, #4]
 80080a4:	60a6      	str	r6, [r4, #8]
 80080a6:	2e00      	cmp	r6, #0
 80080a8:	db05      	blt.n	80080b6 <_printf_i+0x10e>
 80080aa:	6821      	ldr	r1, [r4, #0]
 80080ac:	432e      	orrs	r6, r5
 80080ae:	f021 0104 	bic.w	r1, r1, #4
 80080b2:	6021      	str	r1, [r4, #0]
 80080b4:	d04b      	beq.n	800814e <_printf_i+0x1a6>
 80080b6:	4616      	mov	r6, r2
 80080b8:	fbb5 f1f3 	udiv	r1, r5, r3
 80080bc:	fb03 5711 	mls	r7, r3, r1, r5
 80080c0:	5dc7      	ldrb	r7, [r0, r7]
 80080c2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80080c6:	462f      	mov	r7, r5
 80080c8:	42bb      	cmp	r3, r7
 80080ca:	460d      	mov	r5, r1
 80080cc:	d9f4      	bls.n	80080b8 <_printf_i+0x110>
 80080ce:	2b08      	cmp	r3, #8
 80080d0:	d10b      	bne.n	80080ea <_printf_i+0x142>
 80080d2:	6823      	ldr	r3, [r4, #0]
 80080d4:	07df      	lsls	r7, r3, #31
 80080d6:	d508      	bpl.n	80080ea <_printf_i+0x142>
 80080d8:	6923      	ldr	r3, [r4, #16]
 80080da:	6861      	ldr	r1, [r4, #4]
 80080dc:	4299      	cmp	r1, r3
 80080de:	bfde      	ittt	le
 80080e0:	2330      	movle	r3, #48	@ 0x30
 80080e2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80080e6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80080ea:	1b92      	subs	r2, r2, r6
 80080ec:	6122      	str	r2, [r4, #16]
 80080ee:	f8cd a000 	str.w	sl, [sp]
 80080f2:	464b      	mov	r3, r9
 80080f4:	aa03      	add	r2, sp, #12
 80080f6:	4621      	mov	r1, r4
 80080f8:	4640      	mov	r0, r8
 80080fa:	f7ff fee7 	bl	8007ecc <_printf_common>
 80080fe:	3001      	adds	r0, #1
 8008100:	d14a      	bne.n	8008198 <_printf_i+0x1f0>
 8008102:	f04f 30ff 	mov.w	r0, #4294967295
 8008106:	b004      	add	sp, #16
 8008108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800810c:	6823      	ldr	r3, [r4, #0]
 800810e:	f043 0320 	orr.w	r3, r3, #32
 8008112:	6023      	str	r3, [r4, #0]
 8008114:	4832      	ldr	r0, [pc, #200]	@ (80081e0 <_printf_i+0x238>)
 8008116:	2778      	movs	r7, #120	@ 0x78
 8008118:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800811c:	6823      	ldr	r3, [r4, #0]
 800811e:	6831      	ldr	r1, [r6, #0]
 8008120:	061f      	lsls	r7, r3, #24
 8008122:	f851 5b04 	ldr.w	r5, [r1], #4
 8008126:	d402      	bmi.n	800812e <_printf_i+0x186>
 8008128:	065f      	lsls	r7, r3, #25
 800812a:	bf48      	it	mi
 800812c:	b2ad      	uxthmi	r5, r5
 800812e:	6031      	str	r1, [r6, #0]
 8008130:	07d9      	lsls	r1, r3, #31
 8008132:	bf44      	itt	mi
 8008134:	f043 0320 	orrmi.w	r3, r3, #32
 8008138:	6023      	strmi	r3, [r4, #0]
 800813a:	b11d      	cbz	r5, 8008144 <_printf_i+0x19c>
 800813c:	2310      	movs	r3, #16
 800813e:	e7ad      	b.n	800809c <_printf_i+0xf4>
 8008140:	4826      	ldr	r0, [pc, #152]	@ (80081dc <_printf_i+0x234>)
 8008142:	e7e9      	b.n	8008118 <_printf_i+0x170>
 8008144:	6823      	ldr	r3, [r4, #0]
 8008146:	f023 0320 	bic.w	r3, r3, #32
 800814a:	6023      	str	r3, [r4, #0]
 800814c:	e7f6      	b.n	800813c <_printf_i+0x194>
 800814e:	4616      	mov	r6, r2
 8008150:	e7bd      	b.n	80080ce <_printf_i+0x126>
 8008152:	6833      	ldr	r3, [r6, #0]
 8008154:	6825      	ldr	r5, [r4, #0]
 8008156:	6961      	ldr	r1, [r4, #20]
 8008158:	1d18      	adds	r0, r3, #4
 800815a:	6030      	str	r0, [r6, #0]
 800815c:	062e      	lsls	r6, r5, #24
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	d501      	bpl.n	8008166 <_printf_i+0x1be>
 8008162:	6019      	str	r1, [r3, #0]
 8008164:	e002      	b.n	800816c <_printf_i+0x1c4>
 8008166:	0668      	lsls	r0, r5, #25
 8008168:	d5fb      	bpl.n	8008162 <_printf_i+0x1ba>
 800816a:	8019      	strh	r1, [r3, #0]
 800816c:	2300      	movs	r3, #0
 800816e:	6123      	str	r3, [r4, #16]
 8008170:	4616      	mov	r6, r2
 8008172:	e7bc      	b.n	80080ee <_printf_i+0x146>
 8008174:	6833      	ldr	r3, [r6, #0]
 8008176:	1d1a      	adds	r2, r3, #4
 8008178:	6032      	str	r2, [r6, #0]
 800817a:	681e      	ldr	r6, [r3, #0]
 800817c:	6862      	ldr	r2, [r4, #4]
 800817e:	2100      	movs	r1, #0
 8008180:	4630      	mov	r0, r6
 8008182:	f7f8 f835 	bl	80001f0 <memchr>
 8008186:	b108      	cbz	r0, 800818c <_printf_i+0x1e4>
 8008188:	1b80      	subs	r0, r0, r6
 800818a:	6060      	str	r0, [r4, #4]
 800818c:	6863      	ldr	r3, [r4, #4]
 800818e:	6123      	str	r3, [r4, #16]
 8008190:	2300      	movs	r3, #0
 8008192:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008196:	e7aa      	b.n	80080ee <_printf_i+0x146>
 8008198:	6923      	ldr	r3, [r4, #16]
 800819a:	4632      	mov	r2, r6
 800819c:	4649      	mov	r1, r9
 800819e:	4640      	mov	r0, r8
 80081a0:	47d0      	blx	sl
 80081a2:	3001      	adds	r0, #1
 80081a4:	d0ad      	beq.n	8008102 <_printf_i+0x15a>
 80081a6:	6823      	ldr	r3, [r4, #0]
 80081a8:	079b      	lsls	r3, r3, #30
 80081aa:	d413      	bmi.n	80081d4 <_printf_i+0x22c>
 80081ac:	68e0      	ldr	r0, [r4, #12]
 80081ae:	9b03      	ldr	r3, [sp, #12]
 80081b0:	4298      	cmp	r0, r3
 80081b2:	bfb8      	it	lt
 80081b4:	4618      	movlt	r0, r3
 80081b6:	e7a6      	b.n	8008106 <_printf_i+0x15e>
 80081b8:	2301      	movs	r3, #1
 80081ba:	4632      	mov	r2, r6
 80081bc:	4649      	mov	r1, r9
 80081be:	4640      	mov	r0, r8
 80081c0:	47d0      	blx	sl
 80081c2:	3001      	adds	r0, #1
 80081c4:	d09d      	beq.n	8008102 <_printf_i+0x15a>
 80081c6:	3501      	adds	r5, #1
 80081c8:	68e3      	ldr	r3, [r4, #12]
 80081ca:	9903      	ldr	r1, [sp, #12]
 80081cc:	1a5b      	subs	r3, r3, r1
 80081ce:	42ab      	cmp	r3, r5
 80081d0:	dcf2      	bgt.n	80081b8 <_printf_i+0x210>
 80081d2:	e7eb      	b.n	80081ac <_printf_i+0x204>
 80081d4:	2500      	movs	r5, #0
 80081d6:	f104 0619 	add.w	r6, r4, #25
 80081da:	e7f5      	b.n	80081c8 <_printf_i+0x220>
 80081dc:	0801c2f6 	.word	0x0801c2f6
 80081e0:	0801c307 	.word	0x0801c307

080081e4 <std>:
 80081e4:	2300      	movs	r3, #0
 80081e6:	b510      	push	{r4, lr}
 80081e8:	4604      	mov	r4, r0
 80081ea:	e9c0 3300 	strd	r3, r3, [r0]
 80081ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80081f2:	6083      	str	r3, [r0, #8]
 80081f4:	8181      	strh	r1, [r0, #12]
 80081f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80081f8:	81c2      	strh	r2, [r0, #14]
 80081fa:	6183      	str	r3, [r0, #24]
 80081fc:	4619      	mov	r1, r3
 80081fe:	2208      	movs	r2, #8
 8008200:	305c      	adds	r0, #92	@ 0x5c
 8008202:	f000 f9a8 	bl	8008556 <memset>
 8008206:	4b0d      	ldr	r3, [pc, #52]	@ (800823c <std+0x58>)
 8008208:	6263      	str	r3, [r4, #36]	@ 0x24
 800820a:	4b0d      	ldr	r3, [pc, #52]	@ (8008240 <std+0x5c>)
 800820c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800820e:	4b0d      	ldr	r3, [pc, #52]	@ (8008244 <std+0x60>)
 8008210:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008212:	4b0d      	ldr	r3, [pc, #52]	@ (8008248 <std+0x64>)
 8008214:	6323      	str	r3, [r4, #48]	@ 0x30
 8008216:	4b0d      	ldr	r3, [pc, #52]	@ (800824c <std+0x68>)
 8008218:	6224      	str	r4, [r4, #32]
 800821a:	429c      	cmp	r4, r3
 800821c:	d006      	beq.n	800822c <std+0x48>
 800821e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008222:	4294      	cmp	r4, r2
 8008224:	d002      	beq.n	800822c <std+0x48>
 8008226:	33d0      	adds	r3, #208	@ 0xd0
 8008228:	429c      	cmp	r4, r3
 800822a:	d105      	bne.n	8008238 <std+0x54>
 800822c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008230:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008234:	f000 ba0c 	b.w	8008650 <__retarget_lock_init_recursive>
 8008238:	bd10      	pop	{r4, pc}
 800823a:	bf00      	nop
 800823c:	080084d1 	.word	0x080084d1
 8008240:	080084f3 	.word	0x080084f3
 8008244:	0800852b 	.word	0x0800852b
 8008248:	0800854f 	.word	0x0800854f
 800824c:	2000229c 	.word	0x2000229c

08008250 <stdio_exit_handler>:
 8008250:	4a02      	ldr	r2, [pc, #8]	@ (800825c <stdio_exit_handler+0xc>)
 8008252:	4903      	ldr	r1, [pc, #12]	@ (8008260 <stdio_exit_handler+0x10>)
 8008254:	4803      	ldr	r0, [pc, #12]	@ (8008264 <stdio_exit_handler+0x14>)
 8008256:	f000 b869 	b.w	800832c <_fwalk_sglue>
 800825a:	bf00      	nop
 800825c:	20000860 	.word	0x20000860
 8008260:	08009d25 	.word	0x08009d25
 8008264:	20000870 	.word	0x20000870

08008268 <cleanup_stdio>:
 8008268:	6841      	ldr	r1, [r0, #4]
 800826a:	4b0c      	ldr	r3, [pc, #48]	@ (800829c <cleanup_stdio+0x34>)
 800826c:	4299      	cmp	r1, r3
 800826e:	b510      	push	{r4, lr}
 8008270:	4604      	mov	r4, r0
 8008272:	d001      	beq.n	8008278 <cleanup_stdio+0x10>
 8008274:	f001 fd56 	bl	8009d24 <_fflush_r>
 8008278:	68a1      	ldr	r1, [r4, #8]
 800827a:	4b09      	ldr	r3, [pc, #36]	@ (80082a0 <cleanup_stdio+0x38>)
 800827c:	4299      	cmp	r1, r3
 800827e:	d002      	beq.n	8008286 <cleanup_stdio+0x1e>
 8008280:	4620      	mov	r0, r4
 8008282:	f001 fd4f 	bl	8009d24 <_fflush_r>
 8008286:	68e1      	ldr	r1, [r4, #12]
 8008288:	4b06      	ldr	r3, [pc, #24]	@ (80082a4 <cleanup_stdio+0x3c>)
 800828a:	4299      	cmp	r1, r3
 800828c:	d004      	beq.n	8008298 <cleanup_stdio+0x30>
 800828e:	4620      	mov	r0, r4
 8008290:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008294:	f001 bd46 	b.w	8009d24 <_fflush_r>
 8008298:	bd10      	pop	{r4, pc}
 800829a:	bf00      	nop
 800829c:	2000229c 	.word	0x2000229c
 80082a0:	20002304 	.word	0x20002304
 80082a4:	2000236c 	.word	0x2000236c

080082a8 <global_stdio_init.part.0>:
 80082a8:	b510      	push	{r4, lr}
 80082aa:	4b0b      	ldr	r3, [pc, #44]	@ (80082d8 <global_stdio_init.part.0+0x30>)
 80082ac:	4c0b      	ldr	r4, [pc, #44]	@ (80082dc <global_stdio_init.part.0+0x34>)
 80082ae:	4a0c      	ldr	r2, [pc, #48]	@ (80082e0 <global_stdio_init.part.0+0x38>)
 80082b0:	601a      	str	r2, [r3, #0]
 80082b2:	4620      	mov	r0, r4
 80082b4:	2200      	movs	r2, #0
 80082b6:	2104      	movs	r1, #4
 80082b8:	f7ff ff94 	bl	80081e4 <std>
 80082bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80082c0:	2201      	movs	r2, #1
 80082c2:	2109      	movs	r1, #9
 80082c4:	f7ff ff8e 	bl	80081e4 <std>
 80082c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80082cc:	2202      	movs	r2, #2
 80082ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082d2:	2112      	movs	r1, #18
 80082d4:	f7ff bf86 	b.w	80081e4 <std>
 80082d8:	200023d4 	.word	0x200023d4
 80082dc:	2000229c 	.word	0x2000229c
 80082e0:	08008251 	.word	0x08008251

080082e4 <__sfp_lock_acquire>:
 80082e4:	4801      	ldr	r0, [pc, #4]	@ (80082ec <__sfp_lock_acquire+0x8>)
 80082e6:	f000 b9b4 	b.w	8008652 <__retarget_lock_acquire_recursive>
 80082ea:	bf00      	nop
 80082ec:	200023dd 	.word	0x200023dd

080082f0 <__sfp_lock_release>:
 80082f0:	4801      	ldr	r0, [pc, #4]	@ (80082f8 <__sfp_lock_release+0x8>)
 80082f2:	f000 b9af 	b.w	8008654 <__retarget_lock_release_recursive>
 80082f6:	bf00      	nop
 80082f8:	200023dd 	.word	0x200023dd

080082fc <__sinit>:
 80082fc:	b510      	push	{r4, lr}
 80082fe:	4604      	mov	r4, r0
 8008300:	f7ff fff0 	bl	80082e4 <__sfp_lock_acquire>
 8008304:	6a23      	ldr	r3, [r4, #32]
 8008306:	b11b      	cbz	r3, 8008310 <__sinit+0x14>
 8008308:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800830c:	f7ff bff0 	b.w	80082f0 <__sfp_lock_release>
 8008310:	4b04      	ldr	r3, [pc, #16]	@ (8008324 <__sinit+0x28>)
 8008312:	6223      	str	r3, [r4, #32]
 8008314:	4b04      	ldr	r3, [pc, #16]	@ (8008328 <__sinit+0x2c>)
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d1f5      	bne.n	8008308 <__sinit+0xc>
 800831c:	f7ff ffc4 	bl	80082a8 <global_stdio_init.part.0>
 8008320:	e7f2      	b.n	8008308 <__sinit+0xc>
 8008322:	bf00      	nop
 8008324:	08008269 	.word	0x08008269
 8008328:	200023d4 	.word	0x200023d4

0800832c <_fwalk_sglue>:
 800832c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008330:	4607      	mov	r7, r0
 8008332:	4688      	mov	r8, r1
 8008334:	4614      	mov	r4, r2
 8008336:	2600      	movs	r6, #0
 8008338:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800833c:	f1b9 0901 	subs.w	r9, r9, #1
 8008340:	d505      	bpl.n	800834e <_fwalk_sglue+0x22>
 8008342:	6824      	ldr	r4, [r4, #0]
 8008344:	2c00      	cmp	r4, #0
 8008346:	d1f7      	bne.n	8008338 <_fwalk_sglue+0xc>
 8008348:	4630      	mov	r0, r6
 800834a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800834e:	89ab      	ldrh	r3, [r5, #12]
 8008350:	2b01      	cmp	r3, #1
 8008352:	d907      	bls.n	8008364 <_fwalk_sglue+0x38>
 8008354:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008358:	3301      	adds	r3, #1
 800835a:	d003      	beq.n	8008364 <_fwalk_sglue+0x38>
 800835c:	4629      	mov	r1, r5
 800835e:	4638      	mov	r0, r7
 8008360:	47c0      	blx	r8
 8008362:	4306      	orrs	r6, r0
 8008364:	3568      	adds	r5, #104	@ 0x68
 8008366:	e7e9      	b.n	800833c <_fwalk_sglue+0x10>

08008368 <setvbuf>:
 8008368:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800836c:	461d      	mov	r5, r3
 800836e:	4b57      	ldr	r3, [pc, #348]	@ (80084cc <setvbuf+0x164>)
 8008370:	681f      	ldr	r7, [r3, #0]
 8008372:	4604      	mov	r4, r0
 8008374:	460e      	mov	r6, r1
 8008376:	4690      	mov	r8, r2
 8008378:	b127      	cbz	r7, 8008384 <setvbuf+0x1c>
 800837a:	6a3b      	ldr	r3, [r7, #32]
 800837c:	b913      	cbnz	r3, 8008384 <setvbuf+0x1c>
 800837e:	4638      	mov	r0, r7
 8008380:	f7ff ffbc 	bl	80082fc <__sinit>
 8008384:	f1b8 0f02 	cmp.w	r8, #2
 8008388:	d006      	beq.n	8008398 <setvbuf+0x30>
 800838a:	f1b8 0f01 	cmp.w	r8, #1
 800838e:	f200 809a 	bhi.w	80084c6 <setvbuf+0x15e>
 8008392:	2d00      	cmp	r5, #0
 8008394:	f2c0 8097 	blt.w	80084c6 <setvbuf+0x15e>
 8008398:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800839a:	07d9      	lsls	r1, r3, #31
 800839c:	d405      	bmi.n	80083aa <setvbuf+0x42>
 800839e:	89a3      	ldrh	r3, [r4, #12]
 80083a0:	059a      	lsls	r2, r3, #22
 80083a2:	d402      	bmi.n	80083aa <setvbuf+0x42>
 80083a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80083a6:	f000 f954 	bl	8008652 <__retarget_lock_acquire_recursive>
 80083aa:	4621      	mov	r1, r4
 80083ac:	4638      	mov	r0, r7
 80083ae:	f001 fcb9 	bl	8009d24 <_fflush_r>
 80083b2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80083b4:	b141      	cbz	r1, 80083c8 <setvbuf+0x60>
 80083b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80083ba:	4299      	cmp	r1, r3
 80083bc:	d002      	beq.n	80083c4 <setvbuf+0x5c>
 80083be:	4638      	mov	r0, r7
 80083c0:	f000 ffb2 	bl	8009328 <_free_r>
 80083c4:	2300      	movs	r3, #0
 80083c6:	6363      	str	r3, [r4, #52]	@ 0x34
 80083c8:	2300      	movs	r3, #0
 80083ca:	61a3      	str	r3, [r4, #24]
 80083cc:	6063      	str	r3, [r4, #4]
 80083ce:	89a3      	ldrh	r3, [r4, #12]
 80083d0:	061b      	lsls	r3, r3, #24
 80083d2:	d503      	bpl.n	80083dc <setvbuf+0x74>
 80083d4:	6921      	ldr	r1, [r4, #16]
 80083d6:	4638      	mov	r0, r7
 80083d8:	f000 ffa6 	bl	8009328 <_free_r>
 80083dc:	89a3      	ldrh	r3, [r4, #12]
 80083de:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80083e2:	f023 0303 	bic.w	r3, r3, #3
 80083e6:	f1b8 0f02 	cmp.w	r8, #2
 80083ea:	81a3      	strh	r3, [r4, #12]
 80083ec:	d061      	beq.n	80084b2 <setvbuf+0x14a>
 80083ee:	ab01      	add	r3, sp, #4
 80083f0:	466a      	mov	r2, sp
 80083f2:	4621      	mov	r1, r4
 80083f4:	4638      	mov	r0, r7
 80083f6:	f001 fcbd 	bl	8009d74 <__swhatbuf_r>
 80083fa:	89a3      	ldrh	r3, [r4, #12]
 80083fc:	4318      	orrs	r0, r3
 80083fe:	81a0      	strh	r0, [r4, #12]
 8008400:	bb2d      	cbnz	r5, 800844e <setvbuf+0xe6>
 8008402:	9d00      	ldr	r5, [sp, #0]
 8008404:	4628      	mov	r0, r5
 8008406:	f000 ffd9 	bl	80093bc <malloc>
 800840a:	4606      	mov	r6, r0
 800840c:	2800      	cmp	r0, #0
 800840e:	d152      	bne.n	80084b6 <setvbuf+0x14e>
 8008410:	f8dd 9000 	ldr.w	r9, [sp]
 8008414:	45a9      	cmp	r9, r5
 8008416:	d140      	bne.n	800849a <setvbuf+0x132>
 8008418:	f04f 35ff 	mov.w	r5, #4294967295
 800841c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008420:	f043 0202 	orr.w	r2, r3, #2
 8008424:	81a2      	strh	r2, [r4, #12]
 8008426:	2200      	movs	r2, #0
 8008428:	60a2      	str	r2, [r4, #8]
 800842a:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800842e:	6022      	str	r2, [r4, #0]
 8008430:	6122      	str	r2, [r4, #16]
 8008432:	2201      	movs	r2, #1
 8008434:	6162      	str	r2, [r4, #20]
 8008436:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008438:	07d6      	lsls	r6, r2, #31
 800843a:	d404      	bmi.n	8008446 <setvbuf+0xde>
 800843c:	0598      	lsls	r0, r3, #22
 800843e:	d402      	bmi.n	8008446 <setvbuf+0xde>
 8008440:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008442:	f000 f907 	bl	8008654 <__retarget_lock_release_recursive>
 8008446:	4628      	mov	r0, r5
 8008448:	b003      	add	sp, #12
 800844a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800844e:	2e00      	cmp	r6, #0
 8008450:	d0d8      	beq.n	8008404 <setvbuf+0x9c>
 8008452:	6a3b      	ldr	r3, [r7, #32]
 8008454:	b913      	cbnz	r3, 800845c <setvbuf+0xf4>
 8008456:	4638      	mov	r0, r7
 8008458:	f7ff ff50 	bl	80082fc <__sinit>
 800845c:	f1b8 0f01 	cmp.w	r8, #1
 8008460:	bf08      	it	eq
 8008462:	89a3      	ldrheq	r3, [r4, #12]
 8008464:	6026      	str	r6, [r4, #0]
 8008466:	bf04      	itt	eq
 8008468:	f043 0301 	orreq.w	r3, r3, #1
 800846c:	81a3      	strheq	r3, [r4, #12]
 800846e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008472:	f013 0208 	ands.w	r2, r3, #8
 8008476:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800847a:	d01e      	beq.n	80084ba <setvbuf+0x152>
 800847c:	07d9      	lsls	r1, r3, #31
 800847e:	bf41      	itttt	mi
 8008480:	2200      	movmi	r2, #0
 8008482:	426d      	negmi	r5, r5
 8008484:	60a2      	strmi	r2, [r4, #8]
 8008486:	61a5      	strmi	r5, [r4, #24]
 8008488:	bf58      	it	pl
 800848a:	60a5      	strpl	r5, [r4, #8]
 800848c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800848e:	07d2      	lsls	r2, r2, #31
 8008490:	d401      	bmi.n	8008496 <setvbuf+0x12e>
 8008492:	059b      	lsls	r3, r3, #22
 8008494:	d513      	bpl.n	80084be <setvbuf+0x156>
 8008496:	2500      	movs	r5, #0
 8008498:	e7d5      	b.n	8008446 <setvbuf+0xde>
 800849a:	4648      	mov	r0, r9
 800849c:	f000 ff8e 	bl	80093bc <malloc>
 80084a0:	4606      	mov	r6, r0
 80084a2:	2800      	cmp	r0, #0
 80084a4:	d0b8      	beq.n	8008418 <setvbuf+0xb0>
 80084a6:	89a3      	ldrh	r3, [r4, #12]
 80084a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084ac:	81a3      	strh	r3, [r4, #12]
 80084ae:	464d      	mov	r5, r9
 80084b0:	e7cf      	b.n	8008452 <setvbuf+0xea>
 80084b2:	2500      	movs	r5, #0
 80084b4:	e7b2      	b.n	800841c <setvbuf+0xb4>
 80084b6:	46a9      	mov	r9, r5
 80084b8:	e7f5      	b.n	80084a6 <setvbuf+0x13e>
 80084ba:	60a2      	str	r2, [r4, #8]
 80084bc:	e7e6      	b.n	800848c <setvbuf+0x124>
 80084be:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80084c0:	f000 f8c8 	bl	8008654 <__retarget_lock_release_recursive>
 80084c4:	e7e7      	b.n	8008496 <setvbuf+0x12e>
 80084c6:	f04f 35ff 	mov.w	r5, #4294967295
 80084ca:	e7bc      	b.n	8008446 <setvbuf+0xde>
 80084cc:	2000086c 	.word	0x2000086c

080084d0 <__sread>:
 80084d0:	b510      	push	{r4, lr}
 80084d2:	460c      	mov	r4, r1
 80084d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084d8:	f000 f86c 	bl	80085b4 <_read_r>
 80084dc:	2800      	cmp	r0, #0
 80084de:	bfab      	itete	ge
 80084e0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80084e2:	89a3      	ldrhlt	r3, [r4, #12]
 80084e4:	181b      	addge	r3, r3, r0
 80084e6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80084ea:	bfac      	ite	ge
 80084ec:	6563      	strge	r3, [r4, #84]	@ 0x54
 80084ee:	81a3      	strhlt	r3, [r4, #12]
 80084f0:	bd10      	pop	{r4, pc}

080084f2 <__swrite>:
 80084f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084f6:	461f      	mov	r7, r3
 80084f8:	898b      	ldrh	r3, [r1, #12]
 80084fa:	05db      	lsls	r3, r3, #23
 80084fc:	4605      	mov	r5, r0
 80084fe:	460c      	mov	r4, r1
 8008500:	4616      	mov	r6, r2
 8008502:	d505      	bpl.n	8008510 <__swrite+0x1e>
 8008504:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008508:	2302      	movs	r3, #2
 800850a:	2200      	movs	r2, #0
 800850c:	f000 f840 	bl	8008590 <_lseek_r>
 8008510:	89a3      	ldrh	r3, [r4, #12]
 8008512:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008516:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800851a:	81a3      	strh	r3, [r4, #12]
 800851c:	4632      	mov	r2, r6
 800851e:	463b      	mov	r3, r7
 8008520:	4628      	mov	r0, r5
 8008522:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008526:	f000 b857 	b.w	80085d8 <_write_r>

0800852a <__sseek>:
 800852a:	b510      	push	{r4, lr}
 800852c:	460c      	mov	r4, r1
 800852e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008532:	f000 f82d 	bl	8008590 <_lseek_r>
 8008536:	1c43      	adds	r3, r0, #1
 8008538:	89a3      	ldrh	r3, [r4, #12]
 800853a:	bf15      	itete	ne
 800853c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800853e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008542:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008546:	81a3      	strheq	r3, [r4, #12]
 8008548:	bf18      	it	ne
 800854a:	81a3      	strhne	r3, [r4, #12]
 800854c:	bd10      	pop	{r4, pc}

0800854e <__sclose>:
 800854e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008552:	f000 b80d 	b.w	8008570 <_close_r>

08008556 <memset>:
 8008556:	4402      	add	r2, r0
 8008558:	4603      	mov	r3, r0
 800855a:	4293      	cmp	r3, r2
 800855c:	d100      	bne.n	8008560 <memset+0xa>
 800855e:	4770      	bx	lr
 8008560:	f803 1b01 	strb.w	r1, [r3], #1
 8008564:	e7f9      	b.n	800855a <memset+0x4>
	...

08008568 <_localeconv_r>:
 8008568:	4800      	ldr	r0, [pc, #0]	@ (800856c <_localeconv_r+0x4>)
 800856a:	4770      	bx	lr
 800856c:	200009ac 	.word	0x200009ac

08008570 <_close_r>:
 8008570:	b538      	push	{r3, r4, r5, lr}
 8008572:	4d06      	ldr	r5, [pc, #24]	@ (800858c <_close_r+0x1c>)
 8008574:	2300      	movs	r3, #0
 8008576:	4604      	mov	r4, r0
 8008578:	4608      	mov	r0, r1
 800857a:	602b      	str	r3, [r5, #0]
 800857c:	f7f9 fae8 	bl	8001b50 <_close>
 8008580:	1c43      	adds	r3, r0, #1
 8008582:	d102      	bne.n	800858a <_close_r+0x1a>
 8008584:	682b      	ldr	r3, [r5, #0]
 8008586:	b103      	cbz	r3, 800858a <_close_r+0x1a>
 8008588:	6023      	str	r3, [r4, #0]
 800858a:	bd38      	pop	{r3, r4, r5, pc}
 800858c:	200023d8 	.word	0x200023d8

08008590 <_lseek_r>:
 8008590:	b538      	push	{r3, r4, r5, lr}
 8008592:	4d07      	ldr	r5, [pc, #28]	@ (80085b0 <_lseek_r+0x20>)
 8008594:	4604      	mov	r4, r0
 8008596:	4608      	mov	r0, r1
 8008598:	4611      	mov	r1, r2
 800859a:	2200      	movs	r2, #0
 800859c:	602a      	str	r2, [r5, #0]
 800859e:	461a      	mov	r2, r3
 80085a0:	f7f9 fae2 	bl	8001b68 <_lseek>
 80085a4:	1c43      	adds	r3, r0, #1
 80085a6:	d102      	bne.n	80085ae <_lseek_r+0x1e>
 80085a8:	682b      	ldr	r3, [r5, #0]
 80085aa:	b103      	cbz	r3, 80085ae <_lseek_r+0x1e>
 80085ac:	6023      	str	r3, [r4, #0]
 80085ae:	bd38      	pop	{r3, r4, r5, pc}
 80085b0:	200023d8 	.word	0x200023d8

080085b4 <_read_r>:
 80085b4:	b538      	push	{r3, r4, r5, lr}
 80085b6:	4d07      	ldr	r5, [pc, #28]	@ (80085d4 <_read_r+0x20>)
 80085b8:	4604      	mov	r4, r0
 80085ba:	4608      	mov	r0, r1
 80085bc:	4611      	mov	r1, r2
 80085be:	2200      	movs	r2, #0
 80085c0:	602a      	str	r2, [r5, #0]
 80085c2:	461a      	mov	r2, r3
 80085c4:	f7f9 fad8 	bl	8001b78 <_read>
 80085c8:	1c43      	adds	r3, r0, #1
 80085ca:	d102      	bne.n	80085d2 <_read_r+0x1e>
 80085cc:	682b      	ldr	r3, [r5, #0]
 80085ce:	b103      	cbz	r3, 80085d2 <_read_r+0x1e>
 80085d0:	6023      	str	r3, [r4, #0]
 80085d2:	bd38      	pop	{r3, r4, r5, pc}
 80085d4:	200023d8 	.word	0x200023d8

080085d8 <_write_r>:
 80085d8:	b538      	push	{r3, r4, r5, lr}
 80085da:	4d07      	ldr	r5, [pc, #28]	@ (80085f8 <_write_r+0x20>)
 80085dc:	4604      	mov	r4, r0
 80085de:	4608      	mov	r0, r1
 80085e0:	4611      	mov	r1, r2
 80085e2:	2200      	movs	r2, #0
 80085e4:	602a      	str	r2, [r5, #0]
 80085e6:	461a      	mov	r2, r3
 80085e8:	f7f9 fa98 	bl	8001b1c <_write>
 80085ec:	1c43      	adds	r3, r0, #1
 80085ee:	d102      	bne.n	80085f6 <_write_r+0x1e>
 80085f0:	682b      	ldr	r3, [r5, #0]
 80085f2:	b103      	cbz	r3, 80085f6 <_write_r+0x1e>
 80085f4:	6023      	str	r3, [r4, #0]
 80085f6:	bd38      	pop	{r3, r4, r5, pc}
 80085f8:	200023d8 	.word	0x200023d8

080085fc <__errno>:
 80085fc:	4b01      	ldr	r3, [pc, #4]	@ (8008604 <__errno+0x8>)
 80085fe:	6818      	ldr	r0, [r3, #0]
 8008600:	4770      	bx	lr
 8008602:	bf00      	nop
 8008604:	2000086c 	.word	0x2000086c

08008608 <__libc_init_array>:
 8008608:	b570      	push	{r4, r5, r6, lr}
 800860a:	4d0d      	ldr	r5, [pc, #52]	@ (8008640 <__libc_init_array+0x38>)
 800860c:	4c0d      	ldr	r4, [pc, #52]	@ (8008644 <__libc_init_array+0x3c>)
 800860e:	1b64      	subs	r4, r4, r5
 8008610:	10a4      	asrs	r4, r4, #2
 8008612:	2600      	movs	r6, #0
 8008614:	42a6      	cmp	r6, r4
 8008616:	d109      	bne.n	800862c <__libc_init_array+0x24>
 8008618:	4d0b      	ldr	r5, [pc, #44]	@ (8008648 <__libc_init_array+0x40>)
 800861a:	4c0c      	ldr	r4, [pc, #48]	@ (800864c <__libc_init_array+0x44>)
 800861c:	f001 fed4 	bl	800a3c8 <_init>
 8008620:	1b64      	subs	r4, r4, r5
 8008622:	10a4      	asrs	r4, r4, #2
 8008624:	2600      	movs	r6, #0
 8008626:	42a6      	cmp	r6, r4
 8008628:	d105      	bne.n	8008636 <__libc_init_array+0x2e>
 800862a:	bd70      	pop	{r4, r5, r6, pc}
 800862c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008630:	4798      	blx	r3
 8008632:	3601      	adds	r6, #1
 8008634:	e7ee      	b.n	8008614 <__libc_init_array+0xc>
 8008636:	f855 3b04 	ldr.w	r3, [r5], #4
 800863a:	4798      	blx	r3
 800863c:	3601      	adds	r6, #1
 800863e:	e7f2      	b.n	8008626 <__libc_init_array+0x1e>
 8008640:	0801c664 	.word	0x0801c664
 8008644:	0801c664 	.word	0x0801c664
 8008648:	0801c664 	.word	0x0801c664
 800864c:	0801c668 	.word	0x0801c668

08008650 <__retarget_lock_init_recursive>:
 8008650:	4770      	bx	lr

08008652 <__retarget_lock_acquire_recursive>:
 8008652:	4770      	bx	lr

08008654 <__retarget_lock_release_recursive>:
 8008654:	4770      	bx	lr

08008656 <memcpy>:
 8008656:	440a      	add	r2, r1
 8008658:	4291      	cmp	r1, r2
 800865a:	f100 33ff 	add.w	r3, r0, #4294967295
 800865e:	d100      	bne.n	8008662 <memcpy+0xc>
 8008660:	4770      	bx	lr
 8008662:	b510      	push	{r4, lr}
 8008664:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008668:	f803 4f01 	strb.w	r4, [r3, #1]!
 800866c:	4291      	cmp	r1, r2
 800866e:	d1f9      	bne.n	8008664 <memcpy+0xe>
 8008670:	bd10      	pop	{r4, pc}

08008672 <quorem>:
 8008672:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008676:	6903      	ldr	r3, [r0, #16]
 8008678:	690c      	ldr	r4, [r1, #16]
 800867a:	42a3      	cmp	r3, r4
 800867c:	4607      	mov	r7, r0
 800867e:	db7e      	blt.n	800877e <quorem+0x10c>
 8008680:	3c01      	subs	r4, #1
 8008682:	f101 0814 	add.w	r8, r1, #20
 8008686:	00a3      	lsls	r3, r4, #2
 8008688:	f100 0514 	add.w	r5, r0, #20
 800868c:	9300      	str	r3, [sp, #0]
 800868e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008692:	9301      	str	r3, [sp, #4]
 8008694:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008698:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800869c:	3301      	adds	r3, #1
 800869e:	429a      	cmp	r2, r3
 80086a0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80086a4:	fbb2 f6f3 	udiv	r6, r2, r3
 80086a8:	d32e      	bcc.n	8008708 <quorem+0x96>
 80086aa:	f04f 0a00 	mov.w	sl, #0
 80086ae:	46c4      	mov	ip, r8
 80086b0:	46ae      	mov	lr, r5
 80086b2:	46d3      	mov	fp, sl
 80086b4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80086b8:	b298      	uxth	r0, r3
 80086ba:	fb06 a000 	mla	r0, r6, r0, sl
 80086be:	0c02      	lsrs	r2, r0, #16
 80086c0:	0c1b      	lsrs	r3, r3, #16
 80086c2:	fb06 2303 	mla	r3, r6, r3, r2
 80086c6:	f8de 2000 	ldr.w	r2, [lr]
 80086ca:	b280      	uxth	r0, r0
 80086cc:	b292      	uxth	r2, r2
 80086ce:	1a12      	subs	r2, r2, r0
 80086d0:	445a      	add	r2, fp
 80086d2:	f8de 0000 	ldr.w	r0, [lr]
 80086d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80086da:	b29b      	uxth	r3, r3
 80086dc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80086e0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80086e4:	b292      	uxth	r2, r2
 80086e6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80086ea:	45e1      	cmp	r9, ip
 80086ec:	f84e 2b04 	str.w	r2, [lr], #4
 80086f0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80086f4:	d2de      	bcs.n	80086b4 <quorem+0x42>
 80086f6:	9b00      	ldr	r3, [sp, #0]
 80086f8:	58eb      	ldr	r3, [r5, r3]
 80086fa:	b92b      	cbnz	r3, 8008708 <quorem+0x96>
 80086fc:	9b01      	ldr	r3, [sp, #4]
 80086fe:	3b04      	subs	r3, #4
 8008700:	429d      	cmp	r5, r3
 8008702:	461a      	mov	r2, r3
 8008704:	d32f      	bcc.n	8008766 <quorem+0xf4>
 8008706:	613c      	str	r4, [r7, #16]
 8008708:	4638      	mov	r0, r7
 800870a:	f001 f97f 	bl	8009a0c <__mcmp>
 800870e:	2800      	cmp	r0, #0
 8008710:	db25      	blt.n	800875e <quorem+0xec>
 8008712:	4629      	mov	r1, r5
 8008714:	2000      	movs	r0, #0
 8008716:	f858 2b04 	ldr.w	r2, [r8], #4
 800871a:	f8d1 c000 	ldr.w	ip, [r1]
 800871e:	fa1f fe82 	uxth.w	lr, r2
 8008722:	fa1f f38c 	uxth.w	r3, ip
 8008726:	eba3 030e 	sub.w	r3, r3, lr
 800872a:	4403      	add	r3, r0
 800872c:	0c12      	lsrs	r2, r2, #16
 800872e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008732:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008736:	b29b      	uxth	r3, r3
 8008738:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800873c:	45c1      	cmp	r9, r8
 800873e:	f841 3b04 	str.w	r3, [r1], #4
 8008742:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008746:	d2e6      	bcs.n	8008716 <quorem+0xa4>
 8008748:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800874c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008750:	b922      	cbnz	r2, 800875c <quorem+0xea>
 8008752:	3b04      	subs	r3, #4
 8008754:	429d      	cmp	r5, r3
 8008756:	461a      	mov	r2, r3
 8008758:	d30b      	bcc.n	8008772 <quorem+0x100>
 800875a:	613c      	str	r4, [r7, #16]
 800875c:	3601      	adds	r6, #1
 800875e:	4630      	mov	r0, r6
 8008760:	b003      	add	sp, #12
 8008762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008766:	6812      	ldr	r2, [r2, #0]
 8008768:	3b04      	subs	r3, #4
 800876a:	2a00      	cmp	r2, #0
 800876c:	d1cb      	bne.n	8008706 <quorem+0x94>
 800876e:	3c01      	subs	r4, #1
 8008770:	e7c6      	b.n	8008700 <quorem+0x8e>
 8008772:	6812      	ldr	r2, [r2, #0]
 8008774:	3b04      	subs	r3, #4
 8008776:	2a00      	cmp	r2, #0
 8008778:	d1ef      	bne.n	800875a <quorem+0xe8>
 800877a:	3c01      	subs	r4, #1
 800877c:	e7ea      	b.n	8008754 <quorem+0xe2>
 800877e:	2000      	movs	r0, #0
 8008780:	e7ee      	b.n	8008760 <quorem+0xee>
 8008782:	0000      	movs	r0, r0
 8008784:	0000      	movs	r0, r0
	...

08008788 <_dtoa_r>:
 8008788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800878c:	69c7      	ldr	r7, [r0, #28]
 800878e:	b097      	sub	sp, #92	@ 0x5c
 8008790:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008794:	ec55 4b10 	vmov	r4, r5, d0
 8008798:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800879a:	9107      	str	r1, [sp, #28]
 800879c:	4681      	mov	r9, r0
 800879e:	920c      	str	r2, [sp, #48]	@ 0x30
 80087a0:	9311      	str	r3, [sp, #68]	@ 0x44
 80087a2:	b97f      	cbnz	r7, 80087c4 <_dtoa_r+0x3c>
 80087a4:	2010      	movs	r0, #16
 80087a6:	f000 fe09 	bl	80093bc <malloc>
 80087aa:	4602      	mov	r2, r0
 80087ac:	f8c9 001c 	str.w	r0, [r9, #28]
 80087b0:	b920      	cbnz	r0, 80087bc <_dtoa_r+0x34>
 80087b2:	4ba9      	ldr	r3, [pc, #676]	@ (8008a58 <_dtoa_r+0x2d0>)
 80087b4:	21ef      	movs	r1, #239	@ 0xef
 80087b6:	48a9      	ldr	r0, [pc, #676]	@ (8008a5c <_dtoa_r+0x2d4>)
 80087b8:	f001 fb70 	bl	8009e9c <__assert_func>
 80087bc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80087c0:	6007      	str	r7, [r0, #0]
 80087c2:	60c7      	str	r7, [r0, #12]
 80087c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80087c8:	6819      	ldr	r1, [r3, #0]
 80087ca:	b159      	cbz	r1, 80087e4 <_dtoa_r+0x5c>
 80087cc:	685a      	ldr	r2, [r3, #4]
 80087ce:	604a      	str	r2, [r1, #4]
 80087d0:	2301      	movs	r3, #1
 80087d2:	4093      	lsls	r3, r2
 80087d4:	608b      	str	r3, [r1, #8]
 80087d6:	4648      	mov	r0, r9
 80087d8:	f000 fee6 	bl	80095a8 <_Bfree>
 80087dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80087e0:	2200      	movs	r2, #0
 80087e2:	601a      	str	r2, [r3, #0]
 80087e4:	1e2b      	subs	r3, r5, #0
 80087e6:	bfb9      	ittee	lt
 80087e8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80087ec:	9305      	strlt	r3, [sp, #20]
 80087ee:	2300      	movge	r3, #0
 80087f0:	6033      	strge	r3, [r6, #0]
 80087f2:	9f05      	ldr	r7, [sp, #20]
 80087f4:	4b9a      	ldr	r3, [pc, #616]	@ (8008a60 <_dtoa_r+0x2d8>)
 80087f6:	bfbc      	itt	lt
 80087f8:	2201      	movlt	r2, #1
 80087fa:	6032      	strlt	r2, [r6, #0]
 80087fc:	43bb      	bics	r3, r7
 80087fe:	d112      	bne.n	8008826 <_dtoa_r+0x9e>
 8008800:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008802:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008806:	6013      	str	r3, [r2, #0]
 8008808:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800880c:	4323      	orrs	r3, r4
 800880e:	f000 855a 	beq.w	80092c6 <_dtoa_r+0xb3e>
 8008812:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008814:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008a74 <_dtoa_r+0x2ec>
 8008818:	2b00      	cmp	r3, #0
 800881a:	f000 855c 	beq.w	80092d6 <_dtoa_r+0xb4e>
 800881e:	f10a 0303 	add.w	r3, sl, #3
 8008822:	f000 bd56 	b.w	80092d2 <_dtoa_r+0xb4a>
 8008826:	ed9d 7b04 	vldr	d7, [sp, #16]
 800882a:	2200      	movs	r2, #0
 800882c:	ec51 0b17 	vmov	r0, r1, d7
 8008830:	2300      	movs	r3, #0
 8008832:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008836:	f7f8 f957 	bl	8000ae8 <__aeabi_dcmpeq>
 800883a:	4680      	mov	r8, r0
 800883c:	b158      	cbz	r0, 8008856 <_dtoa_r+0xce>
 800883e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008840:	2301      	movs	r3, #1
 8008842:	6013      	str	r3, [r2, #0]
 8008844:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008846:	b113      	cbz	r3, 800884e <_dtoa_r+0xc6>
 8008848:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800884a:	4b86      	ldr	r3, [pc, #536]	@ (8008a64 <_dtoa_r+0x2dc>)
 800884c:	6013      	str	r3, [r2, #0]
 800884e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008a78 <_dtoa_r+0x2f0>
 8008852:	f000 bd40 	b.w	80092d6 <_dtoa_r+0xb4e>
 8008856:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800885a:	aa14      	add	r2, sp, #80	@ 0x50
 800885c:	a915      	add	r1, sp, #84	@ 0x54
 800885e:	4648      	mov	r0, r9
 8008860:	f001 f984 	bl	8009b6c <__d2b>
 8008864:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008868:	9002      	str	r0, [sp, #8]
 800886a:	2e00      	cmp	r6, #0
 800886c:	d078      	beq.n	8008960 <_dtoa_r+0x1d8>
 800886e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008870:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008874:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008878:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800887c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008880:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008884:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008888:	4619      	mov	r1, r3
 800888a:	2200      	movs	r2, #0
 800888c:	4b76      	ldr	r3, [pc, #472]	@ (8008a68 <_dtoa_r+0x2e0>)
 800888e:	f7f7 fd0b 	bl	80002a8 <__aeabi_dsub>
 8008892:	a36b      	add	r3, pc, #428	@ (adr r3, 8008a40 <_dtoa_r+0x2b8>)
 8008894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008898:	f7f7 febe 	bl	8000618 <__aeabi_dmul>
 800889c:	a36a      	add	r3, pc, #424	@ (adr r3, 8008a48 <_dtoa_r+0x2c0>)
 800889e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088a2:	f7f7 fd03 	bl	80002ac <__adddf3>
 80088a6:	4604      	mov	r4, r0
 80088a8:	4630      	mov	r0, r6
 80088aa:	460d      	mov	r5, r1
 80088ac:	f7f7 fe4a 	bl	8000544 <__aeabi_i2d>
 80088b0:	a367      	add	r3, pc, #412	@ (adr r3, 8008a50 <_dtoa_r+0x2c8>)
 80088b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088b6:	f7f7 feaf 	bl	8000618 <__aeabi_dmul>
 80088ba:	4602      	mov	r2, r0
 80088bc:	460b      	mov	r3, r1
 80088be:	4620      	mov	r0, r4
 80088c0:	4629      	mov	r1, r5
 80088c2:	f7f7 fcf3 	bl	80002ac <__adddf3>
 80088c6:	4604      	mov	r4, r0
 80088c8:	460d      	mov	r5, r1
 80088ca:	f7f8 f955 	bl	8000b78 <__aeabi_d2iz>
 80088ce:	2200      	movs	r2, #0
 80088d0:	4607      	mov	r7, r0
 80088d2:	2300      	movs	r3, #0
 80088d4:	4620      	mov	r0, r4
 80088d6:	4629      	mov	r1, r5
 80088d8:	f7f8 f910 	bl	8000afc <__aeabi_dcmplt>
 80088dc:	b140      	cbz	r0, 80088f0 <_dtoa_r+0x168>
 80088de:	4638      	mov	r0, r7
 80088e0:	f7f7 fe30 	bl	8000544 <__aeabi_i2d>
 80088e4:	4622      	mov	r2, r4
 80088e6:	462b      	mov	r3, r5
 80088e8:	f7f8 f8fe 	bl	8000ae8 <__aeabi_dcmpeq>
 80088ec:	b900      	cbnz	r0, 80088f0 <_dtoa_r+0x168>
 80088ee:	3f01      	subs	r7, #1
 80088f0:	2f16      	cmp	r7, #22
 80088f2:	d852      	bhi.n	800899a <_dtoa_r+0x212>
 80088f4:	4b5d      	ldr	r3, [pc, #372]	@ (8008a6c <_dtoa_r+0x2e4>)
 80088f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80088fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008902:	f7f8 f8fb 	bl	8000afc <__aeabi_dcmplt>
 8008906:	2800      	cmp	r0, #0
 8008908:	d049      	beq.n	800899e <_dtoa_r+0x216>
 800890a:	3f01      	subs	r7, #1
 800890c:	2300      	movs	r3, #0
 800890e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008910:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008912:	1b9b      	subs	r3, r3, r6
 8008914:	1e5a      	subs	r2, r3, #1
 8008916:	bf45      	ittet	mi
 8008918:	f1c3 0301 	rsbmi	r3, r3, #1
 800891c:	9300      	strmi	r3, [sp, #0]
 800891e:	2300      	movpl	r3, #0
 8008920:	2300      	movmi	r3, #0
 8008922:	9206      	str	r2, [sp, #24]
 8008924:	bf54      	ite	pl
 8008926:	9300      	strpl	r3, [sp, #0]
 8008928:	9306      	strmi	r3, [sp, #24]
 800892a:	2f00      	cmp	r7, #0
 800892c:	db39      	blt.n	80089a2 <_dtoa_r+0x21a>
 800892e:	9b06      	ldr	r3, [sp, #24]
 8008930:	970d      	str	r7, [sp, #52]	@ 0x34
 8008932:	443b      	add	r3, r7
 8008934:	9306      	str	r3, [sp, #24]
 8008936:	2300      	movs	r3, #0
 8008938:	9308      	str	r3, [sp, #32]
 800893a:	9b07      	ldr	r3, [sp, #28]
 800893c:	2b09      	cmp	r3, #9
 800893e:	d863      	bhi.n	8008a08 <_dtoa_r+0x280>
 8008940:	2b05      	cmp	r3, #5
 8008942:	bfc4      	itt	gt
 8008944:	3b04      	subgt	r3, #4
 8008946:	9307      	strgt	r3, [sp, #28]
 8008948:	9b07      	ldr	r3, [sp, #28]
 800894a:	f1a3 0302 	sub.w	r3, r3, #2
 800894e:	bfcc      	ite	gt
 8008950:	2400      	movgt	r4, #0
 8008952:	2401      	movle	r4, #1
 8008954:	2b03      	cmp	r3, #3
 8008956:	d863      	bhi.n	8008a20 <_dtoa_r+0x298>
 8008958:	e8df f003 	tbb	[pc, r3]
 800895c:	2b375452 	.word	0x2b375452
 8008960:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008964:	441e      	add	r6, r3
 8008966:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800896a:	2b20      	cmp	r3, #32
 800896c:	bfc1      	itttt	gt
 800896e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008972:	409f      	lslgt	r7, r3
 8008974:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008978:	fa24 f303 	lsrgt.w	r3, r4, r3
 800897c:	bfd6      	itet	le
 800897e:	f1c3 0320 	rsble	r3, r3, #32
 8008982:	ea47 0003 	orrgt.w	r0, r7, r3
 8008986:	fa04 f003 	lslle.w	r0, r4, r3
 800898a:	f7f7 fdcb 	bl	8000524 <__aeabi_ui2d>
 800898e:	2201      	movs	r2, #1
 8008990:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008994:	3e01      	subs	r6, #1
 8008996:	9212      	str	r2, [sp, #72]	@ 0x48
 8008998:	e776      	b.n	8008888 <_dtoa_r+0x100>
 800899a:	2301      	movs	r3, #1
 800899c:	e7b7      	b.n	800890e <_dtoa_r+0x186>
 800899e:	9010      	str	r0, [sp, #64]	@ 0x40
 80089a0:	e7b6      	b.n	8008910 <_dtoa_r+0x188>
 80089a2:	9b00      	ldr	r3, [sp, #0]
 80089a4:	1bdb      	subs	r3, r3, r7
 80089a6:	9300      	str	r3, [sp, #0]
 80089a8:	427b      	negs	r3, r7
 80089aa:	9308      	str	r3, [sp, #32]
 80089ac:	2300      	movs	r3, #0
 80089ae:	930d      	str	r3, [sp, #52]	@ 0x34
 80089b0:	e7c3      	b.n	800893a <_dtoa_r+0x1b2>
 80089b2:	2301      	movs	r3, #1
 80089b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80089b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80089b8:	eb07 0b03 	add.w	fp, r7, r3
 80089bc:	f10b 0301 	add.w	r3, fp, #1
 80089c0:	2b01      	cmp	r3, #1
 80089c2:	9303      	str	r3, [sp, #12]
 80089c4:	bfb8      	it	lt
 80089c6:	2301      	movlt	r3, #1
 80089c8:	e006      	b.n	80089d8 <_dtoa_r+0x250>
 80089ca:	2301      	movs	r3, #1
 80089cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80089ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	dd28      	ble.n	8008a26 <_dtoa_r+0x29e>
 80089d4:	469b      	mov	fp, r3
 80089d6:	9303      	str	r3, [sp, #12]
 80089d8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80089dc:	2100      	movs	r1, #0
 80089de:	2204      	movs	r2, #4
 80089e0:	f102 0514 	add.w	r5, r2, #20
 80089e4:	429d      	cmp	r5, r3
 80089e6:	d926      	bls.n	8008a36 <_dtoa_r+0x2ae>
 80089e8:	6041      	str	r1, [r0, #4]
 80089ea:	4648      	mov	r0, r9
 80089ec:	f000 fd9c 	bl	8009528 <_Balloc>
 80089f0:	4682      	mov	sl, r0
 80089f2:	2800      	cmp	r0, #0
 80089f4:	d142      	bne.n	8008a7c <_dtoa_r+0x2f4>
 80089f6:	4b1e      	ldr	r3, [pc, #120]	@ (8008a70 <_dtoa_r+0x2e8>)
 80089f8:	4602      	mov	r2, r0
 80089fa:	f240 11af 	movw	r1, #431	@ 0x1af
 80089fe:	e6da      	b.n	80087b6 <_dtoa_r+0x2e>
 8008a00:	2300      	movs	r3, #0
 8008a02:	e7e3      	b.n	80089cc <_dtoa_r+0x244>
 8008a04:	2300      	movs	r3, #0
 8008a06:	e7d5      	b.n	80089b4 <_dtoa_r+0x22c>
 8008a08:	2401      	movs	r4, #1
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	9307      	str	r3, [sp, #28]
 8008a0e:	9409      	str	r4, [sp, #36]	@ 0x24
 8008a10:	f04f 3bff 	mov.w	fp, #4294967295
 8008a14:	2200      	movs	r2, #0
 8008a16:	f8cd b00c 	str.w	fp, [sp, #12]
 8008a1a:	2312      	movs	r3, #18
 8008a1c:	920c      	str	r2, [sp, #48]	@ 0x30
 8008a1e:	e7db      	b.n	80089d8 <_dtoa_r+0x250>
 8008a20:	2301      	movs	r3, #1
 8008a22:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a24:	e7f4      	b.n	8008a10 <_dtoa_r+0x288>
 8008a26:	f04f 0b01 	mov.w	fp, #1
 8008a2a:	f8cd b00c 	str.w	fp, [sp, #12]
 8008a2e:	465b      	mov	r3, fp
 8008a30:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008a34:	e7d0      	b.n	80089d8 <_dtoa_r+0x250>
 8008a36:	3101      	adds	r1, #1
 8008a38:	0052      	lsls	r2, r2, #1
 8008a3a:	e7d1      	b.n	80089e0 <_dtoa_r+0x258>
 8008a3c:	f3af 8000 	nop.w
 8008a40:	636f4361 	.word	0x636f4361
 8008a44:	3fd287a7 	.word	0x3fd287a7
 8008a48:	8b60c8b3 	.word	0x8b60c8b3
 8008a4c:	3fc68a28 	.word	0x3fc68a28
 8008a50:	509f79fb 	.word	0x509f79fb
 8008a54:	3fd34413 	.word	0x3fd34413
 8008a58:	0801c325 	.word	0x0801c325
 8008a5c:	0801c33c 	.word	0x0801c33c
 8008a60:	7ff00000 	.word	0x7ff00000
 8008a64:	0801c2f5 	.word	0x0801c2f5
 8008a68:	3ff80000 	.word	0x3ff80000
 8008a6c:	0801c490 	.word	0x0801c490
 8008a70:	0801c394 	.word	0x0801c394
 8008a74:	0801c321 	.word	0x0801c321
 8008a78:	0801c2f4 	.word	0x0801c2f4
 8008a7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008a80:	6018      	str	r0, [r3, #0]
 8008a82:	9b03      	ldr	r3, [sp, #12]
 8008a84:	2b0e      	cmp	r3, #14
 8008a86:	f200 80a1 	bhi.w	8008bcc <_dtoa_r+0x444>
 8008a8a:	2c00      	cmp	r4, #0
 8008a8c:	f000 809e 	beq.w	8008bcc <_dtoa_r+0x444>
 8008a90:	2f00      	cmp	r7, #0
 8008a92:	dd33      	ble.n	8008afc <_dtoa_r+0x374>
 8008a94:	4b9c      	ldr	r3, [pc, #624]	@ (8008d08 <_dtoa_r+0x580>)
 8008a96:	f007 020f 	and.w	r2, r7, #15
 8008a9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a9e:	ed93 7b00 	vldr	d7, [r3]
 8008aa2:	05f8      	lsls	r0, r7, #23
 8008aa4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008aa8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008aac:	d516      	bpl.n	8008adc <_dtoa_r+0x354>
 8008aae:	4b97      	ldr	r3, [pc, #604]	@ (8008d0c <_dtoa_r+0x584>)
 8008ab0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008ab4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008ab8:	f7f7 fed8 	bl	800086c <__aeabi_ddiv>
 8008abc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008ac0:	f004 040f 	and.w	r4, r4, #15
 8008ac4:	2603      	movs	r6, #3
 8008ac6:	4d91      	ldr	r5, [pc, #580]	@ (8008d0c <_dtoa_r+0x584>)
 8008ac8:	b954      	cbnz	r4, 8008ae0 <_dtoa_r+0x358>
 8008aca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008ace:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ad2:	f7f7 fecb 	bl	800086c <__aeabi_ddiv>
 8008ad6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008ada:	e028      	b.n	8008b2e <_dtoa_r+0x3a6>
 8008adc:	2602      	movs	r6, #2
 8008ade:	e7f2      	b.n	8008ac6 <_dtoa_r+0x33e>
 8008ae0:	07e1      	lsls	r1, r4, #31
 8008ae2:	d508      	bpl.n	8008af6 <_dtoa_r+0x36e>
 8008ae4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008ae8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008aec:	f7f7 fd94 	bl	8000618 <__aeabi_dmul>
 8008af0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008af4:	3601      	adds	r6, #1
 8008af6:	1064      	asrs	r4, r4, #1
 8008af8:	3508      	adds	r5, #8
 8008afa:	e7e5      	b.n	8008ac8 <_dtoa_r+0x340>
 8008afc:	f000 80af 	beq.w	8008c5e <_dtoa_r+0x4d6>
 8008b00:	427c      	negs	r4, r7
 8008b02:	4b81      	ldr	r3, [pc, #516]	@ (8008d08 <_dtoa_r+0x580>)
 8008b04:	4d81      	ldr	r5, [pc, #516]	@ (8008d0c <_dtoa_r+0x584>)
 8008b06:	f004 020f 	and.w	r2, r4, #15
 8008b0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b12:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008b16:	f7f7 fd7f 	bl	8000618 <__aeabi_dmul>
 8008b1a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b1e:	1124      	asrs	r4, r4, #4
 8008b20:	2300      	movs	r3, #0
 8008b22:	2602      	movs	r6, #2
 8008b24:	2c00      	cmp	r4, #0
 8008b26:	f040 808f 	bne.w	8008c48 <_dtoa_r+0x4c0>
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d1d3      	bne.n	8008ad6 <_dtoa_r+0x34e>
 8008b2e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008b30:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	f000 8094 	beq.w	8008c62 <_dtoa_r+0x4da>
 8008b3a:	4b75      	ldr	r3, [pc, #468]	@ (8008d10 <_dtoa_r+0x588>)
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	4620      	mov	r0, r4
 8008b40:	4629      	mov	r1, r5
 8008b42:	f7f7 ffdb 	bl	8000afc <__aeabi_dcmplt>
 8008b46:	2800      	cmp	r0, #0
 8008b48:	f000 808b 	beq.w	8008c62 <_dtoa_r+0x4da>
 8008b4c:	9b03      	ldr	r3, [sp, #12]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	f000 8087 	beq.w	8008c62 <_dtoa_r+0x4da>
 8008b54:	f1bb 0f00 	cmp.w	fp, #0
 8008b58:	dd34      	ble.n	8008bc4 <_dtoa_r+0x43c>
 8008b5a:	4620      	mov	r0, r4
 8008b5c:	4b6d      	ldr	r3, [pc, #436]	@ (8008d14 <_dtoa_r+0x58c>)
 8008b5e:	2200      	movs	r2, #0
 8008b60:	4629      	mov	r1, r5
 8008b62:	f7f7 fd59 	bl	8000618 <__aeabi_dmul>
 8008b66:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b6a:	f107 38ff 	add.w	r8, r7, #4294967295
 8008b6e:	3601      	adds	r6, #1
 8008b70:	465c      	mov	r4, fp
 8008b72:	4630      	mov	r0, r6
 8008b74:	f7f7 fce6 	bl	8000544 <__aeabi_i2d>
 8008b78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b7c:	f7f7 fd4c 	bl	8000618 <__aeabi_dmul>
 8008b80:	4b65      	ldr	r3, [pc, #404]	@ (8008d18 <_dtoa_r+0x590>)
 8008b82:	2200      	movs	r2, #0
 8008b84:	f7f7 fb92 	bl	80002ac <__adddf3>
 8008b88:	4605      	mov	r5, r0
 8008b8a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008b8e:	2c00      	cmp	r4, #0
 8008b90:	d16a      	bne.n	8008c68 <_dtoa_r+0x4e0>
 8008b92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b96:	4b61      	ldr	r3, [pc, #388]	@ (8008d1c <_dtoa_r+0x594>)
 8008b98:	2200      	movs	r2, #0
 8008b9a:	f7f7 fb85 	bl	80002a8 <__aeabi_dsub>
 8008b9e:	4602      	mov	r2, r0
 8008ba0:	460b      	mov	r3, r1
 8008ba2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008ba6:	462a      	mov	r2, r5
 8008ba8:	4633      	mov	r3, r6
 8008baa:	f7f7 ffc5 	bl	8000b38 <__aeabi_dcmpgt>
 8008bae:	2800      	cmp	r0, #0
 8008bb0:	f040 8298 	bne.w	80090e4 <_dtoa_r+0x95c>
 8008bb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008bb8:	462a      	mov	r2, r5
 8008bba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008bbe:	f7f7 ff9d 	bl	8000afc <__aeabi_dcmplt>
 8008bc2:	bb38      	cbnz	r0, 8008c14 <_dtoa_r+0x48c>
 8008bc4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008bc8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008bcc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	f2c0 8157 	blt.w	8008e82 <_dtoa_r+0x6fa>
 8008bd4:	2f0e      	cmp	r7, #14
 8008bd6:	f300 8154 	bgt.w	8008e82 <_dtoa_r+0x6fa>
 8008bda:	4b4b      	ldr	r3, [pc, #300]	@ (8008d08 <_dtoa_r+0x580>)
 8008bdc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008be0:	ed93 7b00 	vldr	d7, [r3]
 8008be4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	ed8d 7b00 	vstr	d7, [sp]
 8008bec:	f280 80e5 	bge.w	8008dba <_dtoa_r+0x632>
 8008bf0:	9b03      	ldr	r3, [sp, #12]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	f300 80e1 	bgt.w	8008dba <_dtoa_r+0x632>
 8008bf8:	d10c      	bne.n	8008c14 <_dtoa_r+0x48c>
 8008bfa:	4b48      	ldr	r3, [pc, #288]	@ (8008d1c <_dtoa_r+0x594>)
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	ec51 0b17 	vmov	r0, r1, d7
 8008c02:	f7f7 fd09 	bl	8000618 <__aeabi_dmul>
 8008c06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c0a:	f7f7 ff8b 	bl	8000b24 <__aeabi_dcmpge>
 8008c0e:	2800      	cmp	r0, #0
 8008c10:	f000 8266 	beq.w	80090e0 <_dtoa_r+0x958>
 8008c14:	2400      	movs	r4, #0
 8008c16:	4625      	mov	r5, r4
 8008c18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008c1a:	4656      	mov	r6, sl
 8008c1c:	ea6f 0803 	mvn.w	r8, r3
 8008c20:	2700      	movs	r7, #0
 8008c22:	4621      	mov	r1, r4
 8008c24:	4648      	mov	r0, r9
 8008c26:	f000 fcbf 	bl	80095a8 <_Bfree>
 8008c2a:	2d00      	cmp	r5, #0
 8008c2c:	f000 80bd 	beq.w	8008daa <_dtoa_r+0x622>
 8008c30:	b12f      	cbz	r7, 8008c3e <_dtoa_r+0x4b6>
 8008c32:	42af      	cmp	r7, r5
 8008c34:	d003      	beq.n	8008c3e <_dtoa_r+0x4b6>
 8008c36:	4639      	mov	r1, r7
 8008c38:	4648      	mov	r0, r9
 8008c3a:	f000 fcb5 	bl	80095a8 <_Bfree>
 8008c3e:	4629      	mov	r1, r5
 8008c40:	4648      	mov	r0, r9
 8008c42:	f000 fcb1 	bl	80095a8 <_Bfree>
 8008c46:	e0b0      	b.n	8008daa <_dtoa_r+0x622>
 8008c48:	07e2      	lsls	r2, r4, #31
 8008c4a:	d505      	bpl.n	8008c58 <_dtoa_r+0x4d0>
 8008c4c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008c50:	f7f7 fce2 	bl	8000618 <__aeabi_dmul>
 8008c54:	3601      	adds	r6, #1
 8008c56:	2301      	movs	r3, #1
 8008c58:	1064      	asrs	r4, r4, #1
 8008c5a:	3508      	adds	r5, #8
 8008c5c:	e762      	b.n	8008b24 <_dtoa_r+0x39c>
 8008c5e:	2602      	movs	r6, #2
 8008c60:	e765      	b.n	8008b2e <_dtoa_r+0x3a6>
 8008c62:	9c03      	ldr	r4, [sp, #12]
 8008c64:	46b8      	mov	r8, r7
 8008c66:	e784      	b.n	8008b72 <_dtoa_r+0x3ea>
 8008c68:	4b27      	ldr	r3, [pc, #156]	@ (8008d08 <_dtoa_r+0x580>)
 8008c6a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008c6c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008c70:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008c74:	4454      	add	r4, sl
 8008c76:	2900      	cmp	r1, #0
 8008c78:	d054      	beq.n	8008d24 <_dtoa_r+0x59c>
 8008c7a:	4929      	ldr	r1, [pc, #164]	@ (8008d20 <_dtoa_r+0x598>)
 8008c7c:	2000      	movs	r0, #0
 8008c7e:	f7f7 fdf5 	bl	800086c <__aeabi_ddiv>
 8008c82:	4633      	mov	r3, r6
 8008c84:	462a      	mov	r2, r5
 8008c86:	f7f7 fb0f 	bl	80002a8 <__aeabi_dsub>
 8008c8a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008c8e:	4656      	mov	r6, sl
 8008c90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c94:	f7f7 ff70 	bl	8000b78 <__aeabi_d2iz>
 8008c98:	4605      	mov	r5, r0
 8008c9a:	f7f7 fc53 	bl	8000544 <__aeabi_i2d>
 8008c9e:	4602      	mov	r2, r0
 8008ca0:	460b      	mov	r3, r1
 8008ca2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ca6:	f7f7 faff 	bl	80002a8 <__aeabi_dsub>
 8008caa:	3530      	adds	r5, #48	@ 0x30
 8008cac:	4602      	mov	r2, r0
 8008cae:	460b      	mov	r3, r1
 8008cb0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008cb4:	f806 5b01 	strb.w	r5, [r6], #1
 8008cb8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008cbc:	f7f7 ff1e 	bl	8000afc <__aeabi_dcmplt>
 8008cc0:	2800      	cmp	r0, #0
 8008cc2:	d172      	bne.n	8008daa <_dtoa_r+0x622>
 8008cc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008cc8:	4911      	ldr	r1, [pc, #68]	@ (8008d10 <_dtoa_r+0x588>)
 8008cca:	2000      	movs	r0, #0
 8008ccc:	f7f7 faec 	bl	80002a8 <__aeabi_dsub>
 8008cd0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008cd4:	f7f7 ff12 	bl	8000afc <__aeabi_dcmplt>
 8008cd8:	2800      	cmp	r0, #0
 8008cda:	f040 80b4 	bne.w	8008e46 <_dtoa_r+0x6be>
 8008cde:	42a6      	cmp	r6, r4
 8008ce0:	f43f af70 	beq.w	8008bc4 <_dtoa_r+0x43c>
 8008ce4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008ce8:	4b0a      	ldr	r3, [pc, #40]	@ (8008d14 <_dtoa_r+0x58c>)
 8008cea:	2200      	movs	r2, #0
 8008cec:	f7f7 fc94 	bl	8000618 <__aeabi_dmul>
 8008cf0:	4b08      	ldr	r3, [pc, #32]	@ (8008d14 <_dtoa_r+0x58c>)
 8008cf2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008cfc:	f7f7 fc8c 	bl	8000618 <__aeabi_dmul>
 8008d00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d04:	e7c4      	b.n	8008c90 <_dtoa_r+0x508>
 8008d06:	bf00      	nop
 8008d08:	0801c490 	.word	0x0801c490
 8008d0c:	0801c468 	.word	0x0801c468
 8008d10:	3ff00000 	.word	0x3ff00000
 8008d14:	40240000 	.word	0x40240000
 8008d18:	401c0000 	.word	0x401c0000
 8008d1c:	40140000 	.word	0x40140000
 8008d20:	3fe00000 	.word	0x3fe00000
 8008d24:	4631      	mov	r1, r6
 8008d26:	4628      	mov	r0, r5
 8008d28:	f7f7 fc76 	bl	8000618 <__aeabi_dmul>
 8008d2c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008d30:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008d32:	4656      	mov	r6, sl
 8008d34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d38:	f7f7 ff1e 	bl	8000b78 <__aeabi_d2iz>
 8008d3c:	4605      	mov	r5, r0
 8008d3e:	f7f7 fc01 	bl	8000544 <__aeabi_i2d>
 8008d42:	4602      	mov	r2, r0
 8008d44:	460b      	mov	r3, r1
 8008d46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d4a:	f7f7 faad 	bl	80002a8 <__aeabi_dsub>
 8008d4e:	3530      	adds	r5, #48	@ 0x30
 8008d50:	f806 5b01 	strb.w	r5, [r6], #1
 8008d54:	4602      	mov	r2, r0
 8008d56:	460b      	mov	r3, r1
 8008d58:	42a6      	cmp	r6, r4
 8008d5a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008d5e:	f04f 0200 	mov.w	r2, #0
 8008d62:	d124      	bne.n	8008dae <_dtoa_r+0x626>
 8008d64:	4baf      	ldr	r3, [pc, #700]	@ (8009024 <_dtoa_r+0x89c>)
 8008d66:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008d6a:	f7f7 fa9f 	bl	80002ac <__adddf3>
 8008d6e:	4602      	mov	r2, r0
 8008d70:	460b      	mov	r3, r1
 8008d72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d76:	f7f7 fedf 	bl	8000b38 <__aeabi_dcmpgt>
 8008d7a:	2800      	cmp	r0, #0
 8008d7c:	d163      	bne.n	8008e46 <_dtoa_r+0x6be>
 8008d7e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008d82:	49a8      	ldr	r1, [pc, #672]	@ (8009024 <_dtoa_r+0x89c>)
 8008d84:	2000      	movs	r0, #0
 8008d86:	f7f7 fa8f 	bl	80002a8 <__aeabi_dsub>
 8008d8a:	4602      	mov	r2, r0
 8008d8c:	460b      	mov	r3, r1
 8008d8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d92:	f7f7 feb3 	bl	8000afc <__aeabi_dcmplt>
 8008d96:	2800      	cmp	r0, #0
 8008d98:	f43f af14 	beq.w	8008bc4 <_dtoa_r+0x43c>
 8008d9c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008d9e:	1e73      	subs	r3, r6, #1
 8008da0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008da2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008da6:	2b30      	cmp	r3, #48	@ 0x30
 8008da8:	d0f8      	beq.n	8008d9c <_dtoa_r+0x614>
 8008daa:	4647      	mov	r7, r8
 8008dac:	e03b      	b.n	8008e26 <_dtoa_r+0x69e>
 8008dae:	4b9e      	ldr	r3, [pc, #632]	@ (8009028 <_dtoa_r+0x8a0>)
 8008db0:	f7f7 fc32 	bl	8000618 <__aeabi_dmul>
 8008db4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008db8:	e7bc      	b.n	8008d34 <_dtoa_r+0x5ac>
 8008dba:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008dbe:	4656      	mov	r6, sl
 8008dc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008dc4:	4620      	mov	r0, r4
 8008dc6:	4629      	mov	r1, r5
 8008dc8:	f7f7 fd50 	bl	800086c <__aeabi_ddiv>
 8008dcc:	f7f7 fed4 	bl	8000b78 <__aeabi_d2iz>
 8008dd0:	4680      	mov	r8, r0
 8008dd2:	f7f7 fbb7 	bl	8000544 <__aeabi_i2d>
 8008dd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008dda:	f7f7 fc1d 	bl	8000618 <__aeabi_dmul>
 8008dde:	4602      	mov	r2, r0
 8008de0:	460b      	mov	r3, r1
 8008de2:	4620      	mov	r0, r4
 8008de4:	4629      	mov	r1, r5
 8008de6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008dea:	f7f7 fa5d 	bl	80002a8 <__aeabi_dsub>
 8008dee:	f806 4b01 	strb.w	r4, [r6], #1
 8008df2:	9d03      	ldr	r5, [sp, #12]
 8008df4:	eba6 040a 	sub.w	r4, r6, sl
 8008df8:	42a5      	cmp	r5, r4
 8008dfa:	4602      	mov	r2, r0
 8008dfc:	460b      	mov	r3, r1
 8008dfe:	d133      	bne.n	8008e68 <_dtoa_r+0x6e0>
 8008e00:	f7f7 fa54 	bl	80002ac <__adddf3>
 8008e04:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e08:	4604      	mov	r4, r0
 8008e0a:	460d      	mov	r5, r1
 8008e0c:	f7f7 fe94 	bl	8000b38 <__aeabi_dcmpgt>
 8008e10:	b9c0      	cbnz	r0, 8008e44 <_dtoa_r+0x6bc>
 8008e12:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008e16:	4620      	mov	r0, r4
 8008e18:	4629      	mov	r1, r5
 8008e1a:	f7f7 fe65 	bl	8000ae8 <__aeabi_dcmpeq>
 8008e1e:	b110      	cbz	r0, 8008e26 <_dtoa_r+0x69e>
 8008e20:	f018 0f01 	tst.w	r8, #1
 8008e24:	d10e      	bne.n	8008e44 <_dtoa_r+0x6bc>
 8008e26:	9902      	ldr	r1, [sp, #8]
 8008e28:	4648      	mov	r0, r9
 8008e2a:	f000 fbbd 	bl	80095a8 <_Bfree>
 8008e2e:	2300      	movs	r3, #0
 8008e30:	7033      	strb	r3, [r6, #0]
 8008e32:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008e34:	3701      	adds	r7, #1
 8008e36:	601f      	str	r7, [r3, #0]
 8008e38:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	f000 824b 	beq.w	80092d6 <_dtoa_r+0xb4e>
 8008e40:	601e      	str	r6, [r3, #0]
 8008e42:	e248      	b.n	80092d6 <_dtoa_r+0xb4e>
 8008e44:	46b8      	mov	r8, r7
 8008e46:	4633      	mov	r3, r6
 8008e48:	461e      	mov	r6, r3
 8008e4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008e4e:	2a39      	cmp	r2, #57	@ 0x39
 8008e50:	d106      	bne.n	8008e60 <_dtoa_r+0x6d8>
 8008e52:	459a      	cmp	sl, r3
 8008e54:	d1f8      	bne.n	8008e48 <_dtoa_r+0x6c0>
 8008e56:	2230      	movs	r2, #48	@ 0x30
 8008e58:	f108 0801 	add.w	r8, r8, #1
 8008e5c:	f88a 2000 	strb.w	r2, [sl]
 8008e60:	781a      	ldrb	r2, [r3, #0]
 8008e62:	3201      	adds	r2, #1
 8008e64:	701a      	strb	r2, [r3, #0]
 8008e66:	e7a0      	b.n	8008daa <_dtoa_r+0x622>
 8008e68:	4b6f      	ldr	r3, [pc, #444]	@ (8009028 <_dtoa_r+0x8a0>)
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	f7f7 fbd4 	bl	8000618 <__aeabi_dmul>
 8008e70:	2200      	movs	r2, #0
 8008e72:	2300      	movs	r3, #0
 8008e74:	4604      	mov	r4, r0
 8008e76:	460d      	mov	r5, r1
 8008e78:	f7f7 fe36 	bl	8000ae8 <__aeabi_dcmpeq>
 8008e7c:	2800      	cmp	r0, #0
 8008e7e:	d09f      	beq.n	8008dc0 <_dtoa_r+0x638>
 8008e80:	e7d1      	b.n	8008e26 <_dtoa_r+0x69e>
 8008e82:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e84:	2a00      	cmp	r2, #0
 8008e86:	f000 80ea 	beq.w	800905e <_dtoa_r+0x8d6>
 8008e8a:	9a07      	ldr	r2, [sp, #28]
 8008e8c:	2a01      	cmp	r2, #1
 8008e8e:	f300 80cd 	bgt.w	800902c <_dtoa_r+0x8a4>
 8008e92:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008e94:	2a00      	cmp	r2, #0
 8008e96:	f000 80c1 	beq.w	800901c <_dtoa_r+0x894>
 8008e9a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008e9e:	9c08      	ldr	r4, [sp, #32]
 8008ea0:	9e00      	ldr	r6, [sp, #0]
 8008ea2:	9a00      	ldr	r2, [sp, #0]
 8008ea4:	441a      	add	r2, r3
 8008ea6:	9200      	str	r2, [sp, #0]
 8008ea8:	9a06      	ldr	r2, [sp, #24]
 8008eaa:	2101      	movs	r1, #1
 8008eac:	441a      	add	r2, r3
 8008eae:	4648      	mov	r0, r9
 8008eb0:	9206      	str	r2, [sp, #24]
 8008eb2:	f000 fc2d 	bl	8009710 <__i2b>
 8008eb6:	4605      	mov	r5, r0
 8008eb8:	b166      	cbz	r6, 8008ed4 <_dtoa_r+0x74c>
 8008eba:	9b06      	ldr	r3, [sp, #24]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	dd09      	ble.n	8008ed4 <_dtoa_r+0x74c>
 8008ec0:	42b3      	cmp	r3, r6
 8008ec2:	9a00      	ldr	r2, [sp, #0]
 8008ec4:	bfa8      	it	ge
 8008ec6:	4633      	movge	r3, r6
 8008ec8:	1ad2      	subs	r2, r2, r3
 8008eca:	9200      	str	r2, [sp, #0]
 8008ecc:	9a06      	ldr	r2, [sp, #24]
 8008ece:	1af6      	subs	r6, r6, r3
 8008ed0:	1ad3      	subs	r3, r2, r3
 8008ed2:	9306      	str	r3, [sp, #24]
 8008ed4:	9b08      	ldr	r3, [sp, #32]
 8008ed6:	b30b      	cbz	r3, 8008f1c <_dtoa_r+0x794>
 8008ed8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	f000 80c6 	beq.w	800906c <_dtoa_r+0x8e4>
 8008ee0:	2c00      	cmp	r4, #0
 8008ee2:	f000 80c0 	beq.w	8009066 <_dtoa_r+0x8de>
 8008ee6:	4629      	mov	r1, r5
 8008ee8:	4622      	mov	r2, r4
 8008eea:	4648      	mov	r0, r9
 8008eec:	f000 fcc8 	bl	8009880 <__pow5mult>
 8008ef0:	9a02      	ldr	r2, [sp, #8]
 8008ef2:	4601      	mov	r1, r0
 8008ef4:	4605      	mov	r5, r0
 8008ef6:	4648      	mov	r0, r9
 8008ef8:	f000 fc20 	bl	800973c <__multiply>
 8008efc:	9902      	ldr	r1, [sp, #8]
 8008efe:	4680      	mov	r8, r0
 8008f00:	4648      	mov	r0, r9
 8008f02:	f000 fb51 	bl	80095a8 <_Bfree>
 8008f06:	9b08      	ldr	r3, [sp, #32]
 8008f08:	1b1b      	subs	r3, r3, r4
 8008f0a:	9308      	str	r3, [sp, #32]
 8008f0c:	f000 80b1 	beq.w	8009072 <_dtoa_r+0x8ea>
 8008f10:	9a08      	ldr	r2, [sp, #32]
 8008f12:	4641      	mov	r1, r8
 8008f14:	4648      	mov	r0, r9
 8008f16:	f000 fcb3 	bl	8009880 <__pow5mult>
 8008f1a:	9002      	str	r0, [sp, #8]
 8008f1c:	2101      	movs	r1, #1
 8008f1e:	4648      	mov	r0, r9
 8008f20:	f000 fbf6 	bl	8009710 <__i2b>
 8008f24:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008f26:	4604      	mov	r4, r0
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	f000 81d8 	beq.w	80092de <_dtoa_r+0xb56>
 8008f2e:	461a      	mov	r2, r3
 8008f30:	4601      	mov	r1, r0
 8008f32:	4648      	mov	r0, r9
 8008f34:	f000 fca4 	bl	8009880 <__pow5mult>
 8008f38:	9b07      	ldr	r3, [sp, #28]
 8008f3a:	2b01      	cmp	r3, #1
 8008f3c:	4604      	mov	r4, r0
 8008f3e:	f300 809f 	bgt.w	8009080 <_dtoa_r+0x8f8>
 8008f42:	9b04      	ldr	r3, [sp, #16]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	f040 8097 	bne.w	8009078 <_dtoa_r+0x8f0>
 8008f4a:	9b05      	ldr	r3, [sp, #20]
 8008f4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	f040 8093 	bne.w	800907c <_dtoa_r+0x8f4>
 8008f56:	9b05      	ldr	r3, [sp, #20]
 8008f58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008f5c:	0d1b      	lsrs	r3, r3, #20
 8008f5e:	051b      	lsls	r3, r3, #20
 8008f60:	b133      	cbz	r3, 8008f70 <_dtoa_r+0x7e8>
 8008f62:	9b00      	ldr	r3, [sp, #0]
 8008f64:	3301      	adds	r3, #1
 8008f66:	9300      	str	r3, [sp, #0]
 8008f68:	9b06      	ldr	r3, [sp, #24]
 8008f6a:	3301      	adds	r3, #1
 8008f6c:	9306      	str	r3, [sp, #24]
 8008f6e:	2301      	movs	r3, #1
 8008f70:	9308      	str	r3, [sp, #32]
 8008f72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	f000 81b8 	beq.w	80092ea <_dtoa_r+0xb62>
 8008f7a:	6923      	ldr	r3, [r4, #16]
 8008f7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008f80:	6918      	ldr	r0, [r3, #16]
 8008f82:	f000 fb79 	bl	8009678 <__hi0bits>
 8008f86:	f1c0 0020 	rsb	r0, r0, #32
 8008f8a:	9b06      	ldr	r3, [sp, #24]
 8008f8c:	4418      	add	r0, r3
 8008f8e:	f010 001f 	ands.w	r0, r0, #31
 8008f92:	f000 8082 	beq.w	800909a <_dtoa_r+0x912>
 8008f96:	f1c0 0320 	rsb	r3, r0, #32
 8008f9a:	2b04      	cmp	r3, #4
 8008f9c:	dd73      	ble.n	8009086 <_dtoa_r+0x8fe>
 8008f9e:	9b00      	ldr	r3, [sp, #0]
 8008fa0:	f1c0 001c 	rsb	r0, r0, #28
 8008fa4:	4403      	add	r3, r0
 8008fa6:	9300      	str	r3, [sp, #0]
 8008fa8:	9b06      	ldr	r3, [sp, #24]
 8008faa:	4403      	add	r3, r0
 8008fac:	4406      	add	r6, r0
 8008fae:	9306      	str	r3, [sp, #24]
 8008fb0:	9b00      	ldr	r3, [sp, #0]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	dd05      	ble.n	8008fc2 <_dtoa_r+0x83a>
 8008fb6:	9902      	ldr	r1, [sp, #8]
 8008fb8:	461a      	mov	r2, r3
 8008fba:	4648      	mov	r0, r9
 8008fbc:	f000 fcba 	bl	8009934 <__lshift>
 8008fc0:	9002      	str	r0, [sp, #8]
 8008fc2:	9b06      	ldr	r3, [sp, #24]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	dd05      	ble.n	8008fd4 <_dtoa_r+0x84c>
 8008fc8:	4621      	mov	r1, r4
 8008fca:	461a      	mov	r2, r3
 8008fcc:	4648      	mov	r0, r9
 8008fce:	f000 fcb1 	bl	8009934 <__lshift>
 8008fd2:	4604      	mov	r4, r0
 8008fd4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d061      	beq.n	800909e <_dtoa_r+0x916>
 8008fda:	9802      	ldr	r0, [sp, #8]
 8008fdc:	4621      	mov	r1, r4
 8008fde:	f000 fd15 	bl	8009a0c <__mcmp>
 8008fe2:	2800      	cmp	r0, #0
 8008fe4:	da5b      	bge.n	800909e <_dtoa_r+0x916>
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	9902      	ldr	r1, [sp, #8]
 8008fea:	220a      	movs	r2, #10
 8008fec:	4648      	mov	r0, r9
 8008fee:	f000 fafd 	bl	80095ec <__multadd>
 8008ff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ff4:	9002      	str	r0, [sp, #8]
 8008ff6:	f107 38ff 	add.w	r8, r7, #4294967295
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	f000 8177 	beq.w	80092ee <_dtoa_r+0xb66>
 8009000:	4629      	mov	r1, r5
 8009002:	2300      	movs	r3, #0
 8009004:	220a      	movs	r2, #10
 8009006:	4648      	mov	r0, r9
 8009008:	f000 faf0 	bl	80095ec <__multadd>
 800900c:	f1bb 0f00 	cmp.w	fp, #0
 8009010:	4605      	mov	r5, r0
 8009012:	dc6f      	bgt.n	80090f4 <_dtoa_r+0x96c>
 8009014:	9b07      	ldr	r3, [sp, #28]
 8009016:	2b02      	cmp	r3, #2
 8009018:	dc49      	bgt.n	80090ae <_dtoa_r+0x926>
 800901a:	e06b      	b.n	80090f4 <_dtoa_r+0x96c>
 800901c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800901e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009022:	e73c      	b.n	8008e9e <_dtoa_r+0x716>
 8009024:	3fe00000 	.word	0x3fe00000
 8009028:	40240000 	.word	0x40240000
 800902c:	9b03      	ldr	r3, [sp, #12]
 800902e:	1e5c      	subs	r4, r3, #1
 8009030:	9b08      	ldr	r3, [sp, #32]
 8009032:	42a3      	cmp	r3, r4
 8009034:	db09      	blt.n	800904a <_dtoa_r+0x8c2>
 8009036:	1b1c      	subs	r4, r3, r4
 8009038:	9b03      	ldr	r3, [sp, #12]
 800903a:	2b00      	cmp	r3, #0
 800903c:	f6bf af30 	bge.w	8008ea0 <_dtoa_r+0x718>
 8009040:	9b00      	ldr	r3, [sp, #0]
 8009042:	9a03      	ldr	r2, [sp, #12]
 8009044:	1a9e      	subs	r6, r3, r2
 8009046:	2300      	movs	r3, #0
 8009048:	e72b      	b.n	8008ea2 <_dtoa_r+0x71a>
 800904a:	9b08      	ldr	r3, [sp, #32]
 800904c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800904e:	9408      	str	r4, [sp, #32]
 8009050:	1ae3      	subs	r3, r4, r3
 8009052:	441a      	add	r2, r3
 8009054:	9e00      	ldr	r6, [sp, #0]
 8009056:	9b03      	ldr	r3, [sp, #12]
 8009058:	920d      	str	r2, [sp, #52]	@ 0x34
 800905a:	2400      	movs	r4, #0
 800905c:	e721      	b.n	8008ea2 <_dtoa_r+0x71a>
 800905e:	9c08      	ldr	r4, [sp, #32]
 8009060:	9e00      	ldr	r6, [sp, #0]
 8009062:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009064:	e728      	b.n	8008eb8 <_dtoa_r+0x730>
 8009066:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800906a:	e751      	b.n	8008f10 <_dtoa_r+0x788>
 800906c:	9a08      	ldr	r2, [sp, #32]
 800906e:	9902      	ldr	r1, [sp, #8]
 8009070:	e750      	b.n	8008f14 <_dtoa_r+0x78c>
 8009072:	f8cd 8008 	str.w	r8, [sp, #8]
 8009076:	e751      	b.n	8008f1c <_dtoa_r+0x794>
 8009078:	2300      	movs	r3, #0
 800907a:	e779      	b.n	8008f70 <_dtoa_r+0x7e8>
 800907c:	9b04      	ldr	r3, [sp, #16]
 800907e:	e777      	b.n	8008f70 <_dtoa_r+0x7e8>
 8009080:	2300      	movs	r3, #0
 8009082:	9308      	str	r3, [sp, #32]
 8009084:	e779      	b.n	8008f7a <_dtoa_r+0x7f2>
 8009086:	d093      	beq.n	8008fb0 <_dtoa_r+0x828>
 8009088:	9a00      	ldr	r2, [sp, #0]
 800908a:	331c      	adds	r3, #28
 800908c:	441a      	add	r2, r3
 800908e:	9200      	str	r2, [sp, #0]
 8009090:	9a06      	ldr	r2, [sp, #24]
 8009092:	441a      	add	r2, r3
 8009094:	441e      	add	r6, r3
 8009096:	9206      	str	r2, [sp, #24]
 8009098:	e78a      	b.n	8008fb0 <_dtoa_r+0x828>
 800909a:	4603      	mov	r3, r0
 800909c:	e7f4      	b.n	8009088 <_dtoa_r+0x900>
 800909e:	9b03      	ldr	r3, [sp, #12]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	46b8      	mov	r8, r7
 80090a4:	dc20      	bgt.n	80090e8 <_dtoa_r+0x960>
 80090a6:	469b      	mov	fp, r3
 80090a8:	9b07      	ldr	r3, [sp, #28]
 80090aa:	2b02      	cmp	r3, #2
 80090ac:	dd1e      	ble.n	80090ec <_dtoa_r+0x964>
 80090ae:	f1bb 0f00 	cmp.w	fp, #0
 80090b2:	f47f adb1 	bne.w	8008c18 <_dtoa_r+0x490>
 80090b6:	4621      	mov	r1, r4
 80090b8:	465b      	mov	r3, fp
 80090ba:	2205      	movs	r2, #5
 80090bc:	4648      	mov	r0, r9
 80090be:	f000 fa95 	bl	80095ec <__multadd>
 80090c2:	4601      	mov	r1, r0
 80090c4:	4604      	mov	r4, r0
 80090c6:	9802      	ldr	r0, [sp, #8]
 80090c8:	f000 fca0 	bl	8009a0c <__mcmp>
 80090cc:	2800      	cmp	r0, #0
 80090ce:	f77f ada3 	ble.w	8008c18 <_dtoa_r+0x490>
 80090d2:	4656      	mov	r6, sl
 80090d4:	2331      	movs	r3, #49	@ 0x31
 80090d6:	f806 3b01 	strb.w	r3, [r6], #1
 80090da:	f108 0801 	add.w	r8, r8, #1
 80090de:	e59f      	b.n	8008c20 <_dtoa_r+0x498>
 80090e0:	9c03      	ldr	r4, [sp, #12]
 80090e2:	46b8      	mov	r8, r7
 80090e4:	4625      	mov	r5, r4
 80090e6:	e7f4      	b.n	80090d2 <_dtoa_r+0x94a>
 80090e8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80090ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	f000 8101 	beq.w	80092f6 <_dtoa_r+0xb6e>
 80090f4:	2e00      	cmp	r6, #0
 80090f6:	dd05      	ble.n	8009104 <_dtoa_r+0x97c>
 80090f8:	4629      	mov	r1, r5
 80090fa:	4632      	mov	r2, r6
 80090fc:	4648      	mov	r0, r9
 80090fe:	f000 fc19 	bl	8009934 <__lshift>
 8009102:	4605      	mov	r5, r0
 8009104:	9b08      	ldr	r3, [sp, #32]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d05c      	beq.n	80091c4 <_dtoa_r+0xa3c>
 800910a:	6869      	ldr	r1, [r5, #4]
 800910c:	4648      	mov	r0, r9
 800910e:	f000 fa0b 	bl	8009528 <_Balloc>
 8009112:	4606      	mov	r6, r0
 8009114:	b928      	cbnz	r0, 8009122 <_dtoa_r+0x99a>
 8009116:	4b82      	ldr	r3, [pc, #520]	@ (8009320 <_dtoa_r+0xb98>)
 8009118:	4602      	mov	r2, r0
 800911a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800911e:	f7ff bb4a 	b.w	80087b6 <_dtoa_r+0x2e>
 8009122:	692a      	ldr	r2, [r5, #16]
 8009124:	3202      	adds	r2, #2
 8009126:	0092      	lsls	r2, r2, #2
 8009128:	f105 010c 	add.w	r1, r5, #12
 800912c:	300c      	adds	r0, #12
 800912e:	f7ff fa92 	bl	8008656 <memcpy>
 8009132:	2201      	movs	r2, #1
 8009134:	4631      	mov	r1, r6
 8009136:	4648      	mov	r0, r9
 8009138:	f000 fbfc 	bl	8009934 <__lshift>
 800913c:	f10a 0301 	add.w	r3, sl, #1
 8009140:	9300      	str	r3, [sp, #0]
 8009142:	eb0a 030b 	add.w	r3, sl, fp
 8009146:	9308      	str	r3, [sp, #32]
 8009148:	9b04      	ldr	r3, [sp, #16]
 800914a:	f003 0301 	and.w	r3, r3, #1
 800914e:	462f      	mov	r7, r5
 8009150:	9306      	str	r3, [sp, #24]
 8009152:	4605      	mov	r5, r0
 8009154:	9b00      	ldr	r3, [sp, #0]
 8009156:	9802      	ldr	r0, [sp, #8]
 8009158:	4621      	mov	r1, r4
 800915a:	f103 3bff 	add.w	fp, r3, #4294967295
 800915e:	f7ff fa88 	bl	8008672 <quorem>
 8009162:	4603      	mov	r3, r0
 8009164:	3330      	adds	r3, #48	@ 0x30
 8009166:	9003      	str	r0, [sp, #12]
 8009168:	4639      	mov	r1, r7
 800916a:	9802      	ldr	r0, [sp, #8]
 800916c:	9309      	str	r3, [sp, #36]	@ 0x24
 800916e:	f000 fc4d 	bl	8009a0c <__mcmp>
 8009172:	462a      	mov	r2, r5
 8009174:	9004      	str	r0, [sp, #16]
 8009176:	4621      	mov	r1, r4
 8009178:	4648      	mov	r0, r9
 800917a:	f000 fc63 	bl	8009a44 <__mdiff>
 800917e:	68c2      	ldr	r2, [r0, #12]
 8009180:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009182:	4606      	mov	r6, r0
 8009184:	bb02      	cbnz	r2, 80091c8 <_dtoa_r+0xa40>
 8009186:	4601      	mov	r1, r0
 8009188:	9802      	ldr	r0, [sp, #8]
 800918a:	f000 fc3f 	bl	8009a0c <__mcmp>
 800918e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009190:	4602      	mov	r2, r0
 8009192:	4631      	mov	r1, r6
 8009194:	4648      	mov	r0, r9
 8009196:	920c      	str	r2, [sp, #48]	@ 0x30
 8009198:	9309      	str	r3, [sp, #36]	@ 0x24
 800919a:	f000 fa05 	bl	80095a8 <_Bfree>
 800919e:	9b07      	ldr	r3, [sp, #28]
 80091a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80091a2:	9e00      	ldr	r6, [sp, #0]
 80091a4:	ea42 0103 	orr.w	r1, r2, r3
 80091a8:	9b06      	ldr	r3, [sp, #24]
 80091aa:	4319      	orrs	r1, r3
 80091ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091ae:	d10d      	bne.n	80091cc <_dtoa_r+0xa44>
 80091b0:	2b39      	cmp	r3, #57	@ 0x39
 80091b2:	d027      	beq.n	8009204 <_dtoa_r+0xa7c>
 80091b4:	9a04      	ldr	r2, [sp, #16]
 80091b6:	2a00      	cmp	r2, #0
 80091b8:	dd01      	ble.n	80091be <_dtoa_r+0xa36>
 80091ba:	9b03      	ldr	r3, [sp, #12]
 80091bc:	3331      	adds	r3, #49	@ 0x31
 80091be:	f88b 3000 	strb.w	r3, [fp]
 80091c2:	e52e      	b.n	8008c22 <_dtoa_r+0x49a>
 80091c4:	4628      	mov	r0, r5
 80091c6:	e7b9      	b.n	800913c <_dtoa_r+0x9b4>
 80091c8:	2201      	movs	r2, #1
 80091ca:	e7e2      	b.n	8009192 <_dtoa_r+0xa0a>
 80091cc:	9904      	ldr	r1, [sp, #16]
 80091ce:	2900      	cmp	r1, #0
 80091d0:	db04      	blt.n	80091dc <_dtoa_r+0xa54>
 80091d2:	9807      	ldr	r0, [sp, #28]
 80091d4:	4301      	orrs	r1, r0
 80091d6:	9806      	ldr	r0, [sp, #24]
 80091d8:	4301      	orrs	r1, r0
 80091da:	d120      	bne.n	800921e <_dtoa_r+0xa96>
 80091dc:	2a00      	cmp	r2, #0
 80091de:	ddee      	ble.n	80091be <_dtoa_r+0xa36>
 80091e0:	9902      	ldr	r1, [sp, #8]
 80091e2:	9300      	str	r3, [sp, #0]
 80091e4:	2201      	movs	r2, #1
 80091e6:	4648      	mov	r0, r9
 80091e8:	f000 fba4 	bl	8009934 <__lshift>
 80091ec:	4621      	mov	r1, r4
 80091ee:	9002      	str	r0, [sp, #8]
 80091f0:	f000 fc0c 	bl	8009a0c <__mcmp>
 80091f4:	2800      	cmp	r0, #0
 80091f6:	9b00      	ldr	r3, [sp, #0]
 80091f8:	dc02      	bgt.n	8009200 <_dtoa_r+0xa78>
 80091fa:	d1e0      	bne.n	80091be <_dtoa_r+0xa36>
 80091fc:	07da      	lsls	r2, r3, #31
 80091fe:	d5de      	bpl.n	80091be <_dtoa_r+0xa36>
 8009200:	2b39      	cmp	r3, #57	@ 0x39
 8009202:	d1da      	bne.n	80091ba <_dtoa_r+0xa32>
 8009204:	2339      	movs	r3, #57	@ 0x39
 8009206:	f88b 3000 	strb.w	r3, [fp]
 800920a:	4633      	mov	r3, r6
 800920c:	461e      	mov	r6, r3
 800920e:	3b01      	subs	r3, #1
 8009210:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009214:	2a39      	cmp	r2, #57	@ 0x39
 8009216:	d04e      	beq.n	80092b6 <_dtoa_r+0xb2e>
 8009218:	3201      	adds	r2, #1
 800921a:	701a      	strb	r2, [r3, #0]
 800921c:	e501      	b.n	8008c22 <_dtoa_r+0x49a>
 800921e:	2a00      	cmp	r2, #0
 8009220:	dd03      	ble.n	800922a <_dtoa_r+0xaa2>
 8009222:	2b39      	cmp	r3, #57	@ 0x39
 8009224:	d0ee      	beq.n	8009204 <_dtoa_r+0xa7c>
 8009226:	3301      	adds	r3, #1
 8009228:	e7c9      	b.n	80091be <_dtoa_r+0xa36>
 800922a:	9a00      	ldr	r2, [sp, #0]
 800922c:	9908      	ldr	r1, [sp, #32]
 800922e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009232:	428a      	cmp	r2, r1
 8009234:	d028      	beq.n	8009288 <_dtoa_r+0xb00>
 8009236:	9902      	ldr	r1, [sp, #8]
 8009238:	2300      	movs	r3, #0
 800923a:	220a      	movs	r2, #10
 800923c:	4648      	mov	r0, r9
 800923e:	f000 f9d5 	bl	80095ec <__multadd>
 8009242:	42af      	cmp	r7, r5
 8009244:	9002      	str	r0, [sp, #8]
 8009246:	f04f 0300 	mov.w	r3, #0
 800924a:	f04f 020a 	mov.w	r2, #10
 800924e:	4639      	mov	r1, r7
 8009250:	4648      	mov	r0, r9
 8009252:	d107      	bne.n	8009264 <_dtoa_r+0xadc>
 8009254:	f000 f9ca 	bl	80095ec <__multadd>
 8009258:	4607      	mov	r7, r0
 800925a:	4605      	mov	r5, r0
 800925c:	9b00      	ldr	r3, [sp, #0]
 800925e:	3301      	adds	r3, #1
 8009260:	9300      	str	r3, [sp, #0]
 8009262:	e777      	b.n	8009154 <_dtoa_r+0x9cc>
 8009264:	f000 f9c2 	bl	80095ec <__multadd>
 8009268:	4629      	mov	r1, r5
 800926a:	4607      	mov	r7, r0
 800926c:	2300      	movs	r3, #0
 800926e:	220a      	movs	r2, #10
 8009270:	4648      	mov	r0, r9
 8009272:	f000 f9bb 	bl	80095ec <__multadd>
 8009276:	4605      	mov	r5, r0
 8009278:	e7f0      	b.n	800925c <_dtoa_r+0xad4>
 800927a:	f1bb 0f00 	cmp.w	fp, #0
 800927e:	bfcc      	ite	gt
 8009280:	465e      	movgt	r6, fp
 8009282:	2601      	movle	r6, #1
 8009284:	4456      	add	r6, sl
 8009286:	2700      	movs	r7, #0
 8009288:	9902      	ldr	r1, [sp, #8]
 800928a:	9300      	str	r3, [sp, #0]
 800928c:	2201      	movs	r2, #1
 800928e:	4648      	mov	r0, r9
 8009290:	f000 fb50 	bl	8009934 <__lshift>
 8009294:	4621      	mov	r1, r4
 8009296:	9002      	str	r0, [sp, #8]
 8009298:	f000 fbb8 	bl	8009a0c <__mcmp>
 800929c:	2800      	cmp	r0, #0
 800929e:	dcb4      	bgt.n	800920a <_dtoa_r+0xa82>
 80092a0:	d102      	bne.n	80092a8 <_dtoa_r+0xb20>
 80092a2:	9b00      	ldr	r3, [sp, #0]
 80092a4:	07db      	lsls	r3, r3, #31
 80092a6:	d4b0      	bmi.n	800920a <_dtoa_r+0xa82>
 80092a8:	4633      	mov	r3, r6
 80092aa:	461e      	mov	r6, r3
 80092ac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80092b0:	2a30      	cmp	r2, #48	@ 0x30
 80092b2:	d0fa      	beq.n	80092aa <_dtoa_r+0xb22>
 80092b4:	e4b5      	b.n	8008c22 <_dtoa_r+0x49a>
 80092b6:	459a      	cmp	sl, r3
 80092b8:	d1a8      	bne.n	800920c <_dtoa_r+0xa84>
 80092ba:	2331      	movs	r3, #49	@ 0x31
 80092bc:	f108 0801 	add.w	r8, r8, #1
 80092c0:	f88a 3000 	strb.w	r3, [sl]
 80092c4:	e4ad      	b.n	8008c22 <_dtoa_r+0x49a>
 80092c6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80092c8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009324 <_dtoa_r+0xb9c>
 80092cc:	b11b      	cbz	r3, 80092d6 <_dtoa_r+0xb4e>
 80092ce:	f10a 0308 	add.w	r3, sl, #8
 80092d2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80092d4:	6013      	str	r3, [r2, #0]
 80092d6:	4650      	mov	r0, sl
 80092d8:	b017      	add	sp, #92	@ 0x5c
 80092da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092de:	9b07      	ldr	r3, [sp, #28]
 80092e0:	2b01      	cmp	r3, #1
 80092e2:	f77f ae2e 	ble.w	8008f42 <_dtoa_r+0x7ba>
 80092e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80092e8:	9308      	str	r3, [sp, #32]
 80092ea:	2001      	movs	r0, #1
 80092ec:	e64d      	b.n	8008f8a <_dtoa_r+0x802>
 80092ee:	f1bb 0f00 	cmp.w	fp, #0
 80092f2:	f77f aed9 	ble.w	80090a8 <_dtoa_r+0x920>
 80092f6:	4656      	mov	r6, sl
 80092f8:	9802      	ldr	r0, [sp, #8]
 80092fa:	4621      	mov	r1, r4
 80092fc:	f7ff f9b9 	bl	8008672 <quorem>
 8009300:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009304:	f806 3b01 	strb.w	r3, [r6], #1
 8009308:	eba6 020a 	sub.w	r2, r6, sl
 800930c:	4593      	cmp	fp, r2
 800930e:	ddb4      	ble.n	800927a <_dtoa_r+0xaf2>
 8009310:	9902      	ldr	r1, [sp, #8]
 8009312:	2300      	movs	r3, #0
 8009314:	220a      	movs	r2, #10
 8009316:	4648      	mov	r0, r9
 8009318:	f000 f968 	bl	80095ec <__multadd>
 800931c:	9002      	str	r0, [sp, #8]
 800931e:	e7eb      	b.n	80092f8 <_dtoa_r+0xb70>
 8009320:	0801c394 	.word	0x0801c394
 8009324:	0801c318 	.word	0x0801c318

08009328 <_free_r>:
 8009328:	b538      	push	{r3, r4, r5, lr}
 800932a:	4605      	mov	r5, r0
 800932c:	2900      	cmp	r1, #0
 800932e:	d041      	beq.n	80093b4 <_free_r+0x8c>
 8009330:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009334:	1f0c      	subs	r4, r1, #4
 8009336:	2b00      	cmp	r3, #0
 8009338:	bfb8      	it	lt
 800933a:	18e4      	addlt	r4, r4, r3
 800933c:	f000 f8e8 	bl	8009510 <__malloc_lock>
 8009340:	4a1d      	ldr	r2, [pc, #116]	@ (80093b8 <_free_r+0x90>)
 8009342:	6813      	ldr	r3, [r2, #0]
 8009344:	b933      	cbnz	r3, 8009354 <_free_r+0x2c>
 8009346:	6063      	str	r3, [r4, #4]
 8009348:	6014      	str	r4, [r2, #0]
 800934a:	4628      	mov	r0, r5
 800934c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009350:	f000 b8e4 	b.w	800951c <__malloc_unlock>
 8009354:	42a3      	cmp	r3, r4
 8009356:	d908      	bls.n	800936a <_free_r+0x42>
 8009358:	6820      	ldr	r0, [r4, #0]
 800935a:	1821      	adds	r1, r4, r0
 800935c:	428b      	cmp	r3, r1
 800935e:	bf01      	itttt	eq
 8009360:	6819      	ldreq	r1, [r3, #0]
 8009362:	685b      	ldreq	r3, [r3, #4]
 8009364:	1809      	addeq	r1, r1, r0
 8009366:	6021      	streq	r1, [r4, #0]
 8009368:	e7ed      	b.n	8009346 <_free_r+0x1e>
 800936a:	461a      	mov	r2, r3
 800936c:	685b      	ldr	r3, [r3, #4]
 800936e:	b10b      	cbz	r3, 8009374 <_free_r+0x4c>
 8009370:	42a3      	cmp	r3, r4
 8009372:	d9fa      	bls.n	800936a <_free_r+0x42>
 8009374:	6811      	ldr	r1, [r2, #0]
 8009376:	1850      	adds	r0, r2, r1
 8009378:	42a0      	cmp	r0, r4
 800937a:	d10b      	bne.n	8009394 <_free_r+0x6c>
 800937c:	6820      	ldr	r0, [r4, #0]
 800937e:	4401      	add	r1, r0
 8009380:	1850      	adds	r0, r2, r1
 8009382:	4283      	cmp	r3, r0
 8009384:	6011      	str	r1, [r2, #0]
 8009386:	d1e0      	bne.n	800934a <_free_r+0x22>
 8009388:	6818      	ldr	r0, [r3, #0]
 800938a:	685b      	ldr	r3, [r3, #4]
 800938c:	6053      	str	r3, [r2, #4]
 800938e:	4408      	add	r0, r1
 8009390:	6010      	str	r0, [r2, #0]
 8009392:	e7da      	b.n	800934a <_free_r+0x22>
 8009394:	d902      	bls.n	800939c <_free_r+0x74>
 8009396:	230c      	movs	r3, #12
 8009398:	602b      	str	r3, [r5, #0]
 800939a:	e7d6      	b.n	800934a <_free_r+0x22>
 800939c:	6820      	ldr	r0, [r4, #0]
 800939e:	1821      	adds	r1, r4, r0
 80093a0:	428b      	cmp	r3, r1
 80093a2:	bf04      	itt	eq
 80093a4:	6819      	ldreq	r1, [r3, #0]
 80093a6:	685b      	ldreq	r3, [r3, #4]
 80093a8:	6063      	str	r3, [r4, #4]
 80093aa:	bf04      	itt	eq
 80093ac:	1809      	addeq	r1, r1, r0
 80093ae:	6021      	streq	r1, [r4, #0]
 80093b0:	6054      	str	r4, [r2, #4]
 80093b2:	e7ca      	b.n	800934a <_free_r+0x22>
 80093b4:	bd38      	pop	{r3, r4, r5, pc}
 80093b6:	bf00      	nop
 80093b8:	200023e4 	.word	0x200023e4

080093bc <malloc>:
 80093bc:	4b02      	ldr	r3, [pc, #8]	@ (80093c8 <malloc+0xc>)
 80093be:	4601      	mov	r1, r0
 80093c0:	6818      	ldr	r0, [r3, #0]
 80093c2:	f000 b825 	b.w	8009410 <_malloc_r>
 80093c6:	bf00      	nop
 80093c8:	2000086c 	.word	0x2000086c

080093cc <sbrk_aligned>:
 80093cc:	b570      	push	{r4, r5, r6, lr}
 80093ce:	4e0f      	ldr	r6, [pc, #60]	@ (800940c <sbrk_aligned+0x40>)
 80093d0:	460c      	mov	r4, r1
 80093d2:	6831      	ldr	r1, [r6, #0]
 80093d4:	4605      	mov	r5, r0
 80093d6:	b911      	cbnz	r1, 80093de <sbrk_aligned+0x12>
 80093d8:	f000 fd50 	bl	8009e7c <_sbrk_r>
 80093dc:	6030      	str	r0, [r6, #0]
 80093de:	4621      	mov	r1, r4
 80093e0:	4628      	mov	r0, r5
 80093e2:	f000 fd4b 	bl	8009e7c <_sbrk_r>
 80093e6:	1c43      	adds	r3, r0, #1
 80093e8:	d103      	bne.n	80093f2 <sbrk_aligned+0x26>
 80093ea:	f04f 34ff 	mov.w	r4, #4294967295
 80093ee:	4620      	mov	r0, r4
 80093f0:	bd70      	pop	{r4, r5, r6, pc}
 80093f2:	1cc4      	adds	r4, r0, #3
 80093f4:	f024 0403 	bic.w	r4, r4, #3
 80093f8:	42a0      	cmp	r0, r4
 80093fa:	d0f8      	beq.n	80093ee <sbrk_aligned+0x22>
 80093fc:	1a21      	subs	r1, r4, r0
 80093fe:	4628      	mov	r0, r5
 8009400:	f000 fd3c 	bl	8009e7c <_sbrk_r>
 8009404:	3001      	adds	r0, #1
 8009406:	d1f2      	bne.n	80093ee <sbrk_aligned+0x22>
 8009408:	e7ef      	b.n	80093ea <sbrk_aligned+0x1e>
 800940a:	bf00      	nop
 800940c:	200023e0 	.word	0x200023e0

08009410 <_malloc_r>:
 8009410:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009414:	1ccd      	adds	r5, r1, #3
 8009416:	f025 0503 	bic.w	r5, r5, #3
 800941a:	3508      	adds	r5, #8
 800941c:	2d0c      	cmp	r5, #12
 800941e:	bf38      	it	cc
 8009420:	250c      	movcc	r5, #12
 8009422:	2d00      	cmp	r5, #0
 8009424:	4606      	mov	r6, r0
 8009426:	db01      	blt.n	800942c <_malloc_r+0x1c>
 8009428:	42a9      	cmp	r1, r5
 800942a:	d904      	bls.n	8009436 <_malloc_r+0x26>
 800942c:	230c      	movs	r3, #12
 800942e:	6033      	str	r3, [r6, #0]
 8009430:	2000      	movs	r0, #0
 8009432:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009436:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800950c <_malloc_r+0xfc>
 800943a:	f000 f869 	bl	8009510 <__malloc_lock>
 800943e:	f8d8 3000 	ldr.w	r3, [r8]
 8009442:	461c      	mov	r4, r3
 8009444:	bb44      	cbnz	r4, 8009498 <_malloc_r+0x88>
 8009446:	4629      	mov	r1, r5
 8009448:	4630      	mov	r0, r6
 800944a:	f7ff ffbf 	bl	80093cc <sbrk_aligned>
 800944e:	1c43      	adds	r3, r0, #1
 8009450:	4604      	mov	r4, r0
 8009452:	d158      	bne.n	8009506 <_malloc_r+0xf6>
 8009454:	f8d8 4000 	ldr.w	r4, [r8]
 8009458:	4627      	mov	r7, r4
 800945a:	2f00      	cmp	r7, #0
 800945c:	d143      	bne.n	80094e6 <_malloc_r+0xd6>
 800945e:	2c00      	cmp	r4, #0
 8009460:	d04b      	beq.n	80094fa <_malloc_r+0xea>
 8009462:	6823      	ldr	r3, [r4, #0]
 8009464:	4639      	mov	r1, r7
 8009466:	4630      	mov	r0, r6
 8009468:	eb04 0903 	add.w	r9, r4, r3
 800946c:	f000 fd06 	bl	8009e7c <_sbrk_r>
 8009470:	4581      	cmp	r9, r0
 8009472:	d142      	bne.n	80094fa <_malloc_r+0xea>
 8009474:	6821      	ldr	r1, [r4, #0]
 8009476:	1a6d      	subs	r5, r5, r1
 8009478:	4629      	mov	r1, r5
 800947a:	4630      	mov	r0, r6
 800947c:	f7ff ffa6 	bl	80093cc <sbrk_aligned>
 8009480:	3001      	adds	r0, #1
 8009482:	d03a      	beq.n	80094fa <_malloc_r+0xea>
 8009484:	6823      	ldr	r3, [r4, #0]
 8009486:	442b      	add	r3, r5
 8009488:	6023      	str	r3, [r4, #0]
 800948a:	f8d8 3000 	ldr.w	r3, [r8]
 800948e:	685a      	ldr	r2, [r3, #4]
 8009490:	bb62      	cbnz	r2, 80094ec <_malloc_r+0xdc>
 8009492:	f8c8 7000 	str.w	r7, [r8]
 8009496:	e00f      	b.n	80094b8 <_malloc_r+0xa8>
 8009498:	6822      	ldr	r2, [r4, #0]
 800949a:	1b52      	subs	r2, r2, r5
 800949c:	d420      	bmi.n	80094e0 <_malloc_r+0xd0>
 800949e:	2a0b      	cmp	r2, #11
 80094a0:	d917      	bls.n	80094d2 <_malloc_r+0xc2>
 80094a2:	1961      	adds	r1, r4, r5
 80094a4:	42a3      	cmp	r3, r4
 80094a6:	6025      	str	r5, [r4, #0]
 80094a8:	bf18      	it	ne
 80094aa:	6059      	strne	r1, [r3, #4]
 80094ac:	6863      	ldr	r3, [r4, #4]
 80094ae:	bf08      	it	eq
 80094b0:	f8c8 1000 	streq.w	r1, [r8]
 80094b4:	5162      	str	r2, [r4, r5]
 80094b6:	604b      	str	r3, [r1, #4]
 80094b8:	4630      	mov	r0, r6
 80094ba:	f000 f82f 	bl	800951c <__malloc_unlock>
 80094be:	f104 000b 	add.w	r0, r4, #11
 80094c2:	1d23      	adds	r3, r4, #4
 80094c4:	f020 0007 	bic.w	r0, r0, #7
 80094c8:	1ac2      	subs	r2, r0, r3
 80094ca:	bf1c      	itt	ne
 80094cc:	1a1b      	subne	r3, r3, r0
 80094ce:	50a3      	strne	r3, [r4, r2]
 80094d0:	e7af      	b.n	8009432 <_malloc_r+0x22>
 80094d2:	6862      	ldr	r2, [r4, #4]
 80094d4:	42a3      	cmp	r3, r4
 80094d6:	bf0c      	ite	eq
 80094d8:	f8c8 2000 	streq.w	r2, [r8]
 80094dc:	605a      	strne	r2, [r3, #4]
 80094de:	e7eb      	b.n	80094b8 <_malloc_r+0xa8>
 80094e0:	4623      	mov	r3, r4
 80094e2:	6864      	ldr	r4, [r4, #4]
 80094e4:	e7ae      	b.n	8009444 <_malloc_r+0x34>
 80094e6:	463c      	mov	r4, r7
 80094e8:	687f      	ldr	r7, [r7, #4]
 80094ea:	e7b6      	b.n	800945a <_malloc_r+0x4a>
 80094ec:	461a      	mov	r2, r3
 80094ee:	685b      	ldr	r3, [r3, #4]
 80094f0:	42a3      	cmp	r3, r4
 80094f2:	d1fb      	bne.n	80094ec <_malloc_r+0xdc>
 80094f4:	2300      	movs	r3, #0
 80094f6:	6053      	str	r3, [r2, #4]
 80094f8:	e7de      	b.n	80094b8 <_malloc_r+0xa8>
 80094fa:	230c      	movs	r3, #12
 80094fc:	6033      	str	r3, [r6, #0]
 80094fe:	4630      	mov	r0, r6
 8009500:	f000 f80c 	bl	800951c <__malloc_unlock>
 8009504:	e794      	b.n	8009430 <_malloc_r+0x20>
 8009506:	6005      	str	r5, [r0, #0]
 8009508:	e7d6      	b.n	80094b8 <_malloc_r+0xa8>
 800950a:	bf00      	nop
 800950c:	200023e4 	.word	0x200023e4

08009510 <__malloc_lock>:
 8009510:	4801      	ldr	r0, [pc, #4]	@ (8009518 <__malloc_lock+0x8>)
 8009512:	f7ff b89e 	b.w	8008652 <__retarget_lock_acquire_recursive>
 8009516:	bf00      	nop
 8009518:	200023dc 	.word	0x200023dc

0800951c <__malloc_unlock>:
 800951c:	4801      	ldr	r0, [pc, #4]	@ (8009524 <__malloc_unlock+0x8>)
 800951e:	f7ff b899 	b.w	8008654 <__retarget_lock_release_recursive>
 8009522:	bf00      	nop
 8009524:	200023dc 	.word	0x200023dc

08009528 <_Balloc>:
 8009528:	b570      	push	{r4, r5, r6, lr}
 800952a:	69c6      	ldr	r6, [r0, #28]
 800952c:	4604      	mov	r4, r0
 800952e:	460d      	mov	r5, r1
 8009530:	b976      	cbnz	r6, 8009550 <_Balloc+0x28>
 8009532:	2010      	movs	r0, #16
 8009534:	f7ff ff42 	bl	80093bc <malloc>
 8009538:	4602      	mov	r2, r0
 800953a:	61e0      	str	r0, [r4, #28]
 800953c:	b920      	cbnz	r0, 8009548 <_Balloc+0x20>
 800953e:	4b18      	ldr	r3, [pc, #96]	@ (80095a0 <_Balloc+0x78>)
 8009540:	4818      	ldr	r0, [pc, #96]	@ (80095a4 <_Balloc+0x7c>)
 8009542:	216b      	movs	r1, #107	@ 0x6b
 8009544:	f000 fcaa 	bl	8009e9c <__assert_func>
 8009548:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800954c:	6006      	str	r6, [r0, #0]
 800954e:	60c6      	str	r6, [r0, #12]
 8009550:	69e6      	ldr	r6, [r4, #28]
 8009552:	68f3      	ldr	r3, [r6, #12]
 8009554:	b183      	cbz	r3, 8009578 <_Balloc+0x50>
 8009556:	69e3      	ldr	r3, [r4, #28]
 8009558:	68db      	ldr	r3, [r3, #12]
 800955a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800955e:	b9b8      	cbnz	r0, 8009590 <_Balloc+0x68>
 8009560:	2101      	movs	r1, #1
 8009562:	fa01 f605 	lsl.w	r6, r1, r5
 8009566:	1d72      	adds	r2, r6, #5
 8009568:	0092      	lsls	r2, r2, #2
 800956a:	4620      	mov	r0, r4
 800956c:	f000 fcb4 	bl	8009ed8 <_calloc_r>
 8009570:	b160      	cbz	r0, 800958c <_Balloc+0x64>
 8009572:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009576:	e00e      	b.n	8009596 <_Balloc+0x6e>
 8009578:	2221      	movs	r2, #33	@ 0x21
 800957a:	2104      	movs	r1, #4
 800957c:	4620      	mov	r0, r4
 800957e:	f000 fcab 	bl	8009ed8 <_calloc_r>
 8009582:	69e3      	ldr	r3, [r4, #28]
 8009584:	60f0      	str	r0, [r6, #12]
 8009586:	68db      	ldr	r3, [r3, #12]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d1e4      	bne.n	8009556 <_Balloc+0x2e>
 800958c:	2000      	movs	r0, #0
 800958e:	bd70      	pop	{r4, r5, r6, pc}
 8009590:	6802      	ldr	r2, [r0, #0]
 8009592:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009596:	2300      	movs	r3, #0
 8009598:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800959c:	e7f7      	b.n	800958e <_Balloc+0x66>
 800959e:	bf00      	nop
 80095a0:	0801c325 	.word	0x0801c325
 80095a4:	0801c3a5 	.word	0x0801c3a5

080095a8 <_Bfree>:
 80095a8:	b570      	push	{r4, r5, r6, lr}
 80095aa:	69c6      	ldr	r6, [r0, #28]
 80095ac:	4605      	mov	r5, r0
 80095ae:	460c      	mov	r4, r1
 80095b0:	b976      	cbnz	r6, 80095d0 <_Bfree+0x28>
 80095b2:	2010      	movs	r0, #16
 80095b4:	f7ff ff02 	bl	80093bc <malloc>
 80095b8:	4602      	mov	r2, r0
 80095ba:	61e8      	str	r0, [r5, #28]
 80095bc:	b920      	cbnz	r0, 80095c8 <_Bfree+0x20>
 80095be:	4b09      	ldr	r3, [pc, #36]	@ (80095e4 <_Bfree+0x3c>)
 80095c0:	4809      	ldr	r0, [pc, #36]	@ (80095e8 <_Bfree+0x40>)
 80095c2:	218f      	movs	r1, #143	@ 0x8f
 80095c4:	f000 fc6a 	bl	8009e9c <__assert_func>
 80095c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80095cc:	6006      	str	r6, [r0, #0]
 80095ce:	60c6      	str	r6, [r0, #12]
 80095d0:	b13c      	cbz	r4, 80095e2 <_Bfree+0x3a>
 80095d2:	69eb      	ldr	r3, [r5, #28]
 80095d4:	6862      	ldr	r2, [r4, #4]
 80095d6:	68db      	ldr	r3, [r3, #12]
 80095d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80095dc:	6021      	str	r1, [r4, #0]
 80095de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80095e2:	bd70      	pop	{r4, r5, r6, pc}
 80095e4:	0801c325 	.word	0x0801c325
 80095e8:	0801c3a5 	.word	0x0801c3a5

080095ec <__multadd>:
 80095ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095f0:	690d      	ldr	r5, [r1, #16]
 80095f2:	4607      	mov	r7, r0
 80095f4:	460c      	mov	r4, r1
 80095f6:	461e      	mov	r6, r3
 80095f8:	f101 0c14 	add.w	ip, r1, #20
 80095fc:	2000      	movs	r0, #0
 80095fe:	f8dc 3000 	ldr.w	r3, [ip]
 8009602:	b299      	uxth	r1, r3
 8009604:	fb02 6101 	mla	r1, r2, r1, r6
 8009608:	0c1e      	lsrs	r6, r3, #16
 800960a:	0c0b      	lsrs	r3, r1, #16
 800960c:	fb02 3306 	mla	r3, r2, r6, r3
 8009610:	b289      	uxth	r1, r1
 8009612:	3001      	adds	r0, #1
 8009614:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009618:	4285      	cmp	r5, r0
 800961a:	f84c 1b04 	str.w	r1, [ip], #4
 800961e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009622:	dcec      	bgt.n	80095fe <__multadd+0x12>
 8009624:	b30e      	cbz	r6, 800966a <__multadd+0x7e>
 8009626:	68a3      	ldr	r3, [r4, #8]
 8009628:	42ab      	cmp	r3, r5
 800962a:	dc19      	bgt.n	8009660 <__multadd+0x74>
 800962c:	6861      	ldr	r1, [r4, #4]
 800962e:	4638      	mov	r0, r7
 8009630:	3101      	adds	r1, #1
 8009632:	f7ff ff79 	bl	8009528 <_Balloc>
 8009636:	4680      	mov	r8, r0
 8009638:	b928      	cbnz	r0, 8009646 <__multadd+0x5a>
 800963a:	4602      	mov	r2, r0
 800963c:	4b0c      	ldr	r3, [pc, #48]	@ (8009670 <__multadd+0x84>)
 800963e:	480d      	ldr	r0, [pc, #52]	@ (8009674 <__multadd+0x88>)
 8009640:	21ba      	movs	r1, #186	@ 0xba
 8009642:	f000 fc2b 	bl	8009e9c <__assert_func>
 8009646:	6922      	ldr	r2, [r4, #16]
 8009648:	3202      	adds	r2, #2
 800964a:	f104 010c 	add.w	r1, r4, #12
 800964e:	0092      	lsls	r2, r2, #2
 8009650:	300c      	adds	r0, #12
 8009652:	f7ff f800 	bl	8008656 <memcpy>
 8009656:	4621      	mov	r1, r4
 8009658:	4638      	mov	r0, r7
 800965a:	f7ff ffa5 	bl	80095a8 <_Bfree>
 800965e:	4644      	mov	r4, r8
 8009660:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009664:	3501      	adds	r5, #1
 8009666:	615e      	str	r6, [r3, #20]
 8009668:	6125      	str	r5, [r4, #16]
 800966a:	4620      	mov	r0, r4
 800966c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009670:	0801c394 	.word	0x0801c394
 8009674:	0801c3a5 	.word	0x0801c3a5

08009678 <__hi0bits>:
 8009678:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800967c:	4603      	mov	r3, r0
 800967e:	bf36      	itet	cc
 8009680:	0403      	lslcc	r3, r0, #16
 8009682:	2000      	movcs	r0, #0
 8009684:	2010      	movcc	r0, #16
 8009686:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800968a:	bf3c      	itt	cc
 800968c:	021b      	lslcc	r3, r3, #8
 800968e:	3008      	addcc	r0, #8
 8009690:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009694:	bf3c      	itt	cc
 8009696:	011b      	lslcc	r3, r3, #4
 8009698:	3004      	addcc	r0, #4
 800969a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800969e:	bf3c      	itt	cc
 80096a0:	009b      	lslcc	r3, r3, #2
 80096a2:	3002      	addcc	r0, #2
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	db05      	blt.n	80096b4 <__hi0bits+0x3c>
 80096a8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80096ac:	f100 0001 	add.w	r0, r0, #1
 80096b0:	bf08      	it	eq
 80096b2:	2020      	moveq	r0, #32
 80096b4:	4770      	bx	lr

080096b6 <__lo0bits>:
 80096b6:	6803      	ldr	r3, [r0, #0]
 80096b8:	4602      	mov	r2, r0
 80096ba:	f013 0007 	ands.w	r0, r3, #7
 80096be:	d00b      	beq.n	80096d8 <__lo0bits+0x22>
 80096c0:	07d9      	lsls	r1, r3, #31
 80096c2:	d421      	bmi.n	8009708 <__lo0bits+0x52>
 80096c4:	0798      	lsls	r0, r3, #30
 80096c6:	bf49      	itett	mi
 80096c8:	085b      	lsrmi	r3, r3, #1
 80096ca:	089b      	lsrpl	r3, r3, #2
 80096cc:	2001      	movmi	r0, #1
 80096ce:	6013      	strmi	r3, [r2, #0]
 80096d0:	bf5c      	itt	pl
 80096d2:	6013      	strpl	r3, [r2, #0]
 80096d4:	2002      	movpl	r0, #2
 80096d6:	4770      	bx	lr
 80096d8:	b299      	uxth	r1, r3
 80096da:	b909      	cbnz	r1, 80096e0 <__lo0bits+0x2a>
 80096dc:	0c1b      	lsrs	r3, r3, #16
 80096de:	2010      	movs	r0, #16
 80096e0:	b2d9      	uxtb	r1, r3
 80096e2:	b909      	cbnz	r1, 80096e8 <__lo0bits+0x32>
 80096e4:	3008      	adds	r0, #8
 80096e6:	0a1b      	lsrs	r3, r3, #8
 80096e8:	0719      	lsls	r1, r3, #28
 80096ea:	bf04      	itt	eq
 80096ec:	091b      	lsreq	r3, r3, #4
 80096ee:	3004      	addeq	r0, #4
 80096f0:	0799      	lsls	r1, r3, #30
 80096f2:	bf04      	itt	eq
 80096f4:	089b      	lsreq	r3, r3, #2
 80096f6:	3002      	addeq	r0, #2
 80096f8:	07d9      	lsls	r1, r3, #31
 80096fa:	d403      	bmi.n	8009704 <__lo0bits+0x4e>
 80096fc:	085b      	lsrs	r3, r3, #1
 80096fe:	f100 0001 	add.w	r0, r0, #1
 8009702:	d003      	beq.n	800970c <__lo0bits+0x56>
 8009704:	6013      	str	r3, [r2, #0]
 8009706:	4770      	bx	lr
 8009708:	2000      	movs	r0, #0
 800970a:	4770      	bx	lr
 800970c:	2020      	movs	r0, #32
 800970e:	4770      	bx	lr

08009710 <__i2b>:
 8009710:	b510      	push	{r4, lr}
 8009712:	460c      	mov	r4, r1
 8009714:	2101      	movs	r1, #1
 8009716:	f7ff ff07 	bl	8009528 <_Balloc>
 800971a:	4602      	mov	r2, r0
 800971c:	b928      	cbnz	r0, 800972a <__i2b+0x1a>
 800971e:	4b05      	ldr	r3, [pc, #20]	@ (8009734 <__i2b+0x24>)
 8009720:	4805      	ldr	r0, [pc, #20]	@ (8009738 <__i2b+0x28>)
 8009722:	f240 1145 	movw	r1, #325	@ 0x145
 8009726:	f000 fbb9 	bl	8009e9c <__assert_func>
 800972a:	2301      	movs	r3, #1
 800972c:	6144      	str	r4, [r0, #20]
 800972e:	6103      	str	r3, [r0, #16]
 8009730:	bd10      	pop	{r4, pc}
 8009732:	bf00      	nop
 8009734:	0801c394 	.word	0x0801c394
 8009738:	0801c3a5 	.word	0x0801c3a5

0800973c <__multiply>:
 800973c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009740:	4617      	mov	r7, r2
 8009742:	690a      	ldr	r2, [r1, #16]
 8009744:	693b      	ldr	r3, [r7, #16]
 8009746:	429a      	cmp	r2, r3
 8009748:	bfa8      	it	ge
 800974a:	463b      	movge	r3, r7
 800974c:	4689      	mov	r9, r1
 800974e:	bfa4      	itt	ge
 8009750:	460f      	movge	r7, r1
 8009752:	4699      	movge	r9, r3
 8009754:	693d      	ldr	r5, [r7, #16]
 8009756:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800975a:	68bb      	ldr	r3, [r7, #8]
 800975c:	6879      	ldr	r1, [r7, #4]
 800975e:	eb05 060a 	add.w	r6, r5, sl
 8009762:	42b3      	cmp	r3, r6
 8009764:	b085      	sub	sp, #20
 8009766:	bfb8      	it	lt
 8009768:	3101      	addlt	r1, #1
 800976a:	f7ff fedd 	bl	8009528 <_Balloc>
 800976e:	b930      	cbnz	r0, 800977e <__multiply+0x42>
 8009770:	4602      	mov	r2, r0
 8009772:	4b41      	ldr	r3, [pc, #260]	@ (8009878 <__multiply+0x13c>)
 8009774:	4841      	ldr	r0, [pc, #260]	@ (800987c <__multiply+0x140>)
 8009776:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800977a:	f000 fb8f 	bl	8009e9c <__assert_func>
 800977e:	f100 0414 	add.w	r4, r0, #20
 8009782:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009786:	4623      	mov	r3, r4
 8009788:	2200      	movs	r2, #0
 800978a:	4573      	cmp	r3, lr
 800978c:	d320      	bcc.n	80097d0 <__multiply+0x94>
 800978e:	f107 0814 	add.w	r8, r7, #20
 8009792:	f109 0114 	add.w	r1, r9, #20
 8009796:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800979a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800979e:	9302      	str	r3, [sp, #8]
 80097a0:	1beb      	subs	r3, r5, r7
 80097a2:	3b15      	subs	r3, #21
 80097a4:	f023 0303 	bic.w	r3, r3, #3
 80097a8:	3304      	adds	r3, #4
 80097aa:	3715      	adds	r7, #21
 80097ac:	42bd      	cmp	r5, r7
 80097ae:	bf38      	it	cc
 80097b0:	2304      	movcc	r3, #4
 80097b2:	9301      	str	r3, [sp, #4]
 80097b4:	9b02      	ldr	r3, [sp, #8]
 80097b6:	9103      	str	r1, [sp, #12]
 80097b8:	428b      	cmp	r3, r1
 80097ba:	d80c      	bhi.n	80097d6 <__multiply+0x9a>
 80097bc:	2e00      	cmp	r6, #0
 80097be:	dd03      	ble.n	80097c8 <__multiply+0x8c>
 80097c0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d055      	beq.n	8009874 <__multiply+0x138>
 80097c8:	6106      	str	r6, [r0, #16]
 80097ca:	b005      	add	sp, #20
 80097cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097d0:	f843 2b04 	str.w	r2, [r3], #4
 80097d4:	e7d9      	b.n	800978a <__multiply+0x4e>
 80097d6:	f8b1 a000 	ldrh.w	sl, [r1]
 80097da:	f1ba 0f00 	cmp.w	sl, #0
 80097de:	d01f      	beq.n	8009820 <__multiply+0xe4>
 80097e0:	46c4      	mov	ip, r8
 80097e2:	46a1      	mov	r9, r4
 80097e4:	2700      	movs	r7, #0
 80097e6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80097ea:	f8d9 3000 	ldr.w	r3, [r9]
 80097ee:	fa1f fb82 	uxth.w	fp, r2
 80097f2:	b29b      	uxth	r3, r3
 80097f4:	fb0a 330b 	mla	r3, sl, fp, r3
 80097f8:	443b      	add	r3, r7
 80097fa:	f8d9 7000 	ldr.w	r7, [r9]
 80097fe:	0c12      	lsrs	r2, r2, #16
 8009800:	0c3f      	lsrs	r7, r7, #16
 8009802:	fb0a 7202 	mla	r2, sl, r2, r7
 8009806:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800980a:	b29b      	uxth	r3, r3
 800980c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009810:	4565      	cmp	r5, ip
 8009812:	f849 3b04 	str.w	r3, [r9], #4
 8009816:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800981a:	d8e4      	bhi.n	80097e6 <__multiply+0xaa>
 800981c:	9b01      	ldr	r3, [sp, #4]
 800981e:	50e7      	str	r7, [r4, r3]
 8009820:	9b03      	ldr	r3, [sp, #12]
 8009822:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009826:	3104      	adds	r1, #4
 8009828:	f1b9 0f00 	cmp.w	r9, #0
 800982c:	d020      	beq.n	8009870 <__multiply+0x134>
 800982e:	6823      	ldr	r3, [r4, #0]
 8009830:	4647      	mov	r7, r8
 8009832:	46a4      	mov	ip, r4
 8009834:	f04f 0a00 	mov.w	sl, #0
 8009838:	f8b7 b000 	ldrh.w	fp, [r7]
 800983c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009840:	fb09 220b 	mla	r2, r9, fp, r2
 8009844:	4452      	add	r2, sl
 8009846:	b29b      	uxth	r3, r3
 8009848:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800984c:	f84c 3b04 	str.w	r3, [ip], #4
 8009850:	f857 3b04 	ldr.w	r3, [r7], #4
 8009854:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009858:	f8bc 3000 	ldrh.w	r3, [ip]
 800985c:	fb09 330a 	mla	r3, r9, sl, r3
 8009860:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009864:	42bd      	cmp	r5, r7
 8009866:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800986a:	d8e5      	bhi.n	8009838 <__multiply+0xfc>
 800986c:	9a01      	ldr	r2, [sp, #4]
 800986e:	50a3      	str	r3, [r4, r2]
 8009870:	3404      	adds	r4, #4
 8009872:	e79f      	b.n	80097b4 <__multiply+0x78>
 8009874:	3e01      	subs	r6, #1
 8009876:	e7a1      	b.n	80097bc <__multiply+0x80>
 8009878:	0801c394 	.word	0x0801c394
 800987c:	0801c3a5 	.word	0x0801c3a5

08009880 <__pow5mult>:
 8009880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009884:	4615      	mov	r5, r2
 8009886:	f012 0203 	ands.w	r2, r2, #3
 800988a:	4607      	mov	r7, r0
 800988c:	460e      	mov	r6, r1
 800988e:	d007      	beq.n	80098a0 <__pow5mult+0x20>
 8009890:	4c25      	ldr	r4, [pc, #148]	@ (8009928 <__pow5mult+0xa8>)
 8009892:	3a01      	subs	r2, #1
 8009894:	2300      	movs	r3, #0
 8009896:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800989a:	f7ff fea7 	bl	80095ec <__multadd>
 800989e:	4606      	mov	r6, r0
 80098a0:	10ad      	asrs	r5, r5, #2
 80098a2:	d03d      	beq.n	8009920 <__pow5mult+0xa0>
 80098a4:	69fc      	ldr	r4, [r7, #28]
 80098a6:	b97c      	cbnz	r4, 80098c8 <__pow5mult+0x48>
 80098a8:	2010      	movs	r0, #16
 80098aa:	f7ff fd87 	bl	80093bc <malloc>
 80098ae:	4602      	mov	r2, r0
 80098b0:	61f8      	str	r0, [r7, #28]
 80098b2:	b928      	cbnz	r0, 80098c0 <__pow5mult+0x40>
 80098b4:	4b1d      	ldr	r3, [pc, #116]	@ (800992c <__pow5mult+0xac>)
 80098b6:	481e      	ldr	r0, [pc, #120]	@ (8009930 <__pow5mult+0xb0>)
 80098b8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80098bc:	f000 faee 	bl	8009e9c <__assert_func>
 80098c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80098c4:	6004      	str	r4, [r0, #0]
 80098c6:	60c4      	str	r4, [r0, #12]
 80098c8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80098cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80098d0:	b94c      	cbnz	r4, 80098e6 <__pow5mult+0x66>
 80098d2:	f240 2171 	movw	r1, #625	@ 0x271
 80098d6:	4638      	mov	r0, r7
 80098d8:	f7ff ff1a 	bl	8009710 <__i2b>
 80098dc:	2300      	movs	r3, #0
 80098de:	f8c8 0008 	str.w	r0, [r8, #8]
 80098e2:	4604      	mov	r4, r0
 80098e4:	6003      	str	r3, [r0, #0]
 80098e6:	f04f 0900 	mov.w	r9, #0
 80098ea:	07eb      	lsls	r3, r5, #31
 80098ec:	d50a      	bpl.n	8009904 <__pow5mult+0x84>
 80098ee:	4631      	mov	r1, r6
 80098f0:	4622      	mov	r2, r4
 80098f2:	4638      	mov	r0, r7
 80098f4:	f7ff ff22 	bl	800973c <__multiply>
 80098f8:	4631      	mov	r1, r6
 80098fa:	4680      	mov	r8, r0
 80098fc:	4638      	mov	r0, r7
 80098fe:	f7ff fe53 	bl	80095a8 <_Bfree>
 8009902:	4646      	mov	r6, r8
 8009904:	106d      	asrs	r5, r5, #1
 8009906:	d00b      	beq.n	8009920 <__pow5mult+0xa0>
 8009908:	6820      	ldr	r0, [r4, #0]
 800990a:	b938      	cbnz	r0, 800991c <__pow5mult+0x9c>
 800990c:	4622      	mov	r2, r4
 800990e:	4621      	mov	r1, r4
 8009910:	4638      	mov	r0, r7
 8009912:	f7ff ff13 	bl	800973c <__multiply>
 8009916:	6020      	str	r0, [r4, #0]
 8009918:	f8c0 9000 	str.w	r9, [r0]
 800991c:	4604      	mov	r4, r0
 800991e:	e7e4      	b.n	80098ea <__pow5mult+0x6a>
 8009920:	4630      	mov	r0, r6
 8009922:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009926:	bf00      	nop
 8009928:	0801c458 	.word	0x0801c458
 800992c:	0801c325 	.word	0x0801c325
 8009930:	0801c3a5 	.word	0x0801c3a5

08009934 <__lshift>:
 8009934:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009938:	460c      	mov	r4, r1
 800993a:	6849      	ldr	r1, [r1, #4]
 800993c:	6923      	ldr	r3, [r4, #16]
 800993e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009942:	68a3      	ldr	r3, [r4, #8]
 8009944:	4607      	mov	r7, r0
 8009946:	4691      	mov	r9, r2
 8009948:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800994c:	f108 0601 	add.w	r6, r8, #1
 8009950:	42b3      	cmp	r3, r6
 8009952:	db0b      	blt.n	800996c <__lshift+0x38>
 8009954:	4638      	mov	r0, r7
 8009956:	f7ff fde7 	bl	8009528 <_Balloc>
 800995a:	4605      	mov	r5, r0
 800995c:	b948      	cbnz	r0, 8009972 <__lshift+0x3e>
 800995e:	4602      	mov	r2, r0
 8009960:	4b28      	ldr	r3, [pc, #160]	@ (8009a04 <__lshift+0xd0>)
 8009962:	4829      	ldr	r0, [pc, #164]	@ (8009a08 <__lshift+0xd4>)
 8009964:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009968:	f000 fa98 	bl	8009e9c <__assert_func>
 800996c:	3101      	adds	r1, #1
 800996e:	005b      	lsls	r3, r3, #1
 8009970:	e7ee      	b.n	8009950 <__lshift+0x1c>
 8009972:	2300      	movs	r3, #0
 8009974:	f100 0114 	add.w	r1, r0, #20
 8009978:	f100 0210 	add.w	r2, r0, #16
 800997c:	4618      	mov	r0, r3
 800997e:	4553      	cmp	r3, sl
 8009980:	db33      	blt.n	80099ea <__lshift+0xb6>
 8009982:	6920      	ldr	r0, [r4, #16]
 8009984:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009988:	f104 0314 	add.w	r3, r4, #20
 800998c:	f019 091f 	ands.w	r9, r9, #31
 8009990:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009994:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009998:	d02b      	beq.n	80099f2 <__lshift+0xbe>
 800999a:	f1c9 0e20 	rsb	lr, r9, #32
 800999e:	468a      	mov	sl, r1
 80099a0:	2200      	movs	r2, #0
 80099a2:	6818      	ldr	r0, [r3, #0]
 80099a4:	fa00 f009 	lsl.w	r0, r0, r9
 80099a8:	4310      	orrs	r0, r2
 80099aa:	f84a 0b04 	str.w	r0, [sl], #4
 80099ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80099b2:	459c      	cmp	ip, r3
 80099b4:	fa22 f20e 	lsr.w	r2, r2, lr
 80099b8:	d8f3      	bhi.n	80099a2 <__lshift+0x6e>
 80099ba:	ebac 0304 	sub.w	r3, ip, r4
 80099be:	3b15      	subs	r3, #21
 80099c0:	f023 0303 	bic.w	r3, r3, #3
 80099c4:	3304      	adds	r3, #4
 80099c6:	f104 0015 	add.w	r0, r4, #21
 80099ca:	4560      	cmp	r0, ip
 80099cc:	bf88      	it	hi
 80099ce:	2304      	movhi	r3, #4
 80099d0:	50ca      	str	r2, [r1, r3]
 80099d2:	b10a      	cbz	r2, 80099d8 <__lshift+0xa4>
 80099d4:	f108 0602 	add.w	r6, r8, #2
 80099d8:	3e01      	subs	r6, #1
 80099da:	4638      	mov	r0, r7
 80099dc:	612e      	str	r6, [r5, #16]
 80099de:	4621      	mov	r1, r4
 80099e0:	f7ff fde2 	bl	80095a8 <_Bfree>
 80099e4:	4628      	mov	r0, r5
 80099e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099ea:	f842 0f04 	str.w	r0, [r2, #4]!
 80099ee:	3301      	adds	r3, #1
 80099f0:	e7c5      	b.n	800997e <__lshift+0x4a>
 80099f2:	3904      	subs	r1, #4
 80099f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80099f8:	f841 2f04 	str.w	r2, [r1, #4]!
 80099fc:	459c      	cmp	ip, r3
 80099fe:	d8f9      	bhi.n	80099f4 <__lshift+0xc0>
 8009a00:	e7ea      	b.n	80099d8 <__lshift+0xa4>
 8009a02:	bf00      	nop
 8009a04:	0801c394 	.word	0x0801c394
 8009a08:	0801c3a5 	.word	0x0801c3a5

08009a0c <__mcmp>:
 8009a0c:	690a      	ldr	r2, [r1, #16]
 8009a0e:	4603      	mov	r3, r0
 8009a10:	6900      	ldr	r0, [r0, #16]
 8009a12:	1a80      	subs	r0, r0, r2
 8009a14:	b530      	push	{r4, r5, lr}
 8009a16:	d10e      	bne.n	8009a36 <__mcmp+0x2a>
 8009a18:	3314      	adds	r3, #20
 8009a1a:	3114      	adds	r1, #20
 8009a1c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009a20:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009a24:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009a28:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009a2c:	4295      	cmp	r5, r2
 8009a2e:	d003      	beq.n	8009a38 <__mcmp+0x2c>
 8009a30:	d205      	bcs.n	8009a3e <__mcmp+0x32>
 8009a32:	f04f 30ff 	mov.w	r0, #4294967295
 8009a36:	bd30      	pop	{r4, r5, pc}
 8009a38:	42a3      	cmp	r3, r4
 8009a3a:	d3f3      	bcc.n	8009a24 <__mcmp+0x18>
 8009a3c:	e7fb      	b.n	8009a36 <__mcmp+0x2a>
 8009a3e:	2001      	movs	r0, #1
 8009a40:	e7f9      	b.n	8009a36 <__mcmp+0x2a>
	...

08009a44 <__mdiff>:
 8009a44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a48:	4689      	mov	r9, r1
 8009a4a:	4606      	mov	r6, r0
 8009a4c:	4611      	mov	r1, r2
 8009a4e:	4648      	mov	r0, r9
 8009a50:	4614      	mov	r4, r2
 8009a52:	f7ff ffdb 	bl	8009a0c <__mcmp>
 8009a56:	1e05      	subs	r5, r0, #0
 8009a58:	d112      	bne.n	8009a80 <__mdiff+0x3c>
 8009a5a:	4629      	mov	r1, r5
 8009a5c:	4630      	mov	r0, r6
 8009a5e:	f7ff fd63 	bl	8009528 <_Balloc>
 8009a62:	4602      	mov	r2, r0
 8009a64:	b928      	cbnz	r0, 8009a72 <__mdiff+0x2e>
 8009a66:	4b3f      	ldr	r3, [pc, #252]	@ (8009b64 <__mdiff+0x120>)
 8009a68:	f240 2137 	movw	r1, #567	@ 0x237
 8009a6c:	483e      	ldr	r0, [pc, #248]	@ (8009b68 <__mdiff+0x124>)
 8009a6e:	f000 fa15 	bl	8009e9c <__assert_func>
 8009a72:	2301      	movs	r3, #1
 8009a74:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009a78:	4610      	mov	r0, r2
 8009a7a:	b003      	add	sp, #12
 8009a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a80:	bfbc      	itt	lt
 8009a82:	464b      	movlt	r3, r9
 8009a84:	46a1      	movlt	r9, r4
 8009a86:	4630      	mov	r0, r6
 8009a88:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009a8c:	bfba      	itte	lt
 8009a8e:	461c      	movlt	r4, r3
 8009a90:	2501      	movlt	r5, #1
 8009a92:	2500      	movge	r5, #0
 8009a94:	f7ff fd48 	bl	8009528 <_Balloc>
 8009a98:	4602      	mov	r2, r0
 8009a9a:	b918      	cbnz	r0, 8009aa4 <__mdiff+0x60>
 8009a9c:	4b31      	ldr	r3, [pc, #196]	@ (8009b64 <__mdiff+0x120>)
 8009a9e:	f240 2145 	movw	r1, #581	@ 0x245
 8009aa2:	e7e3      	b.n	8009a6c <__mdiff+0x28>
 8009aa4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009aa8:	6926      	ldr	r6, [r4, #16]
 8009aaa:	60c5      	str	r5, [r0, #12]
 8009aac:	f109 0310 	add.w	r3, r9, #16
 8009ab0:	f109 0514 	add.w	r5, r9, #20
 8009ab4:	f104 0e14 	add.w	lr, r4, #20
 8009ab8:	f100 0b14 	add.w	fp, r0, #20
 8009abc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009ac0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009ac4:	9301      	str	r3, [sp, #4]
 8009ac6:	46d9      	mov	r9, fp
 8009ac8:	f04f 0c00 	mov.w	ip, #0
 8009acc:	9b01      	ldr	r3, [sp, #4]
 8009ace:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009ad2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009ad6:	9301      	str	r3, [sp, #4]
 8009ad8:	fa1f f38a 	uxth.w	r3, sl
 8009adc:	4619      	mov	r1, r3
 8009ade:	b283      	uxth	r3, r0
 8009ae0:	1acb      	subs	r3, r1, r3
 8009ae2:	0c00      	lsrs	r0, r0, #16
 8009ae4:	4463      	add	r3, ip
 8009ae6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009aea:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009aee:	b29b      	uxth	r3, r3
 8009af0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009af4:	4576      	cmp	r6, lr
 8009af6:	f849 3b04 	str.w	r3, [r9], #4
 8009afa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009afe:	d8e5      	bhi.n	8009acc <__mdiff+0x88>
 8009b00:	1b33      	subs	r3, r6, r4
 8009b02:	3b15      	subs	r3, #21
 8009b04:	f023 0303 	bic.w	r3, r3, #3
 8009b08:	3415      	adds	r4, #21
 8009b0a:	3304      	adds	r3, #4
 8009b0c:	42a6      	cmp	r6, r4
 8009b0e:	bf38      	it	cc
 8009b10:	2304      	movcc	r3, #4
 8009b12:	441d      	add	r5, r3
 8009b14:	445b      	add	r3, fp
 8009b16:	461e      	mov	r6, r3
 8009b18:	462c      	mov	r4, r5
 8009b1a:	4544      	cmp	r4, r8
 8009b1c:	d30e      	bcc.n	8009b3c <__mdiff+0xf8>
 8009b1e:	f108 0103 	add.w	r1, r8, #3
 8009b22:	1b49      	subs	r1, r1, r5
 8009b24:	f021 0103 	bic.w	r1, r1, #3
 8009b28:	3d03      	subs	r5, #3
 8009b2a:	45a8      	cmp	r8, r5
 8009b2c:	bf38      	it	cc
 8009b2e:	2100      	movcc	r1, #0
 8009b30:	440b      	add	r3, r1
 8009b32:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009b36:	b191      	cbz	r1, 8009b5e <__mdiff+0x11a>
 8009b38:	6117      	str	r7, [r2, #16]
 8009b3a:	e79d      	b.n	8009a78 <__mdiff+0x34>
 8009b3c:	f854 1b04 	ldr.w	r1, [r4], #4
 8009b40:	46e6      	mov	lr, ip
 8009b42:	0c08      	lsrs	r0, r1, #16
 8009b44:	fa1c fc81 	uxtah	ip, ip, r1
 8009b48:	4471      	add	r1, lr
 8009b4a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009b4e:	b289      	uxth	r1, r1
 8009b50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009b54:	f846 1b04 	str.w	r1, [r6], #4
 8009b58:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009b5c:	e7dd      	b.n	8009b1a <__mdiff+0xd6>
 8009b5e:	3f01      	subs	r7, #1
 8009b60:	e7e7      	b.n	8009b32 <__mdiff+0xee>
 8009b62:	bf00      	nop
 8009b64:	0801c394 	.word	0x0801c394
 8009b68:	0801c3a5 	.word	0x0801c3a5

08009b6c <__d2b>:
 8009b6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009b70:	460f      	mov	r7, r1
 8009b72:	2101      	movs	r1, #1
 8009b74:	ec59 8b10 	vmov	r8, r9, d0
 8009b78:	4616      	mov	r6, r2
 8009b7a:	f7ff fcd5 	bl	8009528 <_Balloc>
 8009b7e:	4604      	mov	r4, r0
 8009b80:	b930      	cbnz	r0, 8009b90 <__d2b+0x24>
 8009b82:	4602      	mov	r2, r0
 8009b84:	4b23      	ldr	r3, [pc, #140]	@ (8009c14 <__d2b+0xa8>)
 8009b86:	4824      	ldr	r0, [pc, #144]	@ (8009c18 <__d2b+0xac>)
 8009b88:	f240 310f 	movw	r1, #783	@ 0x30f
 8009b8c:	f000 f986 	bl	8009e9c <__assert_func>
 8009b90:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009b94:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009b98:	b10d      	cbz	r5, 8009b9e <__d2b+0x32>
 8009b9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009b9e:	9301      	str	r3, [sp, #4]
 8009ba0:	f1b8 0300 	subs.w	r3, r8, #0
 8009ba4:	d023      	beq.n	8009bee <__d2b+0x82>
 8009ba6:	4668      	mov	r0, sp
 8009ba8:	9300      	str	r3, [sp, #0]
 8009baa:	f7ff fd84 	bl	80096b6 <__lo0bits>
 8009bae:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009bb2:	b1d0      	cbz	r0, 8009bea <__d2b+0x7e>
 8009bb4:	f1c0 0320 	rsb	r3, r0, #32
 8009bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8009bbc:	430b      	orrs	r3, r1
 8009bbe:	40c2      	lsrs	r2, r0
 8009bc0:	6163      	str	r3, [r4, #20]
 8009bc2:	9201      	str	r2, [sp, #4]
 8009bc4:	9b01      	ldr	r3, [sp, #4]
 8009bc6:	61a3      	str	r3, [r4, #24]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	bf0c      	ite	eq
 8009bcc:	2201      	moveq	r2, #1
 8009bce:	2202      	movne	r2, #2
 8009bd0:	6122      	str	r2, [r4, #16]
 8009bd2:	b1a5      	cbz	r5, 8009bfe <__d2b+0x92>
 8009bd4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009bd8:	4405      	add	r5, r0
 8009bda:	603d      	str	r5, [r7, #0]
 8009bdc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009be0:	6030      	str	r0, [r6, #0]
 8009be2:	4620      	mov	r0, r4
 8009be4:	b003      	add	sp, #12
 8009be6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009bea:	6161      	str	r1, [r4, #20]
 8009bec:	e7ea      	b.n	8009bc4 <__d2b+0x58>
 8009bee:	a801      	add	r0, sp, #4
 8009bf0:	f7ff fd61 	bl	80096b6 <__lo0bits>
 8009bf4:	9b01      	ldr	r3, [sp, #4]
 8009bf6:	6163      	str	r3, [r4, #20]
 8009bf8:	3020      	adds	r0, #32
 8009bfa:	2201      	movs	r2, #1
 8009bfc:	e7e8      	b.n	8009bd0 <__d2b+0x64>
 8009bfe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009c02:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009c06:	6038      	str	r0, [r7, #0]
 8009c08:	6918      	ldr	r0, [r3, #16]
 8009c0a:	f7ff fd35 	bl	8009678 <__hi0bits>
 8009c0e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009c12:	e7e5      	b.n	8009be0 <__d2b+0x74>
 8009c14:	0801c394 	.word	0x0801c394
 8009c18:	0801c3a5 	.word	0x0801c3a5

08009c1c <__sflush_r>:
 8009c1c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009c20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c24:	0716      	lsls	r6, r2, #28
 8009c26:	4605      	mov	r5, r0
 8009c28:	460c      	mov	r4, r1
 8009c2a:	d454      	bmi.n	8009cd6 <__sflush_r+0xba>
 8009c2c:	684b      	ldr	r3, [r1, #4]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	dc02      	bgt.n	8009c38 <__sflush_r+0x1c>
 8009c32:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	dd48      	ble.n	8009cca <__sflush_r+0xae>
 8009c38:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009c3a:	2e00      	cmp	r6, #0
 8009c3c:	d045      	beq.n	8009cca <__sflush_r+0xae>
 8009c3e:	2300      	movs	r3, #0
 8009c40:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009c44:	682f      	ldr	r7, [r5, #0]
 8009c46:	6a21      	ldr	r1, [r4, #32]
 8009c48:	602b      	str	r3, [r5, #0]
 8009c4a:	d030      	beq.n	8009cae <__sflush_r+0x92>
 8009c4c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009c4e:	89a3      	ldrh	r3, [r4, #12]
 8009c50:	0759      	lsls	r1, r3, #29
 8009c52:	d505      	bpl.n	8009c60 <__sflush_r+0x44>
 8009c54:	6863      	ldr	r3, [r4, #4]
 8009c56:	1ad2      	subs	r2, r2, r3
 8009c58:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009c5a:	b10b      	cbz	r3, 8009c60 <__sflush_r+0x44>
 8009c5c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009c5e:	1ad2      	subs	r2, r2, r3
 8009c60:	2300      	movs	r3, #0
 8009c62:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009c64:	6a21      	ldr	r1, [r4, #32]
 8009c66:	4628      	mov	r0, r5
 8009c68:	47b0      	blx	r6
 8009c6a:	1c43      	adds	r3, r0, #1
 8009c6c:	89a3      	ldrh	r3, [r4, #12]
 8009c6e:	d106      	bne.n	8009c7e <__sflush_r+0x62>
 8009c70:	6829      	ldr	r1, [r5, #0]
 8009c72:	291d      	cmp	r1, #29
 8009c74:	d82b      	bhi.n	8009cce <__sflush_r+0xb2>
 8009c76:	4a2a      	ldr	r2, [pc, #168]	@ (8009d20 <__sflush_r+0x104>)
 8009c78:	40ca      	lsrs	r2, r1
 8009c7a:	07d6      	lsls	r6, r2, #31
 8009c7c:	d527      	bpl.n	8009cce <__sflush_r+0xb2>
 8009c7e:	2200      	movs	r2, #0
 8009c80:	6062      	str	r2, [r4, #4]
 8009c82:	04d9      	lsls	r1, r3, #19
 8009c84:	6922      	ldr	r2, [r4, #16]
 8009c86:	6022      	str	r2, [r4, #0]
 8009c88:	d504      	bpl.n	8009c94 <__sflush_r+0x78>
 8009c8a:	1c42      	adds	r2, r0, #1
 8009c8c:	d101      	bne.n	8009c92 <__sflush_r+0x76>
 8009c8e:	682b      	ldr	r3, [r5, #0]
 8009c90:	b903      	cbnz	r3, 8009c94 <__sflush_r+0x78>
 8009c92:	6560      	str	r0, [r4, #84]	@ 0x54
 8009c94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009c96:	602f      	str	r7, [r5, #0]
 8009c98:	b1b9      	cbz	r1, 8009cca <__sflush_r+0xae>
 8009c9a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009c9e:	4299      	cmp	r1, r3
 8009ca0:	d002      	beq.n	8009ca8 <__sflush_r+0x8c>
 8009ca2:	4628      	mov	r0, r5
 8009ca4:	f7ff fb40 	bl	8009328 <_free_r>
 8009ca8:	2300      	movs	r3, #0
 8009caa:	6363      	str	r3, [r4, #52]	@ 0x34
 8009cac:	e00d      	b.n	8009cca <__sflush_r+0xae>
 8009cae:	2301      	movs	r3, #1
 8009cb0:	4628      	mov	r0, r5
 8009cb2:	47b0      	blx	r6
 8009cb4:	4602      	mov	r2, r0
 8009cb6:	1c50      	adds	r0, r2, #1
 8009cb8:	d1c9      	bne.n	8009c4e <__sflush_r+0x32>
 8009cba:	682b      	ldr	r3, [r5, #0]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d0c6      	beq.n	8009c4e <__sflush_r+0x32>
 8009cc0:	2b1d      	cmp	r3, #29
 8009cc2:	d001      	beq.n	8009cc8 <__sflush_r+0xac>
 8009cc4:	2b16      	cmp	r3, #22
 8009cc6:	d11e      	bne.n	8009d06 <__sflush_r+0xea>
 8009cc8:	602f      	str	r7, [r5, #0]
 8009cca:	2000      	movs	r0, #0
 8009ccc:	e022      	b.n	8009d14 <__sflush_r+0xf8>
 8009cce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cd2:	b21b      	sxth	r3, r3
 8009cd4:	e01b      	b.n	8009d0e <__sflush_r+0xf2>
 8009cd6:	690f      	ldr	r7, [r1, #16]
 8009cd8:	2f00      	cmp	r7, #0
 8009cda:	d0f6      	beq.n	8009cca <__sflush_r+0xae>
 8009cdc:	0793      	lsls	r3, r2, #30
 8009cde:	680e      	ldr	r6, [r1, #0]
 8009ce0:	bf08      	it	eq
 8009ce2:	694b      	ldreq	r3, [r1, #20]
 8009ce4:	600f      	str	r7, [r1, #0]
 8009ce6:	bf18      	it	ne
 8009ce8:	2300      	movne	r3, #0
 8009cea:	eba6 0807 	sub.w	r8, r6, r7
 8009cee:	608b      	str	r3, [r1, #8]
 8009cf0:	f1b8 0f00 	cmp.w	r8, #0
 8009cf4:	dde9      	ble.n	8009cca <__sflush_r+0xae>
 8009cf6:	6a21      	ldr	r1, [r4, #32]
 8009cf8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009cfa:	4643      	mov	r3, r8
 8009cfc:	463a      	mov	r2, r7
 8009cfe:	4628      	mov	r0, r5
 8009d00:	47b0      	blx	r6
 8009d02:	2800      	cmp	r0, #0
 8009d04:	dc08      	bgt.n	8009d18 <__sflush_r+0xfc>
 8009d06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d0e:	81a3      	strh	r3, [r4, #12]
 8009d10:	f04f 30ff 	mov.w	r0, #4294967295
 8009d14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d18:	4407      	add	r7, r0
 8009d1a:	eba8 0800 	sub.w	r8, r8, r0
 8009d1e:	e7e7      	b.n	8009cf0 <__sflush_r+0xd4>
 8009d20:	20400001 	.word	0x20400001

08009d24 <_fflush_r>:
 8009d24:	b538      	push	{r3, r4, r5, lr}
 8009d26:	690b      	ldr	r3, [r1, #16]
 8009d28:	4605      	mov	r5, r0
 8009d2a:	460c      	mov	r4, r1
 8009d2c:	b913      	cbnz	r3, 8009d34 <_fflush_r+0x10>
 8009d2e:	2500      	movs	r5, #0
 8009d30:	4628      	mov	r0, r5
 8009d32:	bd38      	pop	{r3, r4, r5, pc}
 8009d34:	b118      	cbz	r0, 8009d3e <_fflush_r+0x1a>
 8009d36:	6a03      	ldr	r3, [r0, #32]
 8009d38:	b90b      	cbnz	r3, 8009d3e <_fflush_r+0x1a>
 8009d3a:	f7fe fadf 	bl	80082fc <__sinit>
 8009d3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d0f3      	beq.n	8009d2e <_fflush_r+0xa>
 8009d46:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009d48:	07d0      	lsls	r0, r2, #31
 8009d4a:	d404      	bmi.n	8009d56 <_fflush_r+0x32>
 8009d4c:	0599      	lsls	r1, r3, #22
 8009d4e:	d402      	bmi.n	8009d56 <_fflush_r+0x32>
 8009d50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d52:	f7fe fc7e 	bl	8008652 <__retarget_lock_acquire_recursive>
 8009d56:	4628      	mov	r0, r5
 8009d58:	4621      	mov	r1, r4
 8009d5a:	f7ff ff5f 	bl	8009c1c <__sflush_r>
 8009d5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009d60:	07da      	lsls	r2, r3, #31
 8009d62:	4605      	mov	r5, r0
 8009d64:	d4e4      	bmi.n	8009d30 <_fflush_r+0xc>
 8009d66:	89a3      	ldrh	r3, [r4, #12]
 8009d68:	059b      	lsls	r3, r3, #22
 8009d6a:	d4e1      	bmi.n	8009d30 <_fflush_r+0xc>
 8009d6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d6e:	f7fe fc71 	bl	8008654 <__retarget_lock_release_recursive>
 8009d72:	e7dd      	b.n	8009d30 <_fflush_r+0xc>

08009d74 <__swhatbuf_r>:
 8009d74:	b570      	push	{r4, r5, r6, lr}
 8009d76:	460c      	mov	r4, r1
 8009d78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d7c:	2900      	cmp	r1, #0
 8009d7e:	b096      	sub	sp, #88	@ 0x58
 8009d80:	4615      	mov	r5, r2
 8009d82:	461e      	mov	r6, r3
 8009d84:	da0d      	bge.n	8009da2 <__swhatbuf_r+0x2e>
 8009d86:	89a3      	ldrh	r3, [r4, #12]
 8009d88:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009d8c:	f04f 0100 	mov.w	r1, #0
 8009d90:	bf14      	ite	ne
 8009d92:	2340      	movne	r3, #64	@ 0x40
 8009d94:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009d98:	2000      	movs	r0, #0
 8009d9a:	6031      	str	r1, [r6, #0]
 8009d9c:	602b      	str	r3, [r5, #0]
 8009d9e:	b016      	add	sp, #88	@ 0x58
 8009da0:	bd70      	pop	{r4, r5, r6, pc}
 8009da2:	466a      	mov	r2, sp
 8009da4:	f000 f848 	bl	8009e38 <_fstat_r>
 8009da8:	2800      	cmp	r0, #0
 8009daa:	dbec      	blt.n	8009d86 <__swhatbuf_r+0x12>
 8009dac:	9901      	ldr	r1, [sp, #4]
 8009dae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009db2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009db6:	4259      	negs	r1, r3
 8009db8:	4159      	adcs	r1, r3
 8009dba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009dbe:	e7eb      	b.n	8009d98 <__swhatbuf_r+0x24>

08009dc0 <__smakebuf_r>:
 8009dc0:	898b      	ldrh	r3, [r1, #12]
 8009dc2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009dc4:	079d      	lsls	r5, r3, #30
 8009dc6:	4606      	mov	r6, r0
 8009dc8:	460c      	mov	r4, r1
 8009dca:	d507      	bpl.n	8009ddc <__smakebuf_r+0x1c>
 8009dcc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009dd0:	6023      	str	r3, [r4, #0]
 8009dd2:	6123      	str	r3, [r4, #16]
 8009dd4:	2301      	movs	r3, #1
 8009dd6:	6163      	str	r3, [r4, #20]
 8009dd8:	b003      	add	sp, #12
 8009dda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ddc:	ab01      	add	r3, sp, #4
 8009dde:	466a      	mov	r2, sp
 8009de0:	f7ff ffc8 	bl	8009d74 <__swhatbuf_r>
 8009de4:	9f00      	ldr	r7, [sp, #0]
 8009de6:	4605      	mov	r5, r0
 8009de8:	4639      	mov	r1, r7
 8009dea:	4630      	mov	r0, r6
 8009dec:	f7ff fb10 	bl	8009410 <_malloc_r>
 8009df0:	b948      	cbnz	r0, 8009e06 <__smakebuf_r+0x46>
 8009df2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009df6:	059a      	lsls	r2, r3, #22
 8009df8:	d4ee      	bmi.n	8009dd8 <__smakebuf_r+0x18>
 8009dfa:	f023 0303 	bic.w	r3, r3, #3
 8009dfe:	f043 0302 	orr.w	r3, r3, #2
 8009e02:	81a3      	strh	r3, [r4, #12]
 8009e04:	e7e2      	b.n	8009dcc <__smakebuf_r+0xc>
 8009e06:	89a3      	ldrh	r3, [r4, #12]
 8009e08:	6020      	str	r0, [r4, #0]
 8009e0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e0e:	81a3      	strh	r3, [r4, #12]
 8009e10:	9b01      	ldr	r3, [sp, #4]
 8009e12:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009e16:	b15b      	cbz	r3, 8009e30 <__smakebuf_r+0x70>
 8009e18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e1c:	4630      	mov	r0, r6
 8009e1e:	f000 f81d 	bl	8009e5c <_isatty_r>
 8009e22:	b128      	cbz	r0, 8009e30 <__smakebuf_r+0x70>
 8009e24:	89a3      	ldrh	r3, [r4, #12]
 8009e26:	f023 0303 	bic.w	r3, r3, #3
 8009e2a:	f043 0301 	orr.w	r3, r3, #1
 8009e2e:	81a3      	strh	r3, [r4, #12]
 8009e30:	89a3      	ldrh	r3, [r4, #12]
 8009e32:	431d      	orrs	r5, r3
 8009e34:	81a5      	strh	r5, [r4, #12]
 8009e36:	e7cf      	b.n	8009dd8 <__smakebuf_r+0x18>

08009e38 <_fstat_r>:
 8009e38:	b538      	push	{r3, r4, r5, lr}
 8009e3a:	4d07      	ldr	r5, [pc, #28]	@ (8009e58 <_fstat_r+0x20>)
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	4604      	mov	r4, r0
 8009e40:	4608      	mov	r0, r1
 8009e42:	4611      	mov	r1, r2
 8009e44:	602b      	str	r3, [r5, #0]
 8009e46:	f7f7 feaf 	bl	8001ba8 <_fstat>
 8009e4a:	1c43      	adds	r3, r0, #1
 8009e4c:	d102      	bne.n	8009e54 <_fstat_r+0x1c>
 8009e4e:	682b      	ldr	r3, [r5, #0]
 8009e50:	b103      	cbz	r3, 8009e54 <_fstat_r+0x1c>
 8009e52:	6023      	str	r3, [r4, #0]
 8009e54:	bd38      	pop	{r3, r4, r5, pc}
 8009e56:	bf00      	nop
 8009e58:	200023d8 	.word	0x200023d8

08009e5c <_isatty_r>:
 8009e5c:	b538      	push	{r3, r4, r5, lr}
 8009e5e:	4d06      	ldr	r5, [pc, #24]	@ (8009e78 <_isatty_r+0x1c>)
 8009e60:	2300      	movs	r3, #0
 8009e62:	4604      	mov	r4, r0
 8009e64:	4608      	mov	r0, r1
 8009e66:	602b      	str	r3, [r5, #0]
 8009e68:	f7f7 fe4c 	bl	8001b04 <_isatty>
 8009e6c:	1c43      	adds	r3, r0, #1
 8009e6e:	d102      	bne.n	8009e76 <_isatty_r+0x1a>
 8009e70:	682b      	ldr	r3, [r5, #0]
 8009e72:	b103      	cbz	r3, 8009e76 <_isatty_r+0x1a>
 8009e74:	6023      	str	r3, [r4, #0]
 8009e76:	bd38      	pop	{r3, r4, r5, pc}
 8009e78:	200023d8 	.word	0x200023d8

08009e7c <_sbrk_r>:
 8009e7c:	b538      	push	{r3, r4, r5, lr}
 8009e7e:	4d06      	ldr	r5, [pc, #24]	@ (8009e98 <_sbrk_r+0x1c>)
 8009e80:	2300      	movs	r3, #0
 8009e82:	4604      	mov	r4, r0
 8009e84:	4608      	mov	r0, r1
 8009e86:	602b      	str	r3, [r5, #0]
 8009e88:	f7f9 f842 	bl	8002f10 <_sbrk>
 8009e8c:	1c43      	adds	r3, r0, #1
 8009e8e:	d102      	bne.n	8009e96 <_sbrk_r+0x1a>
 8009e90:	682b      	ldr	r3, [r5, #0]
 8009e92:	b103      	cbz	r3, 8009e96 <_sbrk_r+0x1a>
 8009e94:	6023      	str	r3, [r4, #0]
 8009e96:	bd38      	pop	{r3, r4, r5, pc}
 8009e98:	200023d8 	.word	0x200023d8

08009e9c <__assert_func>:
 8009e9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009e9e:	4614      	mov	r4, r2
 8009ea0:	461a      	mov	r2, r3
 8009ea2:	4b09      	ldr	r3, [pc, #36]	@ (8009ec8 <__assert_func+0x2c>)
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	4605      	mov	r5, r0
 8009ea8:	68d8      	ldr	r0, [r3, #12]
 8009eaa:	b14c      	cbz	r4, 8009ec0 <__assert_func+0x24>
 8009eac:	4b07      	ldr	r3, [pc, #28]	@ (8009ecc <__assert_func+0x30>)
 8009eae:	9100      	str	r1, [sp, #0]
 8009eb0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009eb4:	4906      	ldr	r1, [pc, #24]	@ (8009ed0 <__assert_func+0x34>)
 8009eb6:	462b      	mov	r3, r5
 8009eb8:	f000 f842 	bl	8009f40 <fiprintf>
 8009ebc:	f000 f852 	bl	8009f64 <abort>
 8009ec0:	4b04      	ldr	r3, [pc, #16]	@ (8009ed4 <__assert_func+0x38>)
 8009ec2:	461c      	mov	r4, r3
 8009ec4:	e7f3      	b.n	8009eae <__assert_func+0x12>
 8009ec6:	bf00      	nop
 8009ec8:	2000086c 	.word	0x2000086c
 8009ecc:	0801c408 	.word	0x0801c408
 8009ed0:	0801c415 	.word	0x0801c415
 8009ed4:	0801c443 	.word	0x0801c443

08009ed8 <_calloc_r>:
 8009ed8:	b570      	push	{r4, r5, r6, lr}
 8009eda:	fba1 5402 	umull	r5, r4, r1, r2
 8009ede:	b934      	cbnz	r4, 8009eee <_calloc_r+0x16>
 8009ee0:	4629      	mov	r1, r5
 8009ee2:	f7ff fa95 	bl	8009410 <_malloc_r>
 8009ee6:	4606      	mov	r6, r0
 8009ee8:	b928      	cbnz	r0, 8009ef6 <_calloc_r+0x1e>
 8009eea:	4630      	mov	r0, r6
 8009eec:	bd70      	pop	{r4, r5, r6, pc}
 8009eee:	220c      	movs	r2, #12
 8009ef0:	6002      	str	r2, [r0, #0]
 8009ef2:	2600      	movs	r6, #0
 8009ef4:	e7f9      	b.n	8009eea <_calloc_r+0x12>
 8009ef6:	462a      	mov	r2, r5
 8009ef8:	4621      	mov	r1, r4
 8009efa:	f7fe fb2c 	bl	8008556 <memset>
 8009efe:	e7f4      	b.n	8009eea <_calloc_r+0x12>

08009f00 <__ascii_mbtowc>:
 8009f00:	b082      	sub	sp, #8
 8009f02:	b901      	cbnz	r1, 8009f06 <__ascii_mbtowc+0x6>
 8009f04:	a901      	add	r1, sp, #4
 8009f06:	b142      	cbz	r2, 8009f1a <__ascii_mbtowc+0x1a>
 8009f08:	b14b      	cbz	r3, 8009f1e <__ascii_mbtowc+0x1e>
 8009f0a:	7813      	ldrb	r3, [r2, #0]
 8009f0c:	600b      	str	r3, [r1, #0]
 8009f0e:	7812      	ldrb	r2, [r2, #0]
 8009f10:	1e10      	subs	r0, r2, #0
 8009f12:	bf18      	it	ne
 8009f14:	2001      	movne	r0, #1
 8009f16:	b002      	add	sp, #8
 8009f18:	4770      	bx	lr
 8009f1a:	4610      	mov	r0, r2
 8009f1c:	e7fb      	b.n	8009f16 <__ascii_mbtowc+0x16>
 8009f1e:	f06f 0001 	mvn.w	r0, #1
 8009f22:	e7f8      	b.n	8009f16 <__ascii_mbtowc+0x16>

08009f24 <__ascii_wctomb>:
 8009f24:	4603      	mov	r3, r0
 8009f26:	4608      	mov	r0, r1
 8009f28:	b141      	cbz	r1, 8009f3c <__ascii_wctomb+0x18>
 8009f2a:	2aff      	cmp	r2, #255	@ 0xff
 8009f2c:	d904      	bls.n	8009f38 <__ascii_wctomb+0x14>
 8009f2e:	228a      	movs	r2, #138	@ 0x8a
 8009f30:	601a      	str	r2, [r3, #0]
 8009f32:	f04f 30ff 	mov.w	r0, #4294967295
 8009f36:	4770      	bx	lr
 8009f38:	700a      	strb	r2, [r1, #0]
 8009f3a:	2001      	movs	r0, #1
 8009f3c:	4770      	bx	lr
	...

08009f40 <fiprintf>:
 8009f40:	b40e      	push	{r1, r2, r3}
 8009f42:	b503      	push	{r0, r1, lr}
 8009f44:	4601      	mov	r1, r0
 8009f46:	ab03      	add	r3, sp, #12
 8009f48:	4805      	ldr	r0, [pc, #20]	@ (8009f60 <fiprintf+0x20>)
 8009f4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f4e:	6800      	ldr	r0, [r0, #0]
 8009f50:	9301      	str	r3, [sp, #4]
 8009f52:	f000 f837 	bl	8009fc4 <_vfiprintf_r>
 8009f56:	b002      	add	sp, #8
 8009f58:	f85d eb04 	ldr.w	lr, [sp], #4
 8009f5c:	b003      	add	sp, #12
 8009f5e:	4770      	bx	lr
 8009f60:	2000086c 	.word	0x2000086c

08009f64 <abort>:
 8009f64:	b508      	push	{r3, lr}
 8009f66:	2006      	movs	r0, #6
 8009f68:	f000 fa00 	bl	800a36c <raise>
 8009f6c:	2001      	movs	r0, #1
 8009f6e:	f000 fa29 	bl	800a3c4 <_exit>

08009f72 <__sfputc_r>:
 8009f72:	6893      	ldr	r3, [r2, #8]
 8009f74:	3b01      	subs	r3, #1
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	b410      	push	{r4}
 8009f7a:	6093      	str	r3, [r2, #8]
 8009f7c:	da08      	bge.n	8009f90 <__sfputc_r+0x1e>
 8009f7e:	6994      	ldr	r4, [r2, #24]
 8009f80:	42a3      	cmp	r3, r4
 8009f82:	db01      	blt.n	8009f88 <__sfputc_r+0x16>
 8009f84:	290a      	cmp	r1, #10
 8009f86:	d103      	bne.n	8009f90 <__sfputc_r+0x1e>
 8009f88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f8c:	f000 b932 	b.w	800a1f4 <__swbuf_r>
 8009f90:	6813      	ldr	r3, [r2, #0]
 8009f92:	1c58      	adds	r0, r3, #1
 8009f94:	6010      	str	r0, [r2, #0]
 8009f96:	7019      	strb	r1, [r3, #0]
 8009f98:	4608      	mov	r0, r1
 8009f9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f9e:	4770      	bx	lr

08009fa0 <__sfputs_r>:
 8009fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fa2:	4606      	mov	r6, r0
 8009fa4:	460f      	mov	r7, r1
 8009fa6:	4614      	mov	r4, r2
 8009fa8:	18d5      	adds	r5, r2, r3
 8009faa:	42ac      	cmp	r4, r5
 8009fac:	d101      	bne.n	8009fb2 <__sfputs_r+0x12>
 8009fae:	2000      	movs	r0, #0
 8009fb0:	e007      	b.n	8009fc2 <__sfputs_r+0x22>
 8009fb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fb6:	463a      	mov	r2, r7
 8009fb8:	4630      	mov	r0, r6
 8009fba:	f7ff ffda 	bl	8009f72 <__sfputc_r>
 8009fbe:	1c43      	adds	r3, r0, #1
 8009fc0:	d1f3      	bne.n	8009faa <__sfputs_r+0xa>
 8009fc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009fc4 <_vfiprintf_r>:
 8009fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fc8:	460d      	mov	r5, r1
 8009fca:	b09d      	sub	sp, #116	@ 0x74
 8009fcc:	4614      	mov	r4, r2
 8009fce:	4698      	mov	r8, r3
 8009fd0:	4606      	mov	r6, r0
 8009fd2:	b118      	cbz	r0, 8009fdc <_vfiprintf_r+0x18>
 8009fd4:	6a03      	ldr	r3, [r0, #32]
 8009fd6:	b90b      	cbnz	r3, 8009fdc <_vfiprintf_r+0x18>
 8009fd8:	f7fe f990 	bl	80082fc <__sinit>
 8009fdc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009fde:	07d9      	lsls	r1, r3, #31
 8009fe0:	d405      	bmi.n	8009fee <_vfiprintf_r+0x2a>
 8009fe2:	89ab      	ldrh	r3, [r5, #12]
 8009fe4:	059a      	lsls	r2, r3, #22
 8009fe6:	d402      	bmi.n	8009fee <_vfiprintf_r+0x2a>
 8009fe8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009fea:	f7fe fb32 	bl	8008652 <__retarget_lock_acquire_recursive>
 8009fee:	89ab      	ldrh	r3, [r5, #12]
 8009ff0:	071b      	lsls	r3, r3, #28
 8009ff2:	d501      	bpl.n	8009ff8 <_vfiprintf_r+0x34>
 8009ff4:	692b      	ldr	r3, [r5, #16]
 8009ff6:	b99b      	cbnz	r3, 800a020 <_vfiprintf_r+0x5c>
 8009ff8:	4629      	mov	r1, r5
 8009ffa:	4630      	mov	r0, r6
 8009ffc:	f000 f938 	bl	800a270 <__swsetup_r>
 800a000:	b170      	cbz	r0, 800a020 <_vfiprintf_r+0x5c>
 800a002:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a004:	07dc      	lsls	r4, r3, #31
 800a006:	d504      	bpl.n	800a012 <_vfiprintf_r+0x4e>
 800a008:	f04f 30ff 	mov.w	r0, #4294967295
 800a00c:	b01d      	add	sp, #116	@ 0x74
 800a00e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a012:	89ab      	ldrh	r3, [r5, #12]
 800a014:	0598      	lsls	r0, r3, #22
 800a016:	d4f7      	bmi.n	800a008 <_vfiprintf_r+0x44>
 800a018:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a01a:	f7fe fb1b 	bl	8008654 <__retarget_lock_release_recursive>
 800a01e:	e7f3      	b.n	800a008 <_vfiprintf_r+0x44>
 800a020:	2300      	movs	r3, #0
 800a022:	9309      	str	r3, [sp, #36]	@ 0x24
 800a024:	2320      	movs	r3, #32
 800a026:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a02a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a02e:	2330      	movs	r3, #48	@ 0x30
 800a030:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a1e0 <_vfiprintf_r+0x21c>
 800a034:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a038:	f04f 0901 	mov.w	r9, #1
 800a03c:	4623      	mov	r3, r4
 800a03e:	469a      	mov	sl, r3
 800a040:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a044:	b10a      	cbz	r2, 800a04a <_vfiprintf_r+0x86>
 800a046:	2a25      	cmp	r2, #37	@ 0x25
 800a048:	d1f9      	bne.n	800a03e <_vfiprintf_r+0x7a>
 800a04a:	ebba 0b04 	subs.w	fp, sl, r4
 800a04e:	d00b      	beq.n	800a068 <_vfiprintf_r+0xa4>
 800a050:	465b      	mov	r3, fp
 800a052:	4622      	mov	r2, r4
 800a054:	4629      	mov	r1, r5
 800a056:	4630      	mov	r0, r6
 800a058:	f7ff ffa2 	bl	8009fa0 <__sfputs_r>
 800a05c:	3001      	adds	r0, #1
 800a05e:	f000 80a7 	beq.w	800a1b0 <_vfiprintf_r+0x1ec>
 800a062:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a064:	445a      	add	r2, fp
 800a066:	9209      	str	r2, [sp, #36]	@ 0x24
 800a068:	f89a 3000 	ldrb.w	r3, [sl]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	f000 809f 	beq.w	800a1b0 <_vfiprintf_r+0x1ec>
 800a072:	2300      	movs	r3, #0
 800a074:	f04f 32ff 	mov.w	r2, #4294967295
 800a078:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a07c:	f10a 0a01 	add.w	sl, sl, #1
 800a080:	9304      	str	r3, [sp, #16]
 800a082:	9307      	str	r3, [sp, #28]
 800a084:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a088:	931a      	str	r3, [sp, #104]	@ 0x68
 800a08a:	4654      	mov	r4, sl
 800a08c:	2205      	movs	r2, #5
 800a08e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a092:	4853      	ldr	r0, [pc, #332]	@ (800a1e0 <_vfiprintf_r+0x21c>)
 800a094:	f7f6 f8ac 	bl	80001f0 <memchr>
 800a098:	9a04      	ldr	r2, [sp, #16]
 800a09a:	b9d8      	cbnz	r0, 800a0d4 <_vfiprintf_r+0x110>
 800a09c:	06d1      	lsls	r1, r2, #27
 800a09e:	bf44      	itt	mi
 800a0a0:	2320      	movmi	r3, #32
 800a0a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a0a6:	0713      	lsls	r3, r2, #28
 800a0a8:	bf44      	itt	mi
 800a0aa:	232b      	movmi	r3, #43	@ 0x2b
 800a0ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a0b0:	f89a 3000 	ldrb.w	r3, [sl]
 800a0b4:	2b2a      	cmp	r3, #42	@ 0x2a
 800a0b6:	d015      	beq.n	800a0e4 <_vfiprintf_r+0x120>
 800a0b8:	9a07      	ldr	r2, [sp, #28]
 800a0ba:	4654      	mov	r4, sl
 800a0bc:	2000      	movs	r0, #0
 800a0be:	f04f 0c0a 	mov.w	ip, #10
 800a0c2:	4621      	mov	r1, r4
 800a0c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a0c8:	3b30      	subs	r3, #48	@ 0x30
 800a0ca:	2b09      	cmp	r3, #9
 800a0cc:	d94b      	bls.n	800a166 <_vfiprintf_r+0x1a2>
 800a0ce:	b1b0      	cbz	r0, 800a0fe <_vfiprintf_r+0x13a>
 800a0d0:	9207      	str	r2, [sp, #28]
 800a0d2:	e014      	b.n	800a0fe <_vfiprintf_r+0x13a>
 800a0d4:	eba0 0308 	sub.w	r3, r0, r8
 800a0d8:	fa09 f303 	lsl.w	r3, r9, r3
 800a0dc:	4313      	orrs	r3, r2
 800a0de:	9304      	str	r3, [sp, #16]
 800a0e0:	46a2      	mov	sl, r4
 800a0e2:	e7d2      	b.n	800a08a <_vfiprintf_r+0xc6>
 800a0e4:	9b03      	ldr	r3, [sp, #12]
 800a0e6:	1d19      	adds	r1, r3, #4
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	9103      	str	r1, [sp, #12]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	bfbb      	ittet	lt
 800a0f0:	425b      	neglt	r3, r3
 800a0f2:	f042 0202 	orrlt.w	r2, r2, #2
 800a0f6:	9307      	strge	r3, [sp, #28]
 800a0f8:	9307      	strlt	r3, [sp, #28]
 800a0fa:	bfb8      	it	lt
 800a0fc:	9204      	strlt	r2, [sp, #16]
 800a0fe:	7823      	ldrb	r3, [r4, #0]
 800a100:	2b2e      	cmp	r3, #46	@ 0x2e
 800a102:	d10a      	bne.n	800a11a <_vfiprintf_r+0x156>
 800a104:	7863      	ldrb	r3, [r4, #1]
 800a106:	2b2a      	cmp	r3, #42	@ 0x2a
 800a108:	d132      	bne.n	800a170 <_vfiprintf_r+0x1ac>
 800a10a:	9b03      	ldr	r3, [sp, #12]
 800a10c:	1d1a      	adds	r2, r3, #4
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	9203      	str	r2, [sp, #12]
 800a112:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a116:	3402      	adds	r4, #2
 800a118:	9305      	str	r3, [sp, #20]
 800a11a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a1f0 <_vfiprintf_r+0x22c>
 800a11e:	7821      	ldrb	r1, [r4, #0]
 800a120:	2203      	movs	r2, #3
 800a122:	4650      	mov	r0, sl
 800a124:	f7f6 f864 	bl	80001f0 <memchr>
 800a128:	b138      	cbz	r0, 800a13a <_vfiprintf_r+0x176>
 800a12a:	9b04      	ldr	r3, [sp, #16]
 800a12c:	eba0 000a 	sub.w	r0, r0, sl
 800a130:	2240      	movs	r2, #64	@ 0x40
 800a132:	4082      	lsls	r2, r0
 800a134:	4313      	orrs	r3, r2
 800a136:	3401      	adds	r4, #1
 800a138:	9304      	str	r3, [sp, #16]
 800a13a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a13e:	4829      	ldr	r0, [pc, #164]	@ (800a1e4 <_vfiprintf_r+0x220>)
 800a140:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a144:	2206      	movs	r2, #6
 800a146:	f7f6 f853 	bl	80001f0 <memchr>
 800a14a:	2800      	cmp	r0, #0
 800a14c:	d03f      	beq.n	800a1ce <_vfiprintf_r+0x20a>
 800a14e:	4b26      	ldr	r3, [pc, #152]	@ (800a1e8 <_vfiprintf_r+0x224>)
 800a150:	bb1b      	cbnz	r3, 800a19a <_vfiprintf_r+0x1d6>
 800a152:	9b03      	ldr	r3, [sp, #12]
 800a154:	3307      	adds	r3, #7
 800a156:	f023 0307 	bic.w	r3, r3, #7
 800a15a:	3308      	adds	r3, #8
 800a15c:	9303      	str	r3, [sp, #12]
 800a15e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a160:	443b      	add	r3, r7
 800a162:	9309      	str	r3, [sp, #36]	@ 0x24
 800a164:	e76a      	b.n	800a03c <_vfiprintf_r+0x78>
 800a166:	fb0c 3202 	mla	r2, ip, r2, r3
 800a16a:	460c      	mov	r4, r1
 800a16c:	2001      	movs	r0, #1
 800a16e:	e7a8      	b.n	800a0c2 <_vfiprintf_r+0xfe>
 800a170:	2300      	movs	r3, #0
 800a172:	3401      	adds	r4, #1
 800a174:	9305      	str	r3, [sp, #20]
 800a176:	4619      	mov	r1, r3
 800a178:	f04f 0c0a 	mov.w	ip, #10
 800a17c:	4620      	mov	r0, r4
 800a17e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a182:	3a30      	subs	r2, #48	@ 0x30
 800a184:	2a09      	cmp	r2, #9
 800a186:	d903      	bls.n	800a190 <_vfiprintf_r+0x1cc>
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d0c6      	beq.n	800a11a <_vfiprintf_r+0x156>
 800a18c:	9105      	str	r1, [sp, #20]
 800a18e:	e7c4      	b.n	800a11a <_vfiprintf_r+0x156>
 800a190:	fb0c 2101 	mla	r1, ip, r1, r2
 800a194:	4604      	mov	r4, r0
 800a196:	2301      	movs	r3, #1
 800a198:	e7f0      	b.n	800a17c <_vfiprintf_r+0x1b8>
 800a19a:	ab03      	add	r3, sp, #12
 800a19c:	9300      	str	r3, [sp, #0]
 800a19e:	462a      	mov	r2, r5
 800a1a0:	4b12      	ldr	r3, [pc, #72]	@ (800a1ec <_vfiprintf_r+0x228>)
 800a1a2:	a904      	add	r1, sp, #16
 800a1a4:	4630      	mov	r0, r6
 800a1a6:	f7fd fc67 	bl	8007a78 <_printf_float>
 800a1aa:	4607      	mov	r7, r0
 800a1ac:	1c78      	adds	r0, r7, #1
 800a1ae:	d1d6      	bne.n	800a15e <_vfiprintf_r+0x19a>
 800a1b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a1b2:	07d9      	lsls	r1, r3, #31
 800a1b4:	d405      	bmi.n	800a1c2 <_vfiprintf_r+0x1fe>
 800a1b6:	89ab      	ldrh	r3, [r5, #12]
 800a1b8:	059a      	lsls	r2, r3, #22
 800a1ba:	d402      	bmi.n	800a1c2 <_vfiprintf_r+0x1fe>
 800a1bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a1be:	f7fe fa49 	bl	8008654 <__retarget_lock_release_recursive>
 800a1c2:	89ab      	ldrh	r3, [r5, #12]
 800a1c4:	065b      	lsls	r3, r3, #25
 800a1c6:	f53f af1f 	bmi.w	800a008 <_vfiprintf_r+0x44>
 800a1ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a1cc:	e71e      	b.n	800a00c <_vfiprintf_r+0x48>
 800a1ce:	ab03      	add	r3, sp, #12
 800a1d0:	9300      	str	r3, [sp, #0]
 800a1d2:	462a      	mov	r2, r5
 800a1d4:	4b05      	ldr	r3, [pc, #20]	@ (800a1ec <_vfiprintf_r+0x228>)
 800a1d6:	a904      	add	r1, sp, #16
 800a1d8:	4630      	mov	r0, r6
 800a1da:	f7fd fee5 	bl	8007fa8 <_printf_i>
 800a1de:	e7e4      	b.n	800a1aa <_vfiprintf_r+0x1e6>
 800a1e0:	0801c444 	.word	0x0801c444
 800a1e4:	0801c44e 	.word	0x0801c44e
 800a1e8:	08007a79 	.word	0x08007a79
 800a1ec:	08009fa1 	.word	0x08009fa1
 800a1f0:	0801c44a 	.word	0x0801c44a

0800a1f4 <__swbuf_r>:
 800a1f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1f6:	460e      	mov	r6, r1
 800a1f8:	4614      	mov	r4, r2
 800a1fa:	4605      	mov	r5, r0
 800a1fc:	b118      	cbz	r0, 800a206 <__swbuf_r+0x12>
 800a1fe:	6a03      	ldr	r3, [r0, #32]
 800a200:	b90b      	cbnz	r3, 800a206 <__swbuf_r+0x12>
 800a202:	f7fe f87b 	bl	80082fc <__sinit>
 800a206:	69a3      	ldr	r3, [r4, #24]
 800a208:	60a3      	str	r3, [r4, #8]
 800a20a:	89a3      	ldrh	r3, [r4, #12]
 800a20c:	071a      	lsls	r2, r3, #28
 800a20e:	d501      	bpl.n	800a214 <__swbuf_r+0x20>
 800a210:	6923      	ldr	r3, [r4, #16]
 800a212:	b943      	cbnz	r3, 800a226 <__swbuf_r+0x32>
 800a214:	4621      	mov	r1, r4
 800a216:	4628      	mov	r0, r5
 800a218:	f000 f82a 	bl	800a270 <__swsetup_r>
 800a21c:	b118      	cbz	r0, 800a226 <__swbuf_r+0x32>
 800a21e:	f04f 37ff 	mov.w	r7, #4294967295
 800a222:	4638      	mov	r0, r7
 800a224:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a226:	6823      	ldr	r3, [r4, #0]
 800a228:	6922      	ldr	r2, [r4, #16]
 800a22a:	1a98      	subs	r0, r3, r2
 800a22c:	6963      	ldr	r3, [r4, #20]
 800a22e:	b2f6      	uxtb	r6, r6
 800a230:	4283      	cmp	r3, r0
 800a232:	4637      	mov	r7, r6
 800a234:	dc05      	bgt.n	800a242 <__swbuf_r+0x4e>
 800a236:	4621      	mov	r1, r4
 800a238:	4628      	mov	r0, r5
 800a23a:	f7ff fd73 	bl	8009d24 <_fflush_r>
 800a23e:	2800      	cmp	r0, #0
 800a240:	d1ed      	bne.n	800a21e <__swbuf_r+0x2a>
 800a242:	68a3      	ldr	r3, [r4, #8]
 800a244:	3b01      	subs	r3, #1
 800a246:	60a3      	str	r3, [r4, #8]
 800a248:	6823      	ldr	r3, [r4, #0]
 800a24a:	1c5a      	adds	r2, r3, #1
 800a24c:	6022      	str	r2, [r4, #0]
 800a24e:	701e      	strb	r6, [r3, #0]
 800a250:	6962      	ldr	r2, [r4, #20]
 800a252:	1c43      	adds	r3, r0, #1
 800a254:	429a      	cmp	r2, r3
 800a256:	d004      	beq.n	800a262 <__swbuf_r+0x6e>
 800a258:	89a3      	ldrh	r3, [r4, #12]
 800a25a:	07db      	lsls	r3, r3, #31
 800a25c:	d5e1      	bpl.n	800a222 <__swbuf_r+0x2e>
 800a25e:	2e0a      	cmp	r6, #10
 800a260:	d1df      	bne.n	800a222 <__swbuf_r+0x2e>
 800a262:	4621      	mov	r1, r4
 800a264:	4628      	mov	r0, r5
 800a266:	f7ff fd5d 	bl	8009d24 <_fflush_r>
 800a26a:	2800      	cmp	r0, #0
 800a26c:	d0d9      	beq.n	800a222 <__swbuf_r+0x2e>
 800a26e:	e7d6      	b.n	800a21e <__swbuf_r+0x2a>

0800a270 <__swsetup_r>:
 800a270:	b538      	push	{r3, r4, r5, lr}
 800a272:	4b29      	ldr	r3, [pc, #164]	@ (800a318 <__swsetup_r+0xa8>)
 800a274:	4605      	mov	r5, r0
 800a276:	6818      	ldr	r0, [r3, #0]
 800a278:	460c      	mov	r4, r1
 800a27a:	b118      	cbz	r0, 800a284 <__swsetup_r+0x14>
 800a27c:	6a03      	ldr	r3, [r0, #32]
 800a27e:	b90b      	cbnz	r3, 800a284 <__swsetup_r+0x14>
 800a280:	f7fe f83c 	bl	80082fc <__sinit>
 800a284:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a288:	0719      	lsls	r1, r3, #28
 800a28a:	d422      	bmi.n	800a2d2 <__swsetup_r+0x62>
 800a28c:	06da      	lsls	r2, r3, #27
 800a28e:	d407      	bmi.n	800a2a0 <__swsetup_r+0x30>
 800a290:	2209      	movs	r2, #9
 800a292:	602a      	str	r2, [r5, #0]
 800a294:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a298:	81a3      	strh	r3, [r4, #12]
 800a29a:	f04f 30ff 	mov.w	r0, #4294967295
 800a29e:	e033      	b.n	800a308 <__swsetup_r+0x98>
 800a2a0:	0758      	lsls	r0, r3, #29
 800a2a2:	d512      	bpl.n	800a2ca <__swsetup_r+0x5a>
 800a2a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a2a6:	b141      	cbz	r1, 800a2ba <__swsetup_r+0x4a>
 800a2a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a2ac:	4299      	cmp	r1, r3
 800a2ae:	d002      	beq.n	800a2b6 <__swsetup_r+0x46>
 800a2b0:	4628      	mov	r0, r5
 800a2b2:	f7ff f839 	bl	8009328 <_free_r>
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	6363      	str	r3, [r4, #52]	@ 0x34
 800a2ba:	89a3      	ldrh	r3, [r4, #12]
 800a2bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a2c0:	81a3      	strh	r3, [r4, #12]
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	6063      	str	r3, [r4, #4]
 800a2c6:	6923      	ldr	r3, [r4, #16]
 800a2c8:	6023      	str	r3, [r4, #0]
 800a2ca:	89a3      	ldrh	r3, [r4, #12]
 800a2cc:	f043 0308 	orr.w	r3, r3, #8
 800a2d0:	81a3      	strh	r3, [r4, #12]
 800a2d2:	6923      	ldr	r3, [r4, #16]
 800a2d4:	b94b      	cbnz	r3, 800a2ea <__swsetup_r+0x7a>
 800a2d6:	89a3      	ldrh	r3, [r4, #12]
 800a2d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a2dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a2e0:	d003      	beq.n	800a2ea <__swsetup_r+0x7a>
 800a2e2:	4621      	mov	r1, r4
 800a2e4:	4628      	mov	r0, r5
 800a2e6:	f7ff fd6b 	bl	8009dc0 <__smakebuf_r>
 800a2ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2ee:	f013 0201 	ands.w	r2, r3, #1
 800a2f2:	d00a      	beq.n	800a30a <__swsetup_r+0x9a>
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	60a2      	str	r2, [r4, #8]
 800a2f8:	6962      	ldr	r2, [r4, #20]
 800a2fa:	4252      	negs	r2, r2
 800a2fc:	61a2      	str	r2, [r4, #24]
 800a2fe:	6922      	ldr	r2, [r4, #16]
 800a300:	b942      	cbnz	r2, 800a314 <__swsetup_r+0xa4>
 800a302:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a306:	d1c5      	bne.n	800a294 <__swsetup_r+0x24>
 800a308:	bd38      	pop	{r3, r4, r5, pc}
 800a30a:	0799      	lsls	r1, r3, #30
 800a30c:	bf58      	it	pl
 800a30e:	6962      	ldrpl	r2, [r4, #20]
 800a310:	60a2      	str	r2, [r4, #8]
 800a312:	e7f4      	b.n	800a2fe <__swsetup_r+0x8e>
 800a314:	2000      	movs	r0, #0
 800a316:	e7f7      	b.n	800a308 <__swsetup_r+0x98>
 800a318:	2000086c 	.word	0x2000086c

0800a31c <_raise_r>:
 800a31c:	291f      	cmp	r1, #31
 800a31e:	b538      	push	{r3, r4, r5, lr}
 800a320:	4605      	mov	r5, r0
 800a322:	460c      	mov	r4, r1
 800a324:	d904      	bls.n	800a330 <_raise_r+0x14>
 800a326:	2316      	movs	r3, #22
 800a328:	6003      	str	r3, [r0, #0]
 800a32a:	f04f 30ff 	mov.w	r0, #4294967295
 800a32e:	bd38      	pop	{r3, r4, r5, pc}
 800a330:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a332:	b112      	cbz	r2, 800a33a <_raise_r+0x1e>
 800a334:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a338:	b94b      	cbnz	r3, 800a34e <_raise_r+0x32>
 800a33a:	4628      	mov	r0, r5
 800a33c:	f000 f830 	bl	800a3a0 <_getpid_r>
 800a340:	4622      	mov	r2, r4
 800a342:	4601      	mov	r1, r0
 800a344:	4628      	mov	r0, r5
 800a346:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a34a:	f000 b817 	b.w	800a37c <_kill_r>
 800a34e:	2b01      	cmp	r3, #1
 800a350:	d00a      	beq.n	800a368 <_raise_r+0x4c>
 800a352:	1c59      	adds	r1, r3, #1
 800a354:	d103      	bne.n	800a35e <_raise_r+0x42>
 800a356:	2316      	movs	r3, #22
 800a358:	6003      	str	r3, [r0, #0]
 800a35a:	2001      	movs	r0, #1
 800a35c:	e7e7      	b.n	800a32e <_raise_r+0x12>
 800a35e:	2100      	movs	r1, #0
 800a360:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a364:	4620      	mov	r0, r4
 800a366:	4798      	blx	r3
 800a368:	2000      	movs	r0, #0
 800a36a:	e7e0      	b.n	800a32e <_raise_r+0x12>

0800a36c <raise>:
 800a36c:	4b02      	ldr	r3, [pc, #8]	@ (800a378 <raise+0xc>)
 800a36e:	4601      	mov	r1, r0
 800a370:	6818      	ldr	r0, [r3, #0]
 800a372:	f7ff bfd3 	b.w	800a31c <_raise_r>
 800a376:	bf00      	nop
 800a378:	2000086c 	.word	0x2000086c

0800a37c <_kill_r>:
 800a37c:	b538      	push	{r3, r4, r5, lr}
 800a37e:	4d07      	ldr	r5, [pc, #28]	@ (800a39c <_kill_r+0x20>)
 800a380:	2300      	movs	r3, #0
 800a382:	4604      	mov	r4, r0
 800a384:	4608      	mov	r0, r1
 800a386:	4611      	mov	r1, r2
 800a388:	602b      	str	r3, [r5, #0]
 800a38a:	f000 f813 	bl	800a3b4 <_kill>
 800a38e:	1c43      	adds	r3, r0, #1
 800a390:	d102      	bne.n	800a398 <_kill_r+0x1c>
 800a392:	682b      	ldr	r3, [r5, #0]
 800a394:	b103      	cbz	r3, 800a398 <_kill_r+0x1c>
 800a396:	6023      	str	r3, [r4, #0]
 800a398:	bd38      	pop	{r3, r4, r5, pc}
 800a39a:	bf00      	nop
 800a39c:	200023d8 	.word	0x200023d8

0800a3a0 <_getpid_r>:
 800a3a0:	f000 b800 	b.w	800a3a4 <_getpid>

0800a3a4 <_getpid>:
 800a3a4:	4b02      	ldr	r3, [pc, #8]	@ (800a3b0 <_getpid+0xc>)
 800a3a6:	2258      	movs	r2, #88	@ 0x58
 800a3a8:	601a      	str	r2, [r3, #0]
 800a3aa:	f04f 30ff 	mov.w	r0, #4294967295
 800a3ae:	4770      	bx	lr
 800a3b0:	200023d8 	.word	0x200023d8

0800a3b4 <_kill>:
 800a3b4:	4b02      	ldr	r3, [pc, #8]	@ (800a3c0 <_kill+0xc>)
 800a3b6:	2258      	movs	r2, #88	@ 0x58
 800a3b8:	601a      	str	r2, [r3, #0]
 800a3ba:	f04f 30ff 	mov.w	r0, #4294967295
 800a3be:	4770      	bx	lr
 800a3c0:	200023d8 	.word	0x200023d8

0800a3c4 <_exit>:
 800a3c4:	e7fe      	b.n	800a3c4 <_exit>
	...

0800a3c8 <_init>:
 800a3c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3ca:	bf00      	nop
 800a3cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3ce:	bc08      	pop	{r3}
 800a3d0:	469e      	mov	lr, r3
 800a3d2:	4770      	bx	lr

0800a3d4 <_fini>:
 800a3d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3d6:	bf00      	nop
 800a3d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3da:	bc08      	pop	{r3}
 800a3dc:	469e      	mov	lr, r3
 800a3de:	4770      	bx	lr
