
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
^
-Analyzing %s Unisim elements for replacement
17*netlist2
1502default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2014.12default:defaultZ1-479
¤
Loading clock regions from %s
13*device2m
Y/home/derek/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
¥
Loading clock buffers from %s
11*device2n
Z/home/derek/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
¢
&Loading clock placement rules from %s
318*place2b
N/home/derek/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
 
)Loading package pin functions from %s...
17*device2^
J/home/derek/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
¡
Loading package from %s
16*device2p
\/home/derek/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
•
Loading io standards from %s
15*device2_
K/home/derek/Xilinx/Vivado/2014.1/data/./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
¡
+Loading device configuration modes from %s
14*device2]
I/home/derek/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
ª
$Parsing XDC File [%s] for cell '%s'
848*designutils2µ
 /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc2default:default2.
design_1_i/microblaze_0/U02default:defaultZ20-848
³
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2µ
 /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc2default:default2.
design_1_i/microblaze_0/U02default:defaultZ20-847
¸
$Parsing XDC File [%s] for cell '%s'
848*designutils2­
˜/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/dlmb_v10/U02default:defaultZ20-848
Á
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2­
˜/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/dlmb_v10/U02default:defaultZ20-847
¸
$Parsing XDC File [%s] for cell '%s'
848*designutils2­
˜/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/ilmb_v10/U02default:defaultZ20-848
Á
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2­
˜/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc2default:default2D
0design_1_i/microblaze_0_local_memory/ilmb_v10/U02default:defaultZ20-847
Å
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ç
²/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc2default:default27
#design_1_i/microblaze_0_axi_intc/U02default:defaultZ20-848
Î
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ç
²/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc2default:default27
#design_1_i/microblaze_0_axi_intc/U02default:defaultZ20-847
•
$Parsing XDC File [%s] for cell '%s'
848*designutils2§
’/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc2default:default2'
design_1_i/mdm_1/U02default:defaultZ20-848
†
%Done setting XDC timing constraints.
35*timing2©
’/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc2default:default2
502default:default8@Z38-35
û
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2 
get_clocks: 2default:default2
00:00:082default:default2
00:00:082default:default2
1402.4842default:default2
392.4532default:defaultZ17-268
ž
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2§
’/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc2default:default2'
design_1_i/mdm_1/U02default:defaultZ20-847
£
$Parsing XDC File [%s] for cell '%s'
848*designutils2¯
š/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-848

Deriving generated clocks
2*timing2±
š/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc2default:default2
562default:default8@Z38-2
¬
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¯
š/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-847
©
$Parsing XDC File [%s] for cell '%s'
848*designutils2µ
 /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-848
²
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2µ
 /home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc2default:default2-
design_1_i/clk_wiz_1/inst2default:defaultZ20-847
¹
$Parsing XDC File [%s] for cell '%s'
848*designutils2Á
¬/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-848
Â
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Á
¬/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-847
¿
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ç
²/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-848
È
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ç
²/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc2default:default21
design_1_i/rst_clk_wiz_1_100M2default:defaultZ20-847
°
$Parsing XDC File [%s] for cell '%s'
848*designutils2¹
¤/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc2default:default20
design_1_i/axi_uartlite_0/U02default:defaultZ20-848
¹
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¹
¤/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc2default:default20
design_1_i/axi_uartlite_0/U02default:defaultZ20-847
¶
$Parsing XDC File [%s] for cell '%s'
848*designutils2¿
ª/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc2default:default20
design_1_i/axi_uartlite_0/U02default:defaultZ20-848
¿
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¿
ª/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc2default:default20
design_1_i/axi_uartlite_0/U02default:defaultZ20-847
É
Parsing XDC File [%s]
179*designutils2’
~/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/constrs_1/imports/tutorials/microblaze.xdc2default:defaultZ20-179
Ò
Finished Parsing XDC File [%s]
178*designutils2’
~/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/constrs_1/imports/tutorials/microblaze.xdc2default:defaultZ20-178
Ì
$Parsing XDC File [%s] for cell '%s'
848*designutils2Î
¹/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc2default:default27
#design_1_i/microblaze_0_axi_intc/U02default:defaultZ20-848
Õ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Î
¹/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc2default:default27
#design_1_i/microblaze_0_axi_intc/U02default:defaultZ20-847
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
t
6Generating merged BMM file for the design top '%s'...
58*memdata2$
design_1_wrapper2default:defaultZ28-58
¡
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2¸
£/home/derek/Documents/year_4/ECE532/git/ece352/designs/tetris_test/tetris_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 2default:defaultZ28-144
Å
!Unisim Transformation Summary:
%s111*project2ˆ
ó  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
2default:defaultZ1-111
ü
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:132default:default2
00:00:142default:default2
1412.4882default:default2
667.6482default:defaultZ17-268


End Record