
---------- Begin Simulation Statistics ----------
final_tick                               705277467000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 153283                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682812                       # Number of bytes of host memory used
host_op_rate                                   282377                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   652.39                       # Real time elapsed on the host
host_tick_rate                             1081072974                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184218798                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.705277                       # Number of seconds simulated
sim_ticks                                705277467000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184218798                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.052775                       # CPI: cycles per instruction
system.cpu.discardedOps                          4329                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       483590276                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.141788                       # IPC: instructions per cycle
system.cpu.numCycles                        705277467                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640478     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380898     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218798                       # Class of committed instruction
system.cpu.tickCycles                       221687191                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5197748                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10461629                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           61                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5262379                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          623                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10526392                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            623                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658142                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10649938                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1443                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650186                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648847                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987427                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2711                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             193                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 24                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              169                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     75856908                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75856908                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75856942                       # number of overall hits
system.cpu.dcache.overall_hits::total        75856942                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10523822                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10523822                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10523859                       # number of overall misses
system.cpu.dcache.overall_misses::total      10523859                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1108805273999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1108805273999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1108805273999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1108805273999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380730                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380730                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380801                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380801                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121831                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121831                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121831                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121831                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 105361.462214                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 105361.462214                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 105361.091782                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105361.091782                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          178                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5262067                       # number of writebacks
system.cpu.dcache.writebacks::total           5262067                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260452                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260452                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260452                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260452                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5263370                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5263370                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5263403                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5263403                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 541404936000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 541404936000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 541408178000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 541408178000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060932                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060932                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060933                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060933                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102862.792469                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102862.792469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102862.763501                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102862.763501                       # average overall mshr miss latency
system.cpu.dcache.replacements                5262379                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     31614000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     31614000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044118                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044118                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 93256.637168                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 93256.637168                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          319                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          319                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     29115000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     29115000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000156                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000156                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 91269.592476                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91269.592476                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73813129                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73813129                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10523483                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10523483                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1108773659999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1108773659999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336612                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336612                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124780                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105361.852155                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105361.852155                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260432                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260432                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5263051                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5263051                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 541375821000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 541375821000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062405                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102863.495148                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102863.495148                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.521127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.521127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3242000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3242000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.464789                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.464789                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98242.424242                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98242.424242                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 705277467000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.444047                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81120413                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5263403                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.412161                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.444047                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999457                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999457                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          677                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          270                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         178025141                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        178025141                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 705277467000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 705277467000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 705277467000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45070715                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086373                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169111                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32133365                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32133365                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32133365                       # number of overall hits
system.cpu.icache.overall_hits::total        32133365                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          610                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            610                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          610                       # number of overall misses
system.cpu.icache.overall_misses::total           610                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     62383000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62383000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     62383000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62383000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32133975                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32133975                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32133975                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32133975                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 102267.213115                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 102267.213115                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 102267.213115                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 102267.213115                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          610                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          610                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          610                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          610                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     61163000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61163000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     61163000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61163000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 100267.213115                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100267.213115                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 100267.213115                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100267.213115                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32133365                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32133365                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          610                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           610                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     62383000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62383000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32133975                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32133975                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 102267.213115                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 102267.213115                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          610                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          610                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     61163000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61163000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 100267.213115                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100267.213115                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 705277467000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.152815                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32133975                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               610                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          52678.647541                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.152815                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.248610                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.248610                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          610                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          610                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.297852                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64268560                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64268560                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 705277467000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 705277467000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 705277467000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 705277467000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218798                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   24                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   88                       # number of demand (read+write) hits
system.l2.demand_hits::total                      112                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  24                       # number of overall hits
system.l2.overall_hits::.cpu.data                  88                       # number of overall hits
system.l2.overall_hits::total                     112                       # number of overall hits
system.l2.demand_misses::.cpu.inst                586                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263315                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263901                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               586                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263315                       # number of overall misses
system.l2.overall_misses::total               5263901                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     58781000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 525616070000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     525674851000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     58781000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 525616070000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    525674851000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              610                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5263403                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5264013                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             610                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5263403                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5264013                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.960656                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999983                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999979                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.960656                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999983                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999979                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100308.873720                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99864.072357                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99864.121875                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100308.873720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99864.072357                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99864.121875                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5197517                       # number of writebacks
system.l2.writebacks::total                   5197517                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263894                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263894                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46919000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 420349465000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 420396384000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46919000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 420349465000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 420396384000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.957377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999977                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.957377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999977                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80340.753425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79864.090278                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79864.143161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80340.753425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79864.090278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79864.143161                       # average overall mshr miss latency
system.l2.replacements                        5198358                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5262067                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5262067                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5262067                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5262067                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                26                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    26                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5263025                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263025                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 525586118000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  525586118000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5263051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5263051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99863.883983                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99863.883983                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5263025                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263025                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 420325618000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 420325618000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79863.883983                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79863.883983                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             24                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 24                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          586                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              586                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     58781000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     58781000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.960656                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.960656                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100308.873720                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100308.873720                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          584                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          584                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46919000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46919000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.957377                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.957377                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80340.753425                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80340.753425                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            62                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                62                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     29952000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     29952000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.823864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.823864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103282.758621                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103282.758621                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     23847000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     23847000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.809659                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.809659                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83673.684211                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83673.684211                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 705277467000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 64650.884378                       # Cycle average of tags in use
system.l2.tags.total_refs                    10526324                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5263894                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999722                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         9.210852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     64641.673526                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.986354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986494                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          677                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6782                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        58000                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  89474542                       # Number of tag accesses
system.l2.tags.data_accesses                 89474542                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 705277467000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5197517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001742940500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       324365                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       324365                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15579469                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4873265                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263894                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5197517                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263894                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5197517                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263894                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5197517                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5263629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 324584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 324369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 324369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 324593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 324369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 324369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 326846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 324367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 324366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 324366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 324366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 324369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 324367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 324368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 324368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 324365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       324365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.228261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.026906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    106.456925                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       324364    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        324365                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       324365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.023572                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.022116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.225594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           320770     98.89%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      0.00%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3111      0.96%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              470      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        324365                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336889216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            332641088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    477.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    471.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  705277414000                       # Total gap between requests
system.mem_ctrls.avgGap                      67417.04                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        37376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336851840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    332639104                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 52994.745683545276                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 477616052.917227208614                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 471642891.718813359737                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          584                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263310                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5197517                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     16942500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 150544067750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 17098199020500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29011.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28602.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3289686.02                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        37376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336851840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336889216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        37376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        37376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    332641088                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    332641088                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          584                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5263310                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5263894                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5197517                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5197517                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        52995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    477616053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        477669048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        52995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        52995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    471645705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       471645705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    471645705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        52995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    477616053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       949314752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5263894                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5197486                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329031                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329097                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329115                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329081                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       328938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328955                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       324808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       324917                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       324956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       324882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       324921                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       324925                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       324938                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       324824                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       324736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       324810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       324882                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       324864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       324870                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       324681                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             51862997750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26319470000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       150561010250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9852.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28602.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4810351                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4833117                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.38                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       817911                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   818.582951                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   693.971000                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   315.996545                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        39204      4.79%      4.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        30463      3.72%      8.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        36967      4.52%     13.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        53927      6.59%     19.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        34649      4.24%     23.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        42832      5.24%     29.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        28702      3.51%     32.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        46953      5.74%     38.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       504214     61.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       817911                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336889216                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          332639104                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              477.669048                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              471.642892                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.42                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 705277467000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2920474200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1552265055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18795036120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13567672620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 55673476560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 165980332050                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 131053636320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  389542892925                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   552.325732                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 336219843000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  23550540000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 345507084000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2919417480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1551707190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18789167040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13563204300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 55673476560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 165976261110                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 131057064480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  389530298160                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   552.307874                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 336228155000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  23550540000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 345498772000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 705277467000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                869                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5197517                       # Transaction distribution
system.membus.trans_dist::CleanEvict              218                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263025                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263025                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           869                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     15725523                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15725523                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    669530304                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               669530304                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263894                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263894    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263894                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 705277467000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         31251697000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27696200000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               962                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10459584                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1153                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5263051                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5263051                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           610                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          352                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1220                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15789185                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15790405                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        39040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673630080                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673669120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5198358                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332641088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10462371                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000065                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008085                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10461687     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    684      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10462371                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 705277467000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        21050526000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1831998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15790214994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
