verilog xil_defaultlib --include "../../../../parvez_ro_exp4.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../parvez_ro_exp4.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" \
"../../../bd/design_1/ip/design_1_clk_div_0_0/sim/design_1_clk_div_0_0.v" \
"../../../bd/design_1/ipshared/c75e/hdl/AXI_RO2_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/c75e/hdl/LUT6_FB_RO.v" \
"../../../bd/design_1/ipshared/c75e/hdl/LUT6_NOT.v" \
"../../../bd/design_1/ipshared/c75e/hdl/frequency_counter.v" \
"../../../bd/design_1/ipshared/c75e/hdl/AXI_RO2_v1_0.v" \
"../../../bd/design_1/ip/design_1_AXI_RO2_0_0/sim/design_1_AXI_RO2_0_0.v" \
"../../../bd/design_1/ip/design_1_AXI_RO2_1_0/sim/design_1_AXI_RO2_1_0.v" \
"../../../bd/design_1/ip/design_1_AXI_RO2_2_0/sim/design_1_AXI_RO2_2_0.v" \
"../../../bd/design_1/ip/design_1_AXI_RO2_3_0/sim/design_1_AXI_RO2_3_0.v" \
"../../../bd/design_1/ip/design_1_AXI_RO2_4_0/sim/design_1_AXI_RO2_4_0.v" \
"../../../bd/design_1/ip/design_1_AXI_RO2_5_0/sim/design_1_AXI_RO2_5_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" \
"../../../bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_3/sim/design_1_xbar_3.v" \
"../../../bd/design_1/ipshared/308e/hdl/AXI4_heater_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/308e/src/LUT6_SHE.v" \
"../../../bd/design_1/ipshared/308e/hdl/AXI4_heater_v1_0.v" \
"../../../bd/design_1/ip/design_1_AXI4_heater_0_0/sim/design_1_AXI4_heater_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
