//
//  uart_test.v
//  UART Test Code
//
//  Created  by Juan Diego Ocampo on 13/05/2018.
//  Copyright Â© 2018 Juan Diego Ocampo. All rights reserved.
//

module uart_test(
	input   reset,
	input   clk,
	input   uart_rxd,
	output  uart_txd,
	output[7:0]  rx_led
);
// Registers and Wires
	reg wr;
	reg flag;
	reg leer;
	reg [7:0]  tx_data; 
	wire busy;
	wire avail;
	wire rx_busy;
	wire [7:0] rx; 
	wire [7:0] tx_data2;
// Assignments
	assign tx_data2 =tx_data;
// UART Module
uart periferico(   
	.reset(reset),
	.clk(clk),
	.tx_data(tx_data2),
	.rx_data(rx_led),
	.uart_rxd(uart_rxd),
	.uart_txd(uart_txd),
	.rx_busy(rx_busy),
	.tx_wr(wr),   
	.tx_busy(busy)
);

always @(posedge clk) begin
	if(rx_busy == 1 & flag == 0)begin
		flag = 1;
		leer = 0;
	end else if(rx_busy == 0 & flag == 1) begin
		flag = 0;
		leer = 1;
	end else if(rx_busy == 1 & flag == 1) begin
		flag = 1;
		leer = 0;
	end else begin
		flag = 0;
		leer = 0;
	end
end

endmodule
