#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xcf0b80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xcf0d10 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xce42b0 .functor NOT 1, L_0xd2f650, C4<0>, C4<0>, C4<0>;
L_0xd2f3b0 .functor XOR 1, L_0xd2f1e0, L_0xd2f310, C4<0>, C4<0>;
L_0xd2f540 .functor XOR 1, L_0xd2f3b0, L_0xd2f470, C4<0>, C4<0>;
v0xd1d850_0 .net *"_ivl_10", 0 0, L_0xd2f470;  1 drivers
v0xd1d950_0 .net *"_ivl_12", 0 0, L_0xd2f540;  1 drivers
v0xd1da30_0 .net *"_ivl_2", 0 0, L_0xd2f140;  1 drivers
v0xd1daf0_0 .net *"_ivl_4", 0 0, L_0xd2f1e0;  1 drivers
v0xd1dbd0_0 .net *"_ivl_6", 0 0, L_0xd2f310;  1 drivers
v0xd1dd00_0 .net *"_ivl_8", 0 0, L_0xd2f3b0;  1 drivers
v0xd1dde0_0 .var "clk", 0 0;
v0xd1de80_0 .net "reset", 0 0, v0xd1c0b0_0;  1 drivers
v0xd1df20_0 .var/2u "stats1", 159 0;
v0xd1e090_0 .var/2u "strobe", 0 0;
v0xd1e150_0 .net "tb_match", 0 0, L_0xd2f650;  1 drivers
v0xd1e210_0 .net "tb_mismatch", 0 0, L_0xce42b0;  1 drivers
v0xd1e2d0_0 .net "w", 0 0, v0xd1c180_0;  1 drivers
v0xd1e370_0 .net "z_dut", 0 0, L_0xd2ef60;  1 drivers
v0xd1e410_0 .net "z_ref", 0 0, L_0xd2ea70;  1 drivers
E_0xcebfd0/0 .event negedge, v0xd1b830_0;
E_0xcebfd0/1 .event posedge, v0xd1b830_0;
E_0xcebfd0 .event/or E_0xcebfd0/0, E_0xcebfd0/1;
L_0xd2f140 .concat [ 1 0 0 0], L_0xd2ea70;
L_0xd2f1e0 .concat [ 1 0 0 0], L_0xd2ea70;
L_0xd2f310 .concat [ 1 0 0 0], L_0xd2ef60;
L_0xd2f470 .concat [ 1 0 0 0], L_0xd2ea70;
L_0xd2f650 .cmp/eeq 1, L_0xd2f140, L_0xd2f540;
S_0xcf0ea0 .scope module, "good1" "reference_module" 3 93, 3 4 0, S_0xcf0d10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0xcbca40 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0xcbca80 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0xcbcac0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0xcbcb00 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
P_0xcbcb40 .param/l "E" 0 3 10, +C4<00000000000000000000000000000100>;
P_0xcbcb80 .param/l "F" 0 3 10, +C4<00000000000000000000000000000101>;
L_0xd2ea70 .functor OR 1, L_0xd2e620, L_0xd2e8d0, C4<0>, C4<0>;
v0xcc0e00_0 .net *"_ivl_0", 31 0, L_0xd1e4b0;  1 drivers
L_0x7f869a89f0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xcef7a0_0 .net *"_ivl_11", 28 0, L_0x7f869a89f0a8;  1 drivers
L_0x7f869a89f0f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xcf2fb0_0 .net/2u *"_ivl_12", 31 0, L_0x7f869a89f0f0;  1 drivers
v0xcf34f0_0 .net *"_ivl_14", 0 0, L_0xd2e8d0;  1 drivers
L_0x7f869a89f018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xcc0b00_0 .net *"_ivl_3", 28 0, L_0x7f869a89f018;  1 drivers
L_0x7f869a89f060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xce5a00_0 .net/2u *"_ivl_4", 31 0, L_0x7f869a89f060;  1 drivers
v0xce5890_0 .net *"_ivl_6", 0 0, L_0xd2e620;  1 drivers
v0xce55b0_0 .net *"_ivl_8", 31 0, L_0xd2e790;  1 drivers
v0xd1b830_0 .net "clk", 0 0, v0xd1dde0_0;  1 drivers
v0xd1b980_0 .var "next", 2 0;
v0xd1ba60_0 .net "reset", 0 0, v0xd1c0b0_0;  alias, 1 drivers
v0xd1bb20_0 .var "state", 2 0;
v0xd1bc00_0 .net "w", 0 0, v0xd1c180_0;  alias, 1 drivers
v0xd1bcc0_0 .net "z", 0 0, L_0xd2ea70;  alias, 1 drivers
E_0xceb0f0 .event anyedge, v0xd1bb20_0, v0xd1bc00_0;
E_0xceb350 .event posedge, v0xd1b830_0;
L_0xd1e4b0 .concat [ 3 29 0 0], v0xd1bb20_0, L_0x7f869a89f018;
L_0xd2e620 .cmp/eq 32, L_0xd1e4b0, L_0x7f869a89f060;
L_0xd2e790 .concat [ 3 29 0 0], v0xd1bb20_0, L_0x7f869a89f0a8;
L_0xd2e8d0 .cmp/eq 32, L_0xd2e790, L_0x7f869a89f0f0;
S_0xd1be00 .scope module, "stim1" "stimulus_gen" 3 88, 3 35 0, S_0xcf0d10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "w";
v0xd1bff0_0 .net "clk", 0 0, v0xd1dde0_0;  alias, 1 drivers
v0xd1c0b0_0 .var "reset", 0 0;
v0xd1c180_0 .var "w", 0 0;
E_0xcd19f0 .event negedge, v0xd1b830_0;
S_0xd1c280 .scope module, "top_module1" "top_module" 3 99, 4 1 0, S_0xcf0d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0xd1c490 .param/l "A" 0 4 9, C4<000>;
P_0xd1c4d0 .param/l "B" 0 4 10, C4<001>;
P_0xd1c510 .param/l "C" 0 4 11, C4<010>;
P_0xd1c550 .param/l "D" 0 4 12, C4<011>;
P_0xd1c590 .param/l "E" 0 4 13, C4<100>;
P_0xd1c5d0 .param/l "F" 0 4 14, C4<101>;
L_0xd2ee50 .functor OR 1, L_0xd2ec20, L_0xd2ed10, C4<0>, C4<0>;
L_0x7f869a89f138 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0xd1c9a0_0 .net/2u *"_ivl_0", 2 0, L_0x7f869a89f138;  1 drivers
L_0x7f869a89f1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xd1caa0_0 .net/2u *"_ivl_10", 0 0, L_0x7f869a89f1c8;  1 drivers
L_0x7f869a89f210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xd1cb80_0 .net/2u *"_ivl_12", 0 0, L_0x7f869a89f210;  1 drivers
v0xd1cc70_0 .net *"_ivl_2", 0 0, L_0xd2ec20;  1 drivers
L_0x7f869a89f180 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0xd1cd30_0 .net/2u *"_ivl_4", 2 0, L_0x7f869a89f180;  1 drivers
v0xd1ce60_0 .net *"_ivl_6", 0 0, L_0xd2ed10;  1 drivers
v0xd1cf20_0 .net *"_ivl_9", 0 0, L_0xd2ee50;  1 drivers
v0xd1cfe0_0 .net "clk", 0 0, v0xd1dde0_0;  alias, 1 drivers
v0xd1d0d0_0 .var "next_state", 2 0;
v0xd1d240_0 .net "reset", 0 0, v0xd1c0b0_0;  alias, 1 drivers
v0xd1d2e0_0 .var "state", 2 0;
v0xd1d3c0_0 .net "w", 0 0, v0xd1c180_0;  alias, 1 drivers
v0xd1d4b0_0 .net "z", 0 0, L_0xd2ef60;  alias, 1 drivers
E_0xcfcad0 .event anyedge, v0xd1d2e0_0, v0xd1bc00_0;
E_0xcfcdf0 .event posedge, v0xd1ba60_0, v0xd1b830_0;
L_0xd2ec20 .cmp/eq 3, v0xd1d2e0_0, L_0x7f869a89f138;
L_0xd2ed10 .cmp/eq 3, v0xd1d2e0_0, L_0x7f869a89f180;
L_0xd2ef60 .functor MUXZ 1, L_0x7f869a89f210, L_0x7f869a89f1c8, L_0xd2ee50, C4<>;
S_0xd1d5f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 107, 3 107 0, S_0xcf0d10;
 .timescale -12 -12;
E_0xd1d7d0 .event anyedge, v0xd1e090_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd1e090_0;
    %nor/r;
    %assign/vec4 v0xd1e090_0, 0;
    %wait E_0xd1d7d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd1be00;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcd19f0;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0xd1c0b0_0, 0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xd1c180_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xcf0ea0;
T_2 ;
    %wait E_0xceb350;
    %load/vec4 v0xd1ba60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd1bb20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xd1b980_0;
    %assign/vec4 v0xd1bb20_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xcf0ea0;
T_3 ;
Ewait_0 .event/or E_0xceb0f0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xd1bb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0xd1b980_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0xd1bc00_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 3;
    %store/vec4 v0xd1b980_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0xd1bc00_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 3;
    %store/vec4 v0xd1b980_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0xd1bc00_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 3;
    %store/vec4 v0xd1b980_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0xd1bc00_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v0xd1b980_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0xd1bc00_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 3;
    %store/vec4 v0xd1b980_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0xd1bc00_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 3;
    %store/vec4 v0xd1b980_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xd1c280;
T_4 ;
    %wait E_0xcfcdf0;
    %load/vec4 v0xd1d240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xd1d2e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xd1d0d0_0;
    %assign/vec4 v0xd1d2e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd1c280;
T_5 ;
    %wait E_0xcfcad0;
    %load/vec4 v0xd1d2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0xd1d3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xd1d0d0_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xd1d0d0_0, 0, 3;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0xd1d3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xd1d0d0_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xd1d0d0_0, 0, 3;
T_5.10 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0xd1d3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xd1d0d0_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xd1d0d0_0, 0, 3;
T_5.12 ;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0xd1d3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0xd1d0d0_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xd1d0d0_0, 0, 3;
T_5.14 ;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0xd1d3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xd1d0d0_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xd1d0d0_0, 0, 3;
T_5.16 ;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0xd1d3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xd1d0d0_0, 0, 3;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xd1d0d0_0, 0, 3;
T_5.18 ;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xcf0d10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd1dde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd1e090_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xcf0d10;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xd1dde0_0;
    %inv;
    %store/vec4 v0xd1dde0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xcf0d10;
T_8 ;
    %vpi_call/w 3 80 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd1bff0_0, v0xd1e210_0, v0xd1dde0_0, v0xd1de80_0, v0xd1e2d0_0, v0xd1e410_0, v0xd1e370_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xcf0d10;
T_9 ;
    %load/vec4 v0xd1df20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xd1df20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd1df20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 116 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_9.1 ;
    %load/vec4 v0xd1df20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd1df20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 120 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd1df20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd1df20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xcf0d10;
T_10 ;
    %wait E_0xcebfd0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd1df20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1df20_0, 4, 32;
    %load/vec4 v0xd1e150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xd1df20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1df20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd1df20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1df20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xd1e410_0;
    %load/vec4 v0xd1e410_0;
    %load/vec4 v0xd1e370_0;
    %xor;
    %load/vec4 v0xd1e410_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xd1df20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 136 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1df20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xd1df20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd1df20_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2fsm/2012_q2fsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/human/2012_q2fsm/iter0/response0/top_module.sv";
