Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot AND_GATE_behav --prj C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.sim/sim_1/behav/AND_GATE.prj xil_defaultlib.AND_GATE 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/FPGA_AND_GATE/FPGA_AND_GATE.srcs/sources_1/new/AND_GATE.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.and_gate
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot AND_GATE_behav
