Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Fri Jun 25 17:53:52 2021
| Host             : imdea-System running 64-bit Ubuntu 18.04.3 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu28dr-ffvg1517-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 13.848       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 12.523       |
| Device Static (W)        | 1.325        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 88.3         |
| Junction Temperature (C) | 36.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.896 |       29 |       --- |             --- |
| CLB Logic                |     0.604 |   175015 |       --- |             --- |
|   LUT as Distributed RAM |     0.296 |     3332 |    213600 |            1.56 |
|   LUT as Logic           |     0.196 |    47429 |    425280 |           11.15 |
|   LUT as Shift Register  |     0.082 |    11842 |    213600 |            5.54 |
|   Register               |     0.026 |    86562 |    850560 |           10.18 |
|   CARRY8                 |     0.004 |      505 |     53160 |            0.95 |
|   Others                 |    <0.001 |     4453 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     1067 |    425280 |            0.25 |
| Signals                  |     0.515 |   172603 |       --- |             --- |
| Block RAM                |     0.912 |    710.5 |      1080 |           65.79 |
| RFAMS                    |     6.316 |        6 |       --- |             --- |
|   RFADC                  |     4.349 |        4 |         4 |          100.00 |
|   RFDAC                  |     1.967 |        2 |         4 |           50.00 |
| MMCM                     |     0.173 |        0 |       --- |             --- |
| PLL                      |     0.186 |        3 |       --- |             --- |
| DSPs                     |     0.038 |       75 |      4272 |            1.76 |
| I/O                      |     0.728 |      122 |       347 |           35.16 |
| PS8                      |     2.157 |        1 |       --- |             --- |
| Static Power             |     1.325 |          |           |                 |
|   PS Static              |     0.108 |          |           |                 |
|   PL Static              |     1.217 |          |           |                 |
| Total                    |    13.848 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     3.908 |       3.473 |      0.435 |
| Vccint_io       |       0.850 |     0.472 |       0.398 |      0.074 |
| Vccbram         |       0.850 |     0.032 |       0.025 |      0.007 |
| Vccaux          |       1.800 |     0.467 |       0.194 |      0.273 |
| Vccaux_io       |       1.800 |     0.210 |       0.152 |      0.058 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.001 |       0.001 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.094 |       0.094 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.562 |       0.519 |      0.043 |
| VCC_PSINTLP     |       0.850 |     0.279 |       0.270 |      0.009 |
| VPS_MGTRAVCC    |       0.850 |     0.068 |       0.067 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.702 |       0.696 |      0.006 |
| VCC_PSPLL       |       1.200 |     0.077 |       0.075 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.009 |       0.008 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCCINT_AMS      |       0.850 |     2.001 |       1.989 |      0.012 |
| DACAVCC         |       0.925 |     0.611 |       0.602 |      0.009 |
| DACAVCCAUX      |       1.800 |     0.138 |       0.138 |      0.000 |
| DACAVTT         |       2.500 |     0.205 |       0.200 |      0.005 |
| ADCAVCC         |       0.925 |     1.331 |       1.316 |      0.016 |
| ADCAVCCAUX      |       1.800 |     1.216 |       1.169 |      0.047 |
| VCCSDFEC        |       0.850 |     0.042 |       0.000 |      0.042 |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                                                                                                                                                                 | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_0                                                                       | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0                                                                                                                                                      |             4.5 |
| clk_out2_design_1_clk_wiz_0_0                                                                       | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0                                                                                                                                                      |             4.5 |
| clk_out3_design_1_clk_wiz_0_0                                                                       | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0                                                                                                                                                      |             2.3 |
| clk_out4_design_1_clk_wiz_0_0                                                                       | design_1_i/MTS_Block/clk_wiz_0/inst/clk_out4_design_1_clk_wiz_0_0                                                                                                                                                      |             2.3 |
| clk_pl_0                                                                                            | design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]                                                                                                                                                                   |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0                                                                                                                                                      |            50.0 |
| design_1_i/MTS_Block/clk_wiz_0/inst/clk_in1                                                         | design_1_i/MTS_Block/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O                                                                                                                                              |             9.1 |
| mmcm_clkout0                                                                                        | design_1_i/ddr_block/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                    |             3.0 |
| mmcm_clkout5                                                                                        | design_1_i/ddr_block/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5                                                                                                                                                    |            12.0 |
| mmcm_clkout6                                                                                        | design_1_i/ddr_block/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                    |             6.0 |
| pll_clk[0]                                                                                          | design_1_i/ddr_block/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[0]                                                                                                                        |             0.4 |
| pll_clk[0]_DIV                                                                                      | design_1_i/ddr_block/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.0 |
| pll_clk[1]                                                                                          | design_1_i/ddr_block/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[1]                                                                                                                        |             0.4 |
| pll_clk[1]_DIV                                                                                      | design_1_i/ddr_block/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]  |             3.0 |
| pll_clk[2]                                                                                          | design_1_i/ddr_block/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[2]                                                                                                                        |             0.4 |
| pll_clk[2]_DIV                                                                                      | design_1_i/ddr_block/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26] |             3.0 |
| user_si570_sysclk_clk_p                                                                             | user_si570_sysclk_clk_p                                                                                                                                                                                                |             3.3 |
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| design_1_wrapper              |    12.523 |
|   dbg_hub                     |     0.002 |
|     inst                      |     0.002 |
|       BSCANID.u_xsdbm_id      |     0.002 |
|   design_1_i                  |    12.521 |
|     MTS_Block                 |     0.091 |
|       clk_wiz_0               |     0.084 |
|       util_ds_buf_0           |     0.003 |
|       util_ds_buf_1           |     0.003 |
|     adc_tile0                 |     0.162 |
|       axis_data_fifo_0        |     0.048 |
|       axis_data_fifo_1        |     0.048 |
|       axis_dwidth_converter_0 |     0.006 |
|       axis_dwidth_converter_1 |     0.007 |
|       axis_register_slice_0   |     0.019 |
|       axis_register_slice_1   |     0.022 |
|       packet_counter_0        |     0.010 |
|       tlast_gen_v1_0_0        |     0.002 |
|     adc_tile2                 |     0.157 |
|       axis_data_fifo_0        |     0.048 |
|       axis_data_fifo_1        |     0.048 |
|       axis_dwidth_converter_0 |     0.006 |
|       axis_dwidth_converter_1 |     0.006 |
|       axis_register_slice_0   |     0.017 |
|       axis_register_slice_1   |     0.016 |
|       packet_counter_0        |     0.013 |
|       tlast_gen_v1_0_0        |     0.002 |
|     adc_tile3                 |     0.162 |
|       axis_data_fifo_0        |     0.048 |
|       axis_data_fifo_1        |     0.049 |
|       axis_dwidth_converter_0 |     0.006 |
|       axis_dwidth_converter_1 |     0.006 |
|       axis_register_slice_0   |     0.017 |
|       axis_register_slice_1   |     0.017 |
|       packet_counter_0        |     0.019 |
|       tlast_gen_v1_0_0        |     0.002 |
|     axi_interconnect_2        |     0.019 |
|       s00_couplers            |     0.014 |
|       tier2_xbar_0            |     0.001 |
|       tier2_xbar_1            |     0.001 |
|       xbar                    |     0.002 |
|     channel_mux               |     0.053 |
|       adc_channel_mux_0       |     0.004 |
|       axis_register_slice_0   |     0.011 |
|       axis_register_slice_1   |     0.012 |
|       axis_register_slice_2   |     0.011 |
|       axis_register_slice_4   |     0.016 |
|     control_block             |     0.005 |
|       sync_0                  |     0.002 |
|       sync_1                  |     0.003 |
|     dac_block0_tile0          |     0.066 |
|       adc_strm_mux_0          |     0.005 |
|       axis_data_fifo_0        |     0.009 |
|       axis_data_fifo_1        |     0.007 |
|       axis_data_fifo_2        |     0.027 |
|       axis_register_slice_0   |     0.009 |
|       idle_packet_0           |     0.007 |
|     dac_block0_tile1          |     0.252 |
|       adc_strm_mux_0          |     0.006 |
|       axis_data_fifo_0        |     0.009 |
|       axis_data_fifo_1        |     0.007 |
|       axis_data_fifo_2        |     0.191 |
|       axis_register_slice_0   |     0.031 |
|       idle_packet_0           |     0.007 |
|     dac_block1_tile0          |     0.066 |
|       adc_strm_mux_0          |     0.006 |
|       axis_data_fifo_0        |     0.009 |
|       axis_data_fifo_1        |     0.007 |
|       axis_data_fifo_2        |     0.027 |
|       axis_register_slice_0   |     0.009 |
|       idle_packet_0           |     0.007 |
|     dac_block2_tile0          |     0.065 |
|       adc_strm_mux_0          |     0.006 |
|       axis_data_fifo_0        |     0.009 |
|       axis_data_fifo_1        |     0.007 |
|       axis_data_fifo_2        |     0.027 |
|       axis_register_slice_0   |     0.009 |
|       idle_packet_0           |     0.007 |
|     dac_block3_tile0          |     0.066 |
|       adc_strm_mux_0          |     0.006 |
|       axis_data_fifo_0        |     0.009 |
|       axis_data_fifo_1        |     0.007 |
|       axis_data_fifo_2        |     0.027 |
|       axis_register_slice_0   |     0.009 |
|       idle_packet_0           |     0.007 |
|     dac_dma_block             |     0.099 |
|       axi_dma_0               |     0.056 |
|       axi_register_slice_0    |     0.011 |
|       axis_register_slice_0   |     0.032 |
|     ddr_block                 |     2.060 |
|       axi_register_slice_0    |     0.035 |
|       axi_register_slice_1    |     0.011 |
|       axi_register_slice_2    |     0.016 |
|       axi_register_slice_3    |     0.014 |
|       ddr4_0                  |     1.293 |
|       smartconnect_0          |     0.692 |
|     ddr_writer_0              |     0.285 |
|       inst                    |     0.285 |
|     ila_0                     |     0.008 |
|       U0                      |     0.008 |
|     reset_block               |     0.002 |
|     rx_channelizer            |     0.307 |
|       axis_dwidth_converter_2 |     0.001 |
|       packet_detector_SSR1_0  |     0.089 |
|       packet_detector_SSR1_1  |     0.071 |
|       packet_detector_SSR1_2  |     0.070 |
|       packet_detector_SSR1_3  |     0.070 |
|     usp_rf_data_converter_0   |     6.419 |
|       inst                    |     6.419 |
|     zynq_ultra_ps_e_0         |     2.176 |
|       U0                      |     2.176 |
+-------------------------------+-----------+


