WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500151 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000162 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250163 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250163 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 14032052 heartbeat IPC: 1.107 cumulative IPC: 0.6425 (Simulation time: 00 hr 01 min 28 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 29995996 heartbeat IPC: 0.6264 cumulative IPC: 0.6317 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 45808963 heartbeat IPC: 0.6324 cumulative IPC: 0.632 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 61765454 heartbeat IPC: 0.6267 cumulative IPC: 0.6305 (Simulation time: 00 hr 04 min 37 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 77742762 heartbeat IPC: 0.6259 cumulative IPC: 0.6294 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 93586059 heartbeat IPC: 0.6312 cumulative IPC: 0.6298 (Simulation time: 00 hr 06 min 44 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 109346589 heartbeat IPC: 0.6345 cumulative IPC: 0.6305 (Simulation time: 00 hr 07 min 47 sec)
Heartbeat CPU 0 instructions: 100000003 cycles: 125691327 heartbeat IPC: 0.6118 cumulative IPC: 0.6279 (Simulation time: 00 hr 08 min 51 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv601.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000001 cycles: 141824049 heartbeat IPC: 0.6199 cumulative IPC: 0.627 (Simulation time: 00 hr 09 min 56 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 157490621 heartbeat IPC: 0.6383 cumulative IPC: 0.6281 (Simulation time: 00 hr 10 min 58 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 159389059 cumulative IPC: 0.6274 (Simulation time: 00 hr 11 min 30 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 159389059 cumulative IPC: 0.6274 (Simulation time: 00 hr 11 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv601.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6274 instructions: 100000000 cycles: 159389059
CPU 0 Branch Prediction Accuracy: 70.45% MPKI: 52.14 Average ROB Occupancy at Mispredict: 4.333
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.834
BRANCH_INDIRECT: 35.3
BRANCH_CONDITIONAL: 10.2
BRANCH_DIRECT_CALL: 2.29
BRANCH_INDIRECT_CALL: 2.14
BRANCH_RETURN: 1.42

L1D TOTAL        ACCESS:   34009419 HIT:   30822550 MISS:    3186869
L1D LOAD         ACCESS:   20854004 HIT:   19099896 MISS:    1754108
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13150026 HIT:   11722343 MISS:    1427683
L1D TRANSLATION  ACCESS:       5389 HIT:        311 MISS:       5078
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 13.61 cycles
L1I TOTAL        ACCESS:   11251220 HIT:    4727379 MISS:    6523841
L1I LOAD         ACCESS:   11251220 HIT:    4727379 MISS:    6523841
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 9.34 cycles
L2C TOTAL        ACCESS:    8028526 HIT:    7217890 MISS:     810636
L2C LOAD         ACCESS:    6667812 HIT:    5998833 MISS:     668979
L2C RFO          ACCESS:     509142 HIT:     416116 MISS:      93026
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     846500 HIT:     802213 MISS:      44287
L2C TRANSLATION  ACCESS:       5072 HIT:        728 MISS:       4344
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 43.08 cycles
LLC TOTAL        ACCESS:     897854 HIT:     821060 MISS:      76794
LLC LOAD         ACCESS:     668979 HIT:     639368 MISS:      29611
LLC RFO          ACCESS:      93025 HIT:      55543 MISS:      37482
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     131506 HIT:     123200 MISS:       8306
LLC TRANSLATION  ACCESS:       4344 HIT:       2949 MISS:       1395
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 254.2 cycles
cpu0_DTLB TOTAL        ACCESS:   27169389 HIT:   26074592 MISS:    1094797
cpu0_DTLB LOAD         ACCESS:   27169389 HIT:   26074592 MISS:    1094797
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.588 cycles
cpu0_ITLB TOTAL        ACCESS:   10032753 HIT:    8288058 MISS:    1744695
cpu0_ITLB LOAD         ACCESS:   10032753 HIT:    8288058 MISS:    1744695
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.145 cycles
cpu0_STLB TOTAL        ACCESS:    1760578 HIT:    1755564 MISS:       5014
cpu0_STLB LOAD         ACCESS:    1760578 HIT:    1755564 MISS:       5014
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 120.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      31171
  ROW_BUFFER_MISS:      37288
 AVG DBUS CONGESTED CYCLE: 3.967
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1657
  FULL:      29951
