

================================================================
== Vivado HLS Report for 'cnn_pool_d14x14_p2x2'
================================================================
* Date:           Mon Apr 05 23:36:49 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        cnn_pool_d14x14_p2x2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.22|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  226|  226|  227|  227|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          1|          1|     2|    yes   |
        |- Loop 2  |   14|   14|         2|          1|          1|    14|    yes   |
        |- Loop 3  |    4|    4|         2|          1|          1|     4|    yes   |
        |- Loop 4  |  198|  198|         4|          1|          1|   196|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 4
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 2, States = { 8 9 }
  Pipeline-3: II = 1, D = 4, States = { 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	10  / (exitcond_flatten)
	9  / (!exitcond_flatten)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	15  / (exitcond_flatten8)
	13  / (!exitcond_flatten8)
13 --> 
	14  / true
14 --> 
	11  / true
15 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: StgValue_16 (16)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !65

ST_1: StgValue_17 (17)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !69

ST_1: StgValue_18 (18)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !73

ST_1: StgValue_19 (19)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !77

ST_1: StgValue_20 (20)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !81

ST_1: StgValue_21 (21)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !85

ST_1: StgValue_22 (22)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !89

ST_1: StgValue_23 (23)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !93

ST_1: StgValue_24 (24)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !97

ST_1: StgValue_25 (25)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !101

ST_1: StgValue_26 (26)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !105

ST_1: StgValue_27 (27)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !109

ST_1: StgValue_28 (28)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !113

ST_1: StgValue_29 (29)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !117

ST_1: StgValue_30 (30)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ctrl), !map !121

ST_1: StgValue_31 (31)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @cnn_pool_d14x14_p2x2_1) nounwind

ST_1: ctrl_read (32)  [1/1] 1.00ns
:16  %ctrl_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ctrl)

ST_1: lineBuffer_0 (33)  [1/1] 2.39ns  loc: cnn_pool_d14x14_p2x2/core.cpp:95
:17  %lineBuffer_0 = alloca [14 x i32], align 4

ST_1: lineBuffer_1 (34)  [1/1] 2.39ns  loc: cnn_pool_d14x14_p2x2/core.cpp:95
:18  %lineBuffer_1 = alloca [14 x i32], align 4

ST_1: StgValue_35 (35)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:90
:19  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_36 (36)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:91
:20  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_37 (37)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:92
:21  call void (...)* @_ssdm_op_SpecInterface(i32 %ctrl, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_38 (38)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:93
:22  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_39 (39)  [1/1] 1.57ns  loc: cnn_pool_d14x14_p2x2/core.cpp:103
:23  br label %1


 <State 2>: 2.99ns
ST_2: x (41)  [1/1] 0.00ns
:0  %x = phi i3 [ -4, %0 ], [ %x_1, %2 ]

ST_2: exitcond1 (42)  [1/1] 1.62ns  loc: cnn_pool_d14x14_p2x2/core.cpp:103
:1  %exitcond1 = icmp eq i3 %x, -2

ST_2: StgValue_42 (43)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:103
:2  br i1 %exitcond1, label %.preheader86.0.preheader, label %2

ST_2: empty_5 (50)  [2/2] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:105
:5  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_2: x_1 (55)  [1/1] 0.80ns  loc: cnn_pool_d14x14_p2x2/core.cpp:103
:10  %x_1 = add i3 %x, 1


 <State 3>: 2.39ns
ST_3: x_cast (45)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:103
:0  %x_cast = sext i3 %x to i4

ST_3: x_cast1 (46)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:103
:1  %x_cast1 = zext i4 %x_cast to i32

ST_3: empty (47)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_3: tmp_1 (48)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:103
:3  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_3: StgValue_49 (49)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:104
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: empty_5 (50)  [1/2] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:105
:5  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_3: tmp_data_V (51)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:105
:6  %tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_5, 0

ST_3: lineBuffer_0_addr (52)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:103
:7  %lineBuffer_0_addr = getelementptr [14 x i32]* %lineBuffer_0, i32 0, i32 %x_cast1

ST_3: StgValue_53 (53)  [1/1] 2.39ns  loc: cnn_pool_d14x14_p2x2/core.cpp:106
:8  store i32 %tmp_data_V, i32* %lineBuffer_0_addr, align 4

ST_3: empty_6 (54)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:107
:9  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_1)

ST_3: StgValue_55 (56)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:103
:11  br label %1


 <State 4>: 1.57ns
ST_4: StgValue_56 (58)  [1/1] 1.57ns  loc: cnn_pool_d14x14_p2x2/core.cpp:111
.preheader86.0.preheader:0  br label %.preheader86.0


 <State 5>: 3.25ns
ST_5: x1 (60)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:111
.preheader86.0:0  %x1 = phi i4 [ %x_2, %3 ], [ 0, %.preheader86.0.preheader ]

ST_5: exitcond4 (61)  [1/1] 1.88ns  loc: cnn_pool_d14x14_p2x2/core.cpp:111
.preheader86.0:1  %exitcond4 = icmp eq i4 %x1, -2

ST_5: x_2 (62)  [1/1] 0.80ns  loc: cnn_pool_d14x14_p2x2/core.cpp:111
.preheader86.0:2  %x_2 = add i4 %x1, 1

ST_5: StgValue_60 (63)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:111
.preheader86.0:3  br i1 %exitcond4, label %.preheader84.preheader, label %3

ST_5: empty_8 (69)  [2/2] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:113
:4  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)


 <State 6>: 2.39ns
ST_6: x1_cast (65)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:111
:0  %x1_cast = zext i4 %x1 to i32

ST_6: empty_7 (66)  [1/1] 0.00ns
:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

ST_6: tmp_2 (67)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:111
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_6: StgValue_65 (68)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:112
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_6: empty_8 (69)  [1/2] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:113
:4  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_6: tmp_data_V_1 (70)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:113
:5  %tmp_data_V_1 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_8, 0

ST_6: lineBuffer_1_addr (71)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:111
:6  %lineBuffer_1_addr = getelementptr [14 x i32]* %lineBuffer_1, i32 0, i32 %x1_cast

ST_6: StgValue_69 (72)  [1/1] 2.39ns  loc: cnn_pool_d14x14_p2x2/core.cpp:114
:7  store i32 %tmp_data_V_1, i32* %lineBuffer_1_addr, align 4

ST_6: empty_9 (73)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:115
:8  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_2)

ST_6: StgValue_71 (74)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:111
:9  br label %.preheader86.0


 <State 7>: 1.57ns
ST_7: StgValue_72 (76)  [1/1] 1.57ns
.preheader84.preheader:0  br label %.preheader84


 <State 8>: 5.92ns
ST_8: indvar_flatten (78)  [1/1] 0.00ns
.preheader84:0  %indvar_flatten = phi i3 [ %indvar_flatten_next, %.preheader85 ], [ 0, %.preheader84.preheader ]

ST_8: y3 (79)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:125
.preheader84:1  %y3 = phi i2 [ %tmp_3_mid2_v, %.preheader85 ], [ 1, %.preheader84.preheader ]

ST_8: window_1_2_1 (80)  [1/1] 0.00ns
.preheader84:2  %window_1_2_1 = phi i32 [ %window_2_2_4, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: window_1_1_1 (81)  [1/1] 0.00ns
.preheader84:3  %window_1_1_1 = phi i32 [ %window_2_2_5, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: x4 (82)  [1/1] 0.00ns
.preheader84:4  %x4 = phi i2 [ %x_3, %.preheader85 ], [ 1, %.preheader84.preheader ]

ST_8: exitcond_flatten (83)  [1/1] 1.62ns
.preheader84:5  %exitcond_flatten = icmp eq i3 %indvar_flatten, -4

ST_8: indvar_flatten_next (84)  [1/1] 0.80ns
.preheader84:6  %indvar_flatten_next = add i3 %indvar_flatten, 1

ST_8: StgValue_80 (85)  [1/1] 0.00ns
.preheader84:7  br i1 %exitcond_flatten, label %.preheader83.preheader, label %.preheader85

ST_8: exitcond (88)  [1/1] 1.36ns  loc: cnn_pool_d14x14_p2x2/core.cpp:123
.preheader85:1  %exitcond = icmp eq i2 %x4, -1

ST_8: x4_mid2 (89)  [1/1] 1.37ns  loc: cnn_pool_d14x14_p2x2/core.cpp:123
.preheader85:2  %x4_mid2 = select i1 %exitcond, i2 1, i2 %x4

ST_8: y9 (90)  [1/1] 0.80ns  loc: cnn_pool_d14x14_p2x2/core.cpp:122
.preheader85:3  %y9 = add i2 1, %y3

ST_8: tmp_3_mid2_v (91)  [1/1] 1.37ns  loc: cnn_pool_d14x14_p2x2/core.cpp:125
.preheader85:4  %tmp_3_mid2_v = select i1 %exitcond, i2 %y9, i2 %y3

ST_8: tmp_10 (92)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:125
.preheader85:5  %tmp_10 = trunc i2 %tmp_3_mid2_v to i1

ST_8: cond_mid1 (93)  [1/1] 1.36ns  loc: cnn_pool_d14x14_p2x2/core.cpp:125
.preheader85:6  %cond_mid1 = icmp eq i2 %y3, 0

ST_8: cond (94)  [1/1] 1.36ns  loc: cnn_pool_d14x14_p2x2/core.cpp:125
.preheader85:7  %cond = icmp eq i2 %y3, 1

ST_8: cond_mid2 (95)  [1/1] 1.37ns  loc: cnn_pool_d14x14_p2x2/core.cpp:125
.preheader85:8  %cond_mid2 = select i1 %exitcond, i1 %cond_mid1, i1 %cond

ST_8: x4_cast9_cast (96)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:123
.preheader85:9  %x4_cast9_cast = zext i2 %x4_mid2 to i3

ST_8: tmp_5 (99)  [1/1] 0.80ns  loc: cnn_pool_d14x14_p2x2/core.cpp:125
.preheader85:12  %tmp_5 = add i3 -3, %x4_cast9_cast

ST_8: tmp_5_cast1 (100)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:125
.preheader85:13  %tmp_5_cast1 = sext i3 %tmp_5 to i4

ST_8: tmp_5_cast (101)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:125
.preheader85:14  %tmp_5_cast = zext i4 %tmp_5_cast1 to i32

ST_8: lineBuffer_0_addr_1 (102)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:125
.preheader85:15  %lineBuffer_0_addr_1 = getelementptr [14 x i32]* %lineBuffer_0, i32 0, i32 %tmp_5_cast

ST_8: lineBuffer_1_addr_1 (103)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:125
.preheader85:16  %lineBuffer_1_addr_1 = getelementptr [14 x i32]* %lineBuffer_1, i32 0, i32 %tmp_5_cast

ST_8: lineBuffer_0_load (104)  [2/2] 2.39ns  loc: cnn_pool_d14x14_p2x2/core.cpp:125
.preheader85:17  %lineBuffer_0_load = load i32* %lineBuffer_0_addr_1, align 4

ST_8: lineBuffer_1_load (105)  [2/2] 2.39ns  loc: cnn_pool_d14x14_p2x2/core.cpp:125
.preheader85:18  %lineBuffer_1_load = load i32* %lineBuffer_1_addr_1, align 4

ST_8: cond1 (107)  [1/1] 1.36ns  loc: cnn_pool_d14x14_p2x2/core.cpp:125
.preheader85:20  %cond1 = icmp eq i2 %x4_mid2, 1

ST_8: x_3 (113)  [1/1] 0.80ns  loc: cnn_pool_d14x14_p2x2/core.cpp:123
.preheader85:26  %x_3 = add i2 1, %x4_mid2


 <State 9>: 5.13ns
ST_9: empty_10 (87)  [1/1] 0.00ns
.preheader85:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_9: tmp_4 (97)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:123
.preheader85:10  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_9: StgValue_101 (98)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:124
.preheader85:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_9: lineBuffer_0_load (104)  [1/2] 2.39ns  loc: cnn_pool_d14x14_p2x2/core.cpp:125
.preheader85:17  %lineBuffer_0_load = load i32* %lineBuffer_0_addr_1, align 4

ST_9: lineBuffer_1_load (105)  [1/2] 2.39ns  loc: cnn_pool_d14x14_p2x2/core.cpp:125
.preheader85:18  %lineBuffer_1_load = load i32* %lineBuffer_1_addr_1, align 4

ST_9: window_2_2_7 (106)  [1/1] 1.37ns  loc: cnn_pool_d14x14_p2x2/core.cpp:125
.preheader85:19  %window_2_2_7 = select i1 %tmp_10, i32 %lineBuffer_0_load, i32 %lineBuffer_1_load

ST_9: window_2_2 (108)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:125 (grouped into LUT with out node window_2_2_4)
.preheader85:21  %window_2_2 = select i1 %cond1, i32 %window_1_2_1, i32 %window_2_2_7

ST_9: window_2_2_1 (109)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:125 (grouped into LUT with out node window_2_2_5)
.preheader85:22  %window_2_2_1 = select i1 %cond1, i32 %window_2_2_7, i32 %window_1_1_1

ST_9: window_2_2_4 (110)  [1/1] 1.37ns  loc: cnn_pool_d14x14_p2x2/core.cpp:125 (out node of the LUT)
.preheader85:23  %window_2_2_4 = select i1 %cond_mid2, i32 %window_2_2, i32 %window_1_2_1

ST_9: window_2_2_5 (111)  [1/1] 1.37ns  loc: cnn_pool_d14x14_p2x2/core.cpp:125 (out node of the LUT)
.preheader85:24  %window_2_2_5 = select i1 %cond_mid2, i32 %window_2_2_1, i32 %window_1_1_1

ST_9: empty_11 (112)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:126
.preheader85:25  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_4)

ST_9: StgValue_110 (114)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:123
.preheader85:27  br label %.preheader84


 <State 10>: 1.57ns
ST_10: window_0_0_read_as (116)  [1/1] 0.00ns
.preheader83.preheader:0  %window_0_0_read_as = alloca i32

ST_10: window_0_0 (117)  [1/1] 0.00ns
.preheader83.preheader:1  %window_0_0 = alloca i32

ST_10: window_0_1 (118)  [1/1] 0.00ns
.preheader83.preheader:2  %window_0_1 = alloca i32

ST_10: window_1_0_read_as (119)  [1/1] 0.00ns
.preheader83.preheader:3  %window_1_0_read_as = alloca i32

ST_10: writeCount_1 (120)  [1/1] 0.00ns
.preheader83.preheader:4  %writeCount_1 = alloca i32

ST_10: readCount_1 (121)  [1/1] 0.00ns
.preheader83.preheader:5  %readCount_1 = alloca i32

ST_10: window_2_2_2 (122)  [1/1] 0.00ns
.preheader83.preheader:6  %window_2_2_2 = alloca i32

ST_10: tmp_9 (123)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:141
.preheader83.preheader:7  %tmp_9 = trunc i32 %ctrl_read to i1

ST_10: StgValue_119 (124)  [1/1] 1.57ns
.preheader83.preheader:8  store i32 16, i32* %readCount_1

ST_10: StgValue_120 (125)  [1/1] 1.57ns
.preheader83.preheader:9  store i32 0, i32* %writeCount_1

ST_10: StgValue_121 (126)  [1/1] 1.57ns  loc: cnn_pool_d14x14_p2x2/core.cpp:130
.preheader83.preheader:10  br label %.preheader82


 <State 11>: 5.64ns
ST_11: indvar_flatten6 (128)  [1/1] 0.00ns
.preheader82:0  %indvar_flatten6 = phi i8 [ 0, %.preheader83.preheader ], [ %indvar_flatten_next7, %._crit_edge88 ]

ST_11: y_assign (129)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:130
.preheader82:1  %y_assign = phi i4 [ 0, %.preheader83.preheader ], [ %y_assign_cast7_mid2_s, %._crit_edge88 ]

ST_11: x_assign (132)  [1/1] 0.00ns
.preheader82:4  %x_assign = phi i4 [ 0, %.preheader83.preheader ], [ %x_4, %._crit_edge88 ]

ST_11: exitcond_flatten8 (137)  [1/1] 2.00ns
.preheader82:9  %exitcond_flatten8 = icmp eq i8 %indvar_flatten6, -60

ST_11: indvar_flatten_next7 (138)  [1/1] 1.72ns
.preheader82:10  %indvar_flatten_next7 = add i8 %indvar_flatten6, 1

ST_11: empty_14 (144)  [1/1] 0.00ns
.preheader83:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 196, i64 196, i64 196)

ST_11: exitcond2 (145)  [1/1] 1.88ns  loc: cnn_pool_d14x14_p2x2/core.cpp:131
.preheader83:1  %exitcond2 = icmp eq i4 %x_assign, -2

ST_11: x_assign_mid2 (146)  [1/1] 1.37ns  loc: cnn_pool_d14x14_p2x2/core.cpp:131
.preheader83:2  %x_assign_mid2 = select i1 %exitcond2, i4 0, i4 %x_assign

ST_11: y_s (147)  [1/1] 0.80ns  loc: cnn_pool_d14x14_p2x2/core.cpp:130
.preheader83:3  %y_s = add i4 1, %y_assign

ST_11: y_assign_cast7_mid2_s (148)  [1/1] 1.37ns  loc: cnn_pool_d14x14_p2x2/core.cpp:130
.preheader83:4  %y_assign_cast7_mid2_s = select i1 %exitcond2, i4 %y_s, i4 %y_assign

ST_11: tmp_11 (149)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:130
.preheader83:5  %tmp_11 = trunc i4 %y_assign_cast7_mid2_s to i1

ST_11: tmp_12 (150)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:131
.preheader83:6  %tmp_12 = trunc i4 %x_assign_mid2 to i1

ST_11: x_assign_cast5 (151)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:131
.preheader83:7  %x_assign_cast5 = zext i4 %x_assign_mid2 to i32

ST_11: tmp_8 (152)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:131
.preheader83:8  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

ST_11: StgValue_136 (153)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:132
.preheader83:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_11: tmp (154)  [1/1] 1.37ns  loc: cnn_pool_d14x14_p2x2/core.cpp:47->cnn_pool_d14x14_p2x2/core.cpp:135
.preheader83:10  %tmp = and i1 %tmp_11, %tmp_12

ST_11: StgValue_138 (155)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:47->cnn_pool_d14x14_p2x2/core.cpp:135
.preheader83:11  br i1 %tmp, label %_ifconv1, label %._crit_edge

ST_11: readCount_1_load (183)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:160
._crit_edge:0  %readCount_1_load = load i32* %readCount_1

ST_11: lineBuffer_0_addr_2 (184)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:131
._crit_edge:1  %lineBuffer_0_addr_2 = getelementptr [14 x i32]* %lineBuffer_0, i32 0, i32 %x_assign_cast5

ST_11: windowRightCol_0 (185)  [2/2] 2.39ns  loc: cnn_pool_d14x14_p2x2/core.cpp:153
._crit_edge:2  %windowRightCol_0 = load i32* %lineBuffer_0_addr_2, align 4

ST_11: lineBuffer_1_addr_2 (186)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:131
._crit_edge:3  %lineBuffer_1_addr_2 = getelementptr [14 x i32]* %lineBuffer_1, i32 0, i32 %x_assign_cast5

ST_11: windowRightCol_1 (187)  [2/2] 2.39ns  loc: cnn_pool_d14x14_p2x2/core.cpp:155
._crit_edge:4  %windowRightCol_1 = load i32* %lineBuffer_1_addr_2, align 4

ST_11: tmp_7 (189)  [1/1] 2.52ns  loc: cnn_pool_d14x14_p2x2/core.cpp:160
._crit_edge:6  %tmp_7 = icmp slt i32 %readCount_1_load, 196

ST_11: StgValue_145 (191)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:160
._crit_edge:8  br i1 %tmp_7, label %4, label %._crit_edge88

ST_11: empty_12 (193)  [2/2] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:161
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_11: readCount (195)  [1/1] 2.44ns  loc: cnn_pool_d14x14_p2x2/core.cpp:162
:2  %readCount = add nsw i32 %readCount_1_load, 1

ST_11: StgValue_148 (197)  [1/1] 1.57ns  loc: cnn_pool_d14x14_p2x2/core.cpp:162
:4  store i32 %readCount, i32* %readCount_1

ST_11: x_4 (203)  [1/1] 0.80ns  loc: cnn_pool_d14x14_p2x2/core.cpp:131
._crit_edge88:3  %x_4 = add i4 %x_assign_mid2, 1


 <State 12>: 8.22ns
ST_12: window_1_1 (130)  [1/1] 0.00ns
.preheader82:2  %window_1_1 = phi i32 [ %window_1_2_1, %.preheader83.preheader ], [ %windowRightCol_1, %._crit_edge88 ]

ST_12: window_1_0 (131)  [1/1] 0.00ns
.preheader82:3  %window_1_0 = phi i32 [ %window_1_1_1, %.preheader83.preheader ], [ %window_1_1, %._crit_edge88 ]

ST_12: window_0_0_read_as_1 (133)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:62->cnn_pool_d14x14_p2x2/core.cpp:141
.preheader82:5  %window_0_0_read_as_1 = load i32* %window_0_0_read_as

ST_12: window_0_0_load (134)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:62->cnn_pool_d14x14_p2x2/core.cpp:141
.preheader82:6  %window_0_0_load = load i32* %window_0_0

ST_12: window_0_1_load (135)  [1/1] 0.00ns
.preheader82:7  %window_0_1_load = load i32* %window_0_1

ST_12: window_1_0_read_as_1 (136)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:62->cnn_pool_d14x14_p2x2/core.cpp:141
.preheader82:8  %window_1_0_read_as_1 = load i32* %window_1_0_read_as

ST_12: StgValue_156 (139)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:125
.preheader82:11  store i32 %window_1_0, i32* %window_1_0_read_as

ST_12: StgValue_157 (140)  [1/1] 0.00ns
.preheader82:12  store i32 %window_0_1_load, i32* %window_0_0

ST_12: StgValue_158 (141)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:62->cnn_pool_d14x14_p2x2/core.cpp:141
.preheader82:13  store i32 %window_0_0_load, i32* %window_0_0_read_as

ST_12: StgValue_159 (142)  [1/1] 0.00ns
.preheader82:14  br i1 %exitcond_flatten8, label %5, label %.preheader83

ST_12: tmp_4_0_1_i (159)  [1/1] 2.52ns  loc: cnn_pool_d14x14_p2x2/core.cpp:59->cnn_pool_d14x14_p2x2/core.cpp:141
_ifconv1:2  %tmp_4_0_1_i = icmp ugt i32 %window_0_0_load, %window_0_0_read_as_1

ST_12: maxValue_0_1_maxVal (160)  [1/1] 1.37ns  loc: cnn_pool_d14x14_p2x2/core.cpp:59->cnn_pool_d14x14_p2x2/core.cpp:141
_ifconv1:3  %maxValue_0_1_maxVal = select i1 %tmp_4_0_1_i, i32 %window_0_0_load, i32 %window_0_0_read_as_1

ST_12: tmp_4_1_i (161)  [1/1] 2.52ns  loc: cnn_pool_d14x14_p2x2/core.cpp:59->cnn_pool_d14x14_p2x2/core.cpp:141
_ifconv1:4  %tmp_4_1_i = icmp ult i32 %maxValue_0_1_maxVal, %window_1_0_read_as_1

ST_12: maxValue_17_0_maxVal (162)  [1/1] 1.37ns  loc: cnn_pool_d14x14_p2x2/core.cpp:59->cnn_pool_d14x14_p2x2/core.cpp:141
_ifconv1:5  %maxValue_17_0_maxVal = select i1 %tmp_4_1_i, i32 %window_1_0_read_as_1, i32 %maxValue_0_1_maxVal

ST_12: tmp3 (165)  [1/1] 1.97ns  loc: cnn_pool_d14x14_p2x2/core.cpp:62->cnn_pool_d14x14_p2x2/core.cpp:141
_ifconv1:8  %tmp3 = add i32 %window_0_0_read_as_1, %window_1_0_read_as_1

ST_12: tmp4 (166)  [1/1] 2.44ns  loc: cnn_pool_d14x14_p2x2/core.cpp:62->cnn_pool_d14x14_p2x2/core.cpp:141
_ifconv1:9  %tmp4 = add i32 %window_0_0_load, %window_1_0

ST_12: a_assign (167)  [1/1] 1.97ns  loc: cnn_pool_d14x14_p2x2/core.cpp:62->cnn_pool_d14x14_p2x2/core.cpp:141
_ifconv1:10  %a_assign = add i32 %tmp4, %tmp3

ST_12: tmp_13 (168)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/fixed_point.h:74->cnn_pool_d14x14_p2x2/core.cpp:69->cnn_pool_d14x14_p2x2/core.cpp:141
_ifconv1:11  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_assign, i32 31)

ST_12: tmp_1_i_i (169)  [1/1] 2.44ns  loc: cnn_pool_d14x14_p2x2/fixed_point.h:74->cnn_pool_d14x14_p2x2/core.cpp:69->cnn_pool_d14x14_p2x2/core.cpp:141
_ifconv1:12  %tmp_1_i_i = sub i32 0, %a_assign

ST_12: tmp_3 (170)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/fixed_point.h:77->cnn_pool_d14x14_p2x2/core.cpp:69->cnn_pool_d14x14_p2x2/core.cpp:141
_ifconv1:13  %tmp_3 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %tmp_1_i_i, i32 2, i32 21)

ST_12: tmp_6 (171)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/fixed_point.h:77->cnn_pool_d14x14_p2x2/core.cpp:69->cnn_pool_d14x14_p2x2/core.cpp:141
_ifconv1:14  %tmp_6 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %a_assign, i32 2, i32 21)

ST_12: result (172)  [1/1] 1.37ns  loc: cnn_pool_d14x14_p2x2/fixed_point.h:74->cnn_pool_d14x14_p2x2/core.cpp:69->cnn_pool_d14x14_p2x2/core.cpp:141
_ifconv1:15  %result = select i1 %tmp_13, i20 %tmp_3, i20 %tmp_6

ST_12: windowRightCol_0 (185)  [1/2] 2.39ns  loc: cnn_pool_d14x14_p2x2/core.cpp:153
._crit_edge:2  %windowRightCol_0 = load i32* %lineBuffer_0_addr_2, align 4

ST_12: windowRightCol_1 (187)  [1/2] 2.39ns  loc: cnn_pool_d14x14_p2x2/core.cpp:155
._crit_edge:4  %windowRightCol_1 = load i32* %lineBuffer_1_addr_2, align 4

ST_12: StgValue_174 (188)  [1/1] 2.39ns  loc: cnn_pool_d14x14_p2x2/core.cpp:155
._crit_edge:5  store i32 %windowRightCol_1, i32* %lineBuffer_0_addr_2, align 4

ST_12: StgValue_175 (190)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:153
._crit_edge:7  store i32 %windowRightCol_0, i32* %window_0_1

ST_12: empty_12 (193)  [1/2] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:161
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_12: tmp_data_V_4 (194)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:161
:1  %tmp_data_V_4 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_12, 0

ST_12: StgValue_178 (196)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:161
:3  store i32 %tmp_data_V_4, i32* %window_2_2_2

ST_12: StgValue_179 (198)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:163
:5  br label %._crit_edge88


 <State 13>: 5.26ns
ST_13: writeCount_1_load (157)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:139
_ifconv1:0  %writeCount_1_load = load i32* %writeCount_1

ST_13: writeCount (158)  [1/1] 2.44ns  loc: cnn_pool_d14x14_p2x2/core.cpp:139
_ifconv1:1  %writeCount = add nsw i32 %writeCount_1_load, 1

ST_13: tmp_4_1_1_i (163)  [1/1] 2.52ns  loc: cnn_pool_d14x14_p2x2/core.cpp:59->cnn_pool_d14x14_p2x2/core.cpp:141
_ifconv1:6  %tmp_4_1_1_i = icmp ult i32 %maxValue_17_0_maxVal, %window_1_0

ST_13: sel_SEBB_i (164)  [1/1] 1.37ns  loc: cnn_pool_d14x14_p2x2/core.cpp:59->cnn_pool_d14x14_p2x2/core.cpp:141 (out node of the LUT)
_ifconv1:7  %sel_SEBB_i = select i1 %tmp_4_1_1_i, i32 %window_1_0, i32 %maxValue_17_0_maxVal

ST_13: result_cast (173)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/fixed_point.h:77->cnn_pool_d14x14_p2x2/core.cpp:69->cnn_pool_d14x14_p2x2/core.cpp:141
_ifconv1:16  %result_cast = zext i20 %result to i21

ST_13: tmp_4_i_i (174)  [1/1] 2.08ns  loc: cnn_pool_d14x14_p2x2/fixed_point.h:79->cnn_pool_d14x14_p2x2/core.cpp:69->cnn_pool_d14x14_p2x2/core.cpp:141
_ifconv1:17  %tmp_4_i_i = sub i21 0, %result_cast

ST_13: result_1 (175)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/fixed_point.h:79->cnn_pool_d14x14_p2x2/core.cpp:69->cnn_pool_d14x14_p2x2/core.cpp:141 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:18  %result_1 = select i1 %tmp_13, i21 %tmp_4_i_i, i21 %result_cast

ST_13: result_1_cast (176)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/fixed_point.h:79->cnn_pool_d14x14_p2x2/core.cpp:69->cnn_pool_d14x14_p2x2/core.cpp:141 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:19  %result_1_cast = sext i21 %result_1 to i32

ST_13: tmp_data_V_2 (177)  [1/1] 1.37ns  loc: cnn_pool_d14x14_p2x2/core.cpp:149 (out node of the LUT)
_ifconv1:20  %tmp_data_V_2 = select i1 %tmp_9, i32 %result_1_cast, i32 %sel_SEBB_i

ST_13: tmp_last_V (178)  [1/1] 2.52ns  loc: cnn_pool_d14x14_p2x2/core.cpp:76->cnn_pool_d14x14_p2x2/core.cpp:147
_ifconv1:21  %tmp_last_V = icmp eq i32 %writeCount, 49

ST_13: StgValue_190 (179)  [2/2] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:149
_ifconv1:22  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_2, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

ST_13: StgValue_191 (180)  [1/1] 1.57ns  loc: cnn_pool_d14x14_p2x2/core.cpp:75->cnn_pool_d14x14_p2x2/core.cpp:147
_ifconv1:23  store i32 %writeCount, i32* %writeCount_1

ST_13: window_2_2_6 (200)  [1/1] 0.00ns
._crit_edge88:0  %window_2_2_6 = load i32* %window_2_2_2

ST_13: StgValue_193 (201)  [1/1] 2.39ns  loc: cnn_pool_d14x14_p2x2/core.cpp:164
._crit_edge88:1  store i32 %window_2_2_6, i32* %lineBuffer_1_addr_2, align 4

ST_13: empty_13 (202)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:177
._crit_edge88:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_8)

ST_13: StgValue_195 (204)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:131
._crit_edge88:4  br label %.preheader82


 <State 14>: 0.00ns
ST_14: StgValue_196 (179)  [1/2] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:149
_ifconv1:22  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_2, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

ST_14: StgValue_197 (181)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:150
_ifconv1:24  br label %._crit_edge


 <State 15>: 0.00ns
ST_15: StgValue_198 (206)  [1/1] 0.00ns  loc: cnn_pool_d14x14_p2x2/core.cpp:179
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_16           (specbitsmap      ) [ 0000000000000000]
StgValue_17           (specbitsmap      ) [ 0000000000000000]
StgValue_18           (specbitsmap      ) [ 0000000000000000]
StgValue_19           (specbitsmap      ) [ 0000000000000000]
StgValue_20           (specbitsmap      ) [ 0000000000000000]
StgValue_21           (specbitsmap      ) [ 0000000000000000]
StgValue_22           (specbitsmap      ) [ 0000000000000000]
StgValue_23           (specbitsmap      ) [ 0000000000000000]
StgValue_24           (specbitsmap      ) [ 0000000000000000]
StgValue_25           (specbitsmap      ) [ 0000000000000000]
StgValue_26           (specbitsmap      ) [ 0000000000000000]
StgValue_27           (specbitsmap      ) [ 0000000000000000]
StgValue_28           (specbitsmap      ) [ 0000000000000000]
StgValue_29           (specbitsmap      ) [ 0000000000000000]
StgValue_30           (specbitsmap      ) [ 0000000000000000]
StgValue_31           (spectopmodule    ) [ 0000000000000000]
ctrl_read             (read             ) [ 0011111111100000]
lineBuffer_0          (alloca           ) [ 0011111111111110]
lineBuffer_1          (alloca           ) [ 0011111111111110]
StgValue_35           (specinterface    ) [ 0000000000000000]
StgValue_36           (specinterface    ) [ 0000000000000000]
StgValue_37           (specinterface    ) [ 0000000000000000]
StgValue_38           (specinterface    ) [ 0000000000000000]
StgValue_39           (br               ) [ 0111000000000000]
x                     (phi              ) [ 0011000000000000]
exitcond1             (icmp             ) [ 0011000000000000]
StgValue_42           (br               ) [ 0000000000000000]
x_1                   (add              ) [ 0111000000000000]
x_cast                (sext             ) [ 0000000000000000]
x_cast1               (zext             ) [ 0000000000000000]
empty                 (speclooptripcount) [ 0000000000000000]
tmp_1                 (specregionbegin  ) [ 0000000000000000]
StgValue_49           (specpipeline     ) [ 0000000000000000]
empty_5               (read             ) [ 0000000000000000]
tmp_data_V            (extractvalue     ) [ 0000000000000000]
lineBuffer_0_addr     (getelementptr    ) [ 0000000000000000]
StgValue_53           (store            ) [ 0000000000000000]
empty_6               (specregionend    ) [ 0000000000000000]
StgValue_55           (br               ) [ 0111000000000000]
StgValue_56           (br               ) [ 0000111000000000]
x1                    (phi              ) [ 0000011000000000]
exitcond4             (icmp             ) [ 0000011000000000]
x_2                   (add              ) [ 0000111000000000]
StgValue_60           (br               ) [ 0000000000000000]
x1_cast               (zext             ) [ 0000000000000000]
empty_7               (speclooptripcount) [ 0000000000000000]
tmp_2                 (specregionbegin  ) [ 0000000000000000]
StgValue_65           (specpipeline     ) [ 0000000000000000]
empty_8               (read             ) [ 0000000000000000]
tmp_data_V_1          (extractvalue     ) [ 0000000000000000]
lineBuffer_1_addr     (getelementptr    ) [ 0000000000000000]
StgValue_69           (store            ) [ 0000000000000000]
empty_9               (specregionend    ) [ 0000000000000000]
StgValue_71           (br               ) [ 0000111000000000]
StgValue_72           (br               ) [ 0000000111000000]
indvar_flatten        (phi              ) [ 0000000010000000]
y3                    (phi              ) [ 0000000010000000]
window_1_2_1          (phi              ) [ 0000000011111110]
window_1_1_1          (phi              ) [ 0000000011111110]
x4                    (phi              ) [ 0000000010000000]
exitcond_flatten      (icmp             ) [ 0000000011000000]
indvar_flatten_next   (add              ) [ 0000000111000000]
StgValue_80           (br               ) [ 0000000000000000]
exitcond              (icmp             ) [ 0000000000000000]
x4_mid2               (select           ) [ 0000000000000000]
y9                    (add              ) [ 0000000000000000]
tmp_3_mid2_v          (select           ) [ 0000000111000000]
tmp_10                (trunc            ) [ 0000000011000000]
cond_mid1             (icmp             ) [ 0000000000000000]
cond                  (icmp             ) [ 0000000000000000]
cond_mid2             (select           ) [ 0000000011000000]
x4_cast9_cast         (zext             ) [ 0000000000000000]
tmp_5                 (add              ) [ 0000000000000000]
tmp_5_cast1           (sext             ) [ 0000000000000000]
tmp_5_cast            (zext             ) [ 0000000000000000]
lineBuffer_0_addr_1   (getelementptr    ) [ 0000000011000000]
lineBuffer_1_addr_1   (getelementptr    ) [ 0000000011000000]
cond1                 (icmp             ) [ 0000000011000000]
x_3                   (add              ) [ 0000000111000000]
empty_10              (speclooptripcount) [ 0000000000000000]
tmp_4                 (specregionbegin  ) [ 0000000000000000]
StgValue_101          (specpipeline     ) [ 0000000000000000]
lineBuffer_0_load     (load             ) [ 0000000000000000]
lineBuffer_1_load     (load             ) [ 0000000000000000]
window_2_2_7          (select           ) [ 0000000000000000]
window_2_2            (select           ) [ 0000000000000000]
window_2_2_1          (select           ) [ 0000000000000000]
window_2_2_4          (select           ) [ 0000000111000000]
window_2_2_5          (select           ) [ 0000000111000000]
empty_11              (specregionend    ) [ 0000000000000000]
StgValue_110          (br               ) [ 0000000111000000]
window_0_0_read_as    (alloca           ) [ 0000000000011110]
window_0_0            (alloca           ) [ 0000000000011110]
window_0_1            (alloca           ) [ 0000000000011110]
window_1_0_read_as    (alloca           ) [ 0000000000011110]
writeCount_1          (alloca           ) [ 0000000000111110]
readCount_1           (alloca           ) [ 0000000000111110]
window_2_2_2          (alloca           ) [ 0000000000011110]
tmp_9                 (trunc            ) [ 0000000000011110]
StgValue_119          (store            ) [ 0000000000000000]
StgValue_120          (store            ) [ 0000000000000000]
StgValue_121          (br               ) [ 0000000000111110]
indvar_flatten6       (phi              ) [ 0000000000010010]
y_assign              (phi              ) [ 0000000000010010]
x_assign              (phi              ) [ 0000000000010010]
exitcond_flatten8     (icmp             ) [ 0000000000011110]
indvar_flatten_next7  (add              ) [ 0000000000111110]
empty_14              (speclooptripcount) [ 0000000000000000]
exitcond2             (icmp             ) [ 0000000000000000]
x_assign_mid2         (select           ) [ 0000000000000000]
y_s                   (add              ) [ 0000000000000000]
y_assign_cast7_mid2_s (select           ) [ 0000000000111110]
tmp_11                (trunc            ) [ 0000000000000000]
tmp_12                (trunc            ) [ 0000000000000000]
x_assign_cast5        (zext             ) [ 0000000000000000]
tmp_8                 (specregionbegin  ) [ 0000000000011100]
StgValue_136          (specpipeline     ) [ 0000000000000000]
tmp                   (and              ) [ 0000000000011110]
StgValue_138          (br               ) [ 0000000000000000]
readCount_1_load      (load             ) [ 0000000000000000]
lineBuffer_0_addr_2   (getelementptr    ) [ 0000000000011000]
lineBuffer_1_addr_2   (getelementptr    ) [ 0000000000011100]
tmp_7                 (icmp             ) [ 0000000000011110]
StgValue_145          (br               ) [ 0000000000000000]
readCount             (add              ) [ 0000000000000000]
StgValue_148          (store            ) [ 0000000000000000]
x_4                   (add              ) [ 0000000000111110]
window_1_1            (phi              ) [ 0000000000111110]
window_1_0            (phi              ) [ 0000000000011110]
window_0_0_read_as_1  (load             ) [ 0000000000000000]
window_0_0_load       (load             ) [ 0000000000000000]
window_0_1_load       (load             ) [ 0000000000000000]
window_1_0_read_as_1  (load             ) [ 0000000000000000]
StgValue_156          (store            ) [ 0000000000000000]
StgValue_157          (store            ) [ 0000000000000000]
StgValue_158          (store            ) [ 0000000000000000]
StgValue_159          (br               ) [ 0000000000000000]
tmp_4_0_1_i           (icmp             ) [ 0000000000000000]
maxValue_0_1_maxVal   (select           ) [ 0000000000000000]
tmp_4_1_i             (icmp             ) [ 0000000000000000]
maxValue_17_0_maxVal  (select           ) [ 0000000000010100]
tmp3                  (add              ) [ 0000000000000000]
tmp4                  (add              ) [ 0000000000000000]
a_assign              (add              ) [ 0000000000000000]
tmp_13                (bitselect        ) [ 0000000000010100]
tmp_1_i_i             (sub              ) [ 0000000000000000]
tmp_3                 (partselect       ) [ 0000000000000000]
tmp_6                 (partselect       ) [ 0000000000000000]
result                (select           ) [ 0000000000010100]
windowRightCol_0      (load             ) [ 0000000000000000]
windowRightCol_1      (load             ) [ 0000000000111110]
StgValue_174          (store            ) [ 0000000000000000]
StgValue_175          (store            ) [ 0000000000000000]
empty_12              (read             ) [ 0000000000000000]
tmp_data_V_4          (extractvalue     ) [ 0000000000000000]
StgValue_178          (store            ) [ 0000000000000000]
StgValue_179          (br               ) [ 0000000000000000]
writeCount_1_load     (load             ) [ 0000000000000000]
writeCount            (add              ) [ 0000000000000000]
tmp_4_1_1_i           (icmp             ) [ 0000000000000000]
sel_SEBB_i            (select           ) [ 0000000000000000]
result_cast           (zext             ) [ 0000000000000000]
tmp_4_i_i             (sub              ) [ 0000000000000000]
result_1              (select           ) [ 0000000000000000]
result_1_cast         (sext             ) [ 0000000000000000]
tmp_data_V_2          (select           ) [ 0000000000010010]
tmp_last_V            (icmp             ) [ 0000000000010010]
StgValue_191          (store            ) [ 0000000000000000]
window_2_2_6          (load             ) [ 0000000000000000]
StgValue_193          (store            ) [ 0000000000000000]
empty_13              (specregionend    ) [ 0000000000000000]
StgValue_195          (br               ) [ 0000000000111110]
StgValue_196          (write            ) [ 0000000000000000]
StgValue_197          (br               ) [ 0000000000000000]
StgValue_198          (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ctrl">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_pool_d14x14_p2x2_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="lineBuffer_0_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuffer_0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="lineBuffer_1_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuffer_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="window_0_0_read_as_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0_read_as/10 "/>
</bind>
</comp>

<comp id="150" class="1004" name="window_0_0_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0/10 "/>
</bind>
</comp>

<comp id="154" class="1004" name="window_0_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_1/10 "/>
</bind>
</comp>

<comp id="158" class="1004" name="window_1_0_read_as_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_1_0_read_as/10 "/>
</bind>
</comp>

<comp id="162" class="1004" name="writeCount_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="writeCount_1/10 "/>
</bind>
</comp>

<comp id="166" class="1004" name="readCount_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="readCount_1/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="window_2_2_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_2_2/10 "/>
</bind>
</comp>

<comp id="174" class="1004" name="ctrl_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="54" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="0" index="3" bw="4" slack="0"/>
<pin id="185" dir="0" index="4" bw="2" slack="0"/>
<pin id="186" dir="0" index="5" bw="1" slack="0"/>
<pin id="187" dir="0" index="6" bw="5" slack="0"/>
<pin id="188" dir="0" index="7" bw="6" slack="0"/>
<pin id="189" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_5/2 empty_8/5 empty_12/11 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="0" index="3" bw="4" slack="0"/>
<pin id="203" dir="0" index="4" bw="2" slack="0"/>
<pin id="204" dir="0" index="5" bw="1" slack="0"/>
<pin id="205" dir="0" index="6" bw="5" slack="0"/>
<pin id="206" dir="0" index="7" bw="6" slack="0"/>
<pin id="207" dir="0" index="8" bw="32" slack="0"/>
<pin id="208" dir="0" index="9" bw="1" slack="0"/>
<pin id="209" dir="0" index="10" bw="1" slack="0"/>
<pin id="210" dir="0" index="11" bw="1" slack="0"/>
<pin id="211" dir="0" index="12" bw="1" slack="0"/>
<pin id="212" dir="0" index="13" bw="1" slack="0"/>
<pin id="213" dir="0" index="14" bw="1" slack="0"/>
<pin id="214" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_190/13 "/>
</bind>
</comp>

<comp id="228" class="1004" name="lineBuffer_0_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="4" slack="0"/>
<pin id="232" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_0_addr/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="3" bw="4" slack="1"/>
<pin id="279" dir="0" index="4" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
<pin id="280" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_53/3 lineBuffer_0_load/8 windowRightCol_0/11 StgValue_174/12 "/>
</bind>
</comp>

<comp id="239" class="1004" name="lineBuffer_1_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="4" slack="0"/>
<pin id="243" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_1_addr/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="3" bw="4" slack="2"/>
<pin id="283" dir="0" index="4" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="0"/>
<pin id="284" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_69/6 lineBuffer_1_load/8 windowRightCol_1/11 StgValue_193/13 "/>
</bind>
</comp>

<comp id="250" class="1004" name="lineBuffer_0_addr_1_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_0_addr_1/8 "/>
</bind>
</comp>

<comp id="256" class="1004" name="lineBuffer_1_addr_1_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="4" slack="0"/>
<pin id="260" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_1_addr_1/8 "/>
</bind>
</comp>

<comp id="264" class="1004" name="lineBuffer_0_addr_2_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="4" slack="0"/>
<pin id="268" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_0_addr_2/11 "/>
</bind>
</comp>

<comp id="271" class="1004" name="lineBuffer_1_addr_2_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="4" slack="0"/>
<pin id="275" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_1_addr_2/11 "/>
</bind>
</comp>

<comp id="285" class="1005" name="x_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="1"/>
<pin id="287" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="x_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="3" slack="0"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="297" class="1005" name="x1_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="1"/>
<pin id="299" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x1 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="x1_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="1" slack="1"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x1/5 "/>
</bind>
</comp>

<comp id="309" class="1005" name="indvar_flatten_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="1"/>
<pin id="311" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="indvar_flatten_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="1" slack="1"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/8 "/>
</bind>
</comp>

<comp id="320" class="1005" name="y3_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="1"/>
<pin id="322" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="y3 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="y3_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="0"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="1" slack="1"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y3/8 "/>
</bind>
</comp>

<comp id="331" class="1005" name="window_1_2_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_2_1 (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="window_1_2_1_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="1" slack="1"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_2_1/8 "/>
</bind>
</comp>

<comp id="343" class="1005" name="window_1_1_1_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_1_1 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="window_1_1_1_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="1" slack="1"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1_1/8 "/>
</bind>
</comp>

<comp id="355" class="1005" name="x4_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="1"/>
<pin id="357" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x4 (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="x4_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="0"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="1" slack="1"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x4/8 "/>
</bind>
</comp>

<comp id="366" class="1005" name="indvar_flatten6_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="1"/>
<pin id="368" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="indvar_flatten6_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="8" slack="0"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/11 "/>
</bind>
</comp>

<comp id="377" class="1005" name="y_assign_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="1"/>
<pin id="379" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="y_assign (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="y_assign_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="4" slack="0"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_assign/11 "/>
</bind>
</comp>

<comp id="388" class="1005" name="x_assign_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="1"/>
<pin id="390" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_assign (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="x_assign_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="4" slack="0"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign/11 "/>
</bind>
</comp>

<comp id="399" class="1005" name="window_1_1_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_1_1 (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="window_1_1_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="3"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="32" slack="0"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1/12 "/>
</bind>
</comp>

<comp id="410" class="1005" name="window_1_0_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_0 (phireg) "/>
</bind>
</comp>

<comp id="413" class="1004" name="window_1_0_phi_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="3"/>
<pin id="415" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="32" slack="0"/>
<pin id="417" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_0/12 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="54" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 tmp_data_V_1/6 tmp_data_V_4/12 "/>
</bind>
</comp>

<comp id="428" class="1004" name="exitcond1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="0"/>
<pin id="430" dir="0" index="1" bw="2" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="x_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="3" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="x_cast_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="1"/>
<pin id="442" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="x_cast/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="x_cast1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast1/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="exitcond4_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="0" index="1" bw="2" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="x_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="x1_cast_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x1_cast/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="exitcond_flatten_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="0"/>
<pin id="468" dir="0" index="1" bw="3" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="indvar_flatten_next_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="3" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="exitcond_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="484" class="1004" name="x4_mid2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="0" index="2" bw="2" slack="0"/>
<pin id="488" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x4_mid2/8 "/>
</bind>
</comp>

<comp id="492" class="1004" name="y9_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="2" slack="0"/>
<pin id="495" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y9/8 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_3_mid2_v_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="2" slack="0"/>
<pin id="501" dir="0" index="2" bw="2" slack="0"/>
<pin id="502" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_mid2_v/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_10_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="0"/>
<pin id="508" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="cond_mid1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_mid1/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="cond_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="cond_mid2_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond_mid2/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="x4_cast9_cast_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="0"/>
<pin id="532" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x4_cast9_cast/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_5_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="3" slack="0"/>
<pin id="536" dir="0" index="1" bw="2" slack="0"/>
<pin id="537" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_5_cast1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="3" slack="0"/>
<pin id="542" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_cast1/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_5_cast_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="0"/>
<pin id="546" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="cond1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond1/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="x_3_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="2" slack="0"/>
<pin id="559" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_3/8 "/>
</bind>
</comp>

<comp id="562" class="1004" name="window_2_2_7_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="1"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="0" index="2" bw="32" slack="0"/>
<pin id="566" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_7/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="window_2_2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="0" index="1" bw="32" slack="1"/>
<pin id="572" dir="0" index="2" bw="32" slack="0"/>
<pin id="573" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2/9 "/>
</bind>
</comp>

<comp id="576" class="1004" name="window_2_2_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="0" index="2" bw="32" slack="1"/>
<pin id="580" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_1/9 "/>
</bind>
</comp>

<comp id="583" class="1004" name="window_2_2_4_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="0" index="2" bw="32" slack="1"/>
<pin id="587" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_4/9 "/>
</bind>
</comp>

<comp id="590" class="1004" name="window_2_2_5_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="1"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="0" index="2" bw="32" slack="1"/>
<pin id="594" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_5/9 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_9_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="6"/>
<pin id="599" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="600" class="1004" name="StgValue_119_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="6" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_119/10 "/>
</bind>
</comp>

<comp id="605" class="1004" name="StgValue_120_store_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_120/10 "/>
</bind>
</comp>

<comp id="610" class="1004" name="exitcond_flatten8_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="0" index="1" bw="7" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8/11 "/>
</bind>
</comp>

<comp id="616" class="1004" name="indvar_flatten_next7_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/11 "/>
</bind>
</comp>

<comp id="622" class="1004" name="exitcond2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="4" slack="0"/>
<pin id="624" dir="0" index="1" bw="2" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/11 "/>
</bind>
</comp>

<comp id="628" class="1004" name="x_assign_mid2_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="0" index="2" bw="4" slack="0"/>
<pin id="632" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_assign_mid2/11 "/>
</bind>
</comp>

<comp id="636" class="1004" name="y_s_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="4" slack="0"/>
<pin id="639" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_s/11 "/>
</bind>
</comp>

<comp id="642" class="1004" name="y_assign_cast7_mid2_s_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="4" slack="0"/>
<pin id="645" dir="0" index="2" bw="4" slack="0"/>
<pin id="646" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_assign_cast7_mid2_s/11 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_11_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="4" slack="0"/>
<pin id="652" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_12_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="4" slack="0"/>
<pin id="656" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="658" class="1004" name="x_assign_cast5_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="4" slack="0"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_assign_cast5/11 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="670" class="1004" name="readCount_1_load_load_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readCount_1_load/11 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_7_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="0"/>
<pin id="675" dir="0" index="1" bw="9" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="679" class="1004" name="readCount_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="readCount/11 "/>
</bind>
</comp>

<comp id="685" class="1004" name="StgValue_148_store_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="1"/>
<pin id="688" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_148/11 "/>
</bind>
</comp>

<comp id="690" class="1004" name="x_4_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="4" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/11 "/>
</bind>
</comp>

<comp id="696" class="1004" name="window_0_0_read_as_1_load_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="2"/>
<pin id="698" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="699" class="1004" name="window_0_0_load_load_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="2"/>
<pin id="701" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_load/12 "/>
</bind>
</comp>

<comp id="702" class="1004" name="window_0_1_load_load_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="2"/>
<pin id="704" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load/12 "/>
</bind>
</comp>

<comp id="705" class="1004" name="window_1_0_read_as_1_load_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="2"/>
<pin id="707" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="708" class="1004" name="StgValue_156_store_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="2"/>
<pin id="711" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_156/12 "/>
</bind>
</comp>

<comp id="713" class="1004" name="StgValue_157_store_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="2"/>
<pin id="716" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_157/12 "/>
</bind>
</comp>

<comp id="718" class="1004" name="StgValue_158_store_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="0" index="1" bw="32" slack="2"/>
<pin id="721" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_158/12 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_4_0_1_i_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_0_1_i/12 "/>
</bind>
</comp>

<comp id="729" class="1004" name="maxValue_0_1_maxVal_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="32" slack="0"/>
<pin id="732" dir="0" index="2" bw="32" slack="0"/>
<pin id="733" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="maxValue_0_1_maxVal/12 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_4_1_i_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="0" index="1" bw="32" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_1_i/12 "/>
</bind>
</comp>

<comp id="743" class="1004" name="maxValue_17_0_maxVal_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="32" slack="0"/>
<pin id="746" dir="0" index="2" bw="32" slack="0"/>
<pin id="747" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="maxValue_17_0_maxVal/12 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp3_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="0"/>
<pin id="753" dir="0" index="1" bw="32" slack="0"/>
<pin id="754" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/12 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp4_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="0" index="1" bw="32" slack="0"/>
<pin id="760" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/12 "/>
</bind>
</comp>

<comp id="763" class="1004" name="a_assign_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="0"/>
<pin id="765" dir="0" index="1" bw="32" slack="0"/>
<pin id="766" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_assign/12 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_13_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="0"/>
<pin id="772" dir="0" index="2" bw="6" slack="0"/>
<pin id="773" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/12 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_1_i_i_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="0"/>
<pin id="780" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1_i_i/12 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_3_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="20" slack="0"/>
<pin id="785" dir="0" index="1" bw="32" slack="0"/>
<pin id="786" dir="0" index="2" bw="3" slack="0"/>
<pin id="787" dir="0" index="3" bw="6" slack="0"/>
<pin id="788" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_6_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="20" slack="0"/>
<pin id="795" dir="0" index="1" bw="32" slack="0"/>
<pin id="796" dir="0" index="2" bw="3" slack="0"/>
<pin id="797" dir="0" index="3" bw="6" slack="0"/>
<pin id="798" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="803" class="1004" name="result_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="20" slack="0"/>
<pin id="806" dir="0" index="2" bw="20" slack="0"/>
<pin id="807" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result/12 "/>
</bind>
</comp>

<comp id="811" class="1004" name="StgValue_175_store_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="0" index="1" bw="32" slack="2"/>
<pin id="814" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_175/12 "/>
</bind>
</comp>

<comp id="816" class="1004" name="StgValue_178_store_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="0"/>
<pin id="818" dir="0" index="1" bw="32" slack="2"/>
<pin id="819" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_178/12 "/>
</bind>
</comp>

<comp id="821" class="1004" name="writeCount_1_load_load_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="3"/>
<pin id="823" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="writeCount_1_load/13 "/>
</bind>
</comp>

<comp id="824" class="1004" name="writeCount_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="writeCount/13 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_4_1_1_i_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="0" index="1" bw="32" slack="1"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_1_1_i/13 "/>
</bind>
</comp>

<comp id="835" class="1004" name="sel_SEBB_i_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="32" slack="1"/>
<pin id="838" dir="0" index="2" bw="32" slack="1"/>
<pin id="839" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_SEBB_i/13 "/>
</bind>
</comp>

<comp id="842" class="1004" name="result_cast_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="20" slack="1"/>
<pin id="844" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="result_cast/13 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_4_i_i_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="20" slack="0"/>
<pin id="848" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4_i_i/13 "/>
</bind>
</comp>

<comp id="851" class="1004" name="result_1_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="1"/>
<pin id="853" dir="0" index="1" bw="21" slack="0"/>
<pin id="854" dir="0" index="2" bw="20" slack="0"/>
<pin id="855" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/13 "/>
</bind>
</comp>

<comp id="858" class="1004" name="result_1_cast_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="21" slack="0"/>
<pin id="860" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="result_1_cast/13 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp_data_V_2_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="3"/>
<pin id="864" dir="0" index="1" bw="21" slack="0"/>
<pin id="865" dir="0" index="2" bw="32" slack="0"/>
<pin id="866" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V_2/13 "/>
</bind>
</comp>

<comp id="870" class="1004" name="tmp_last_V_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="0"/>
<pin id="872" dir="0" index="1" bw="7" slack="0"/>
<pin id="873" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/13 "/>
</bind>
</comp>

<comp id="877" class="1004" name="StgValue_191_store_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="0"/>
<pin id="879" dir="0" index="1" bw="32" slack="3"/>
<pin id="880" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_191/13 "/>
</bind>
</comp>

<comp id="882" class="1004" name="window_2_2_6_load_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="3"/>
<pin id="884" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_2_6/13 "/>
</bind>
</comp>

<comp id="886" class="1005" name="ctrl_read_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="6"/>
<pin id="888" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="ctrl_read "/>
</bind>
</comp>

<comp id="891" class="1005" name="exitcond1_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="1"/>
<pin id="893" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="895" class="1005" name="x_1_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="3" slack="0"/>
<pin id="897" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="900" class="1005" name="exitcond4_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="1"/>
<pin id="902" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="904" class="1005" name="x_2_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="4" slack="0"/>
<pin id="906" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="909" class="1005" name="exitcond_flatten_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="1"/>
<pin id="911" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="913" class="1005" name="indvar_flatten_next_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="3" slack="0"/>
<pin id="915" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="918" class="1005" name="tmp_3_mid2_v_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="2" slack="0"/>
<pin id="920" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_3_mid2_v "/>
</bind>
</comp>

<comp id="923" class="1005" name="tmp_10_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="1"/>
<pin id="925" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="928" class="1005" name="cond_mid2_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="1"/>
<pin id="930" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond_mid2 "/>
</bind>
</comp>

<comp id="934" class="1005" name="lineBuffer_0_addr_1_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="4" slack="1"/>
<pin id="936" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_addr_1 "/>
</bind>
</comp>

<comp id="939" class="1005" name="lineBuffer_1_addr_1_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="4" slack="1"/>
<pin id="941" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_addr_1 "/>
</bind>
</comp>

<comp id="944" class="1005" name="cond1_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="1"/>
<pin id="946" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond1 "/>
</bind>
</comp>

<comp id="950" class="1005" name="x_3_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="2" slack="0"/>
<pin id="952" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="955" class="1005" name="window_2_2_4_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_4 "/>
</bind>
</comp>

<comp id="960" class="1005" name="window_2_2_5_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="1"/>
<pin id="962" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_5 "/>
</bind>
</comp>

<comp id="965" class="1005" name="window_0_0_read_as_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="2"/>
<pin id="967" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_0_read_as "/>
</bind>
</comp>

<comp id="971" class="1005" name="window_0_0_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="2"/>
<pin id="973" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_0 "/>
</bind>
</comp>

<comp id="977" class="1005" name="window_0_1_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="2"/>
<pin id="979" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_1 "/>
</bind>
</comp>

<comp id="983" class="1005" name="window_1_0_read_as_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="2"/>
<pin id="985" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_1_0_read_as "/>
</bind>
</comp>

<comp id="989" class="1005" name="writeCount_1_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="0"/>
<pin id="991" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="writeCount_1 "/>
</bind>
</comp>

<comp id="996" class="1005" name="readCount_1_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="0"/>
<pin id="998" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="readCount_1 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="window_2_2_2_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="2"/>
<pin id="1005" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_2_2_2 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="tmp_9_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="2"/>
<pin id="1011" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="exitcond_flatten8_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="1"/>
<pin id="1016" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten8 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="indvar_flatten_next7_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="8" slack="0"/>
<pin id="1020" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="y_assign_cast7_mid2_s_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="4" slack="0"/>
<pin id="1025" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="y_assign_cast7_mid2_s "/>
</bind>
</comp>

<comp id="1028" class="1005" name="tmp_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="1"/>
<pin id="1030" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1032" class="1005" name="lineBuffer_0_addr_2_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="4" slack="1"/>
<pin id="1034" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_addr_2 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="lineBuffer_1_addr_2_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="4" slack="1"/>
<pin id="1040" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_addr_2 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="tmp_7_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="1"/>
<pin id="1046" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="x_4_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="4" slack="0"/>
<pin id="1050" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x_4 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="maxValue_17_0_maxVal_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="1"/>
<pin id="1055" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="maxValue_17_0_maxVal "/>
</bind>
</comp>

<comp id="1059" class="1005" name="tmp_13_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="1"/>
<pin id="1061" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="result_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="20" slack="1"/>
<pin id="1066" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="1069" class="1005" name="windowRightCol_1_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="32" slack="0"/>
<pin id="1071" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="windowRightCol_1 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="tmp_data_V_2_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="1"/>
<pin id="1076" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="tmp_last_V_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="1"/>
<pin id="1081" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="190"><net_src comp="58" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="194"><net_src comp="6" pin="0"/><net_sink comp="180" pin=4"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="180" pin=5"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="180" pin=6"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="180" pin=7"/></net>

<net id="215"><net_src comp="130" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="198" pin=4"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="198" pin=5"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="198" pin=6"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="198" pin=7"/></net>

<net id="223"><net_src comp="132" pin="0"/><net_sink comp="198" pin=9"/></net>

<net id="224"><net_src comp="76" pin="0"/><net_sink comp="198" pin=10"/></net>

<net id="225"><net_src comp="94" pin="0"/><net_sink comp="198" pin=11"/></net>

<net id="226"><net_src comp="134" pin="0"/><net_sink comp="198" pin=13"/></net>

<net id="227"><net_src comp="136" pin="0"/><net_sink comp="198" pin=14"/></net>

<net id="233"><net_src comp="46" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="239" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="46" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="269"><net_src comp="46" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="264" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="271" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="281"><net_src comp="245" pin="2"/><net_sink comp="234" pin=4"/></net>

<net id="288"><net_src comp="54" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="289" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="300"><net_src comp="76" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="308"><net_src comp="301" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="312"><net_src comp="86" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="309" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="323"><net_src comp="88" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="334"><net_src comp="90" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="342"><net_src comp="335" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="346"><net_src comp="90" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="354"><net_src comp="347" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="358"><net_src comp="88" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="369"><net_src comp="104" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="76" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="76" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="408"><net_src comp="331" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="402" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="419"><net_src comp="343" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="399" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="421"><net_src comp="413" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="425"><net_src comp="180" pin="8"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="432"><net_src comp="289" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="56" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="289" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="60" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="285" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="453"><net_src comp="301" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="78" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="301" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="80" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="297" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="470"><net_src comp="313" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="54" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="313" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="60" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="359" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="92" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="88" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="359" pin="4"/><net_sink comp="484" pin=2"/></net>

<net id="496"><net_src comp="88" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="324" pin="4"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="478" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="492" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="324" pin="4"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="498" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="324" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="94" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="324" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="88" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="478" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="510" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="516" pin="2"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="484" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="96" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="530" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="540" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="554"><net_src comp="484" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="88" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="88" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="484" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="234" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="568"><net_src comp="245" pin="2"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="331" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="575"><net_src comp="562" pin="3"/><net_sink comp="569" pin=2"/></net>

<net id="581"><net_src comp="562" pin="3"/><net_sink comp="576" pin=1"/></net>

<net id="582"><net_src comp="343" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="588"><net_src comp="569" pin="3"/><net_sink comp="583" pin=1"/></net>

<net id="589"><net_src comp="331" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="595"><net_src comp="576" pin="3"/><net_sink comp="590" pin=1"/></net>

<net id="596"><net_src comp="343" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="604"><net_src comp="102" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="46" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="370" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="106" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="370" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="108" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="392" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="78" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="76" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="392" pin="4"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="80" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="381" pin="4"/><net_sink comp="636" pin=1"/></net>

<net id="647"><net_src comp="622" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="636" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="381" pin="4"/><net_sink comp="642" pin=2"/></net>

<net id="653"><net_src comp="642" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="628" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="628" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="668"><net_src comp="650" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="654" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="677"><net_src comp="670" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="114" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="670" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="38" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="679" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="694"><net_src comp="628" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="80" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="712"><net_src comp="413" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="717"><net_src comp="702" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="722"><net_src comp="699" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="699" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="696" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="734"><net_src comp="723" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="699" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="696" pin="1"/><net_sink comp="729" pin=2"/></net>

<net id="741"><net_src comp="729" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="705" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="748"><net_src comp="737" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="705" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="729" pin="3"/><net_sink comp="743" pin=2"/></net>

<net id="755"><net_src comp="696" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="705" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="699" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="413" pin="4"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="757" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="751" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="774"><net_src comp="116" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="763" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="118" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="781"><net_src comp="46" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="763" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="789"><net_src comp="120" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="777" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="122" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="792"><net_src comp="124" pin="0"/><net_sink comp="783" pin=3"/></net>

<net id="799"><net_src comp="120" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="763" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="801"><net_src comp="122" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="802"><net_src comp="124" pin="0"/><net_sink comp="793" pin=3"/></net>

<net id="808"><net_src comp="769" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="783" pin="4"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="793" pin="4"/><net_sink comp="803" pin=2"/></net>

<net id="815"><net_src comp="234" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="820"><net_src comp="422" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="828"><net_src comp="821" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="38" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="410" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="830" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="841"><net_src comp="410" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="849"><net_src comp="126" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="842" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="856"><net_src comp="845" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="857"><net_src comp="842" pin="1"/><net_sink comp="851" pin=2"/></net>

<net id="861"><net_src comp="851" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="867"><net_src comp="858" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="868"><net_src comp="835" pin="3"/><net_sink comp="862" pin=2"/></net>

<net id="869"><net_src comp="862" pin="3"/><net_sink comp="198" pin=8"/></net>

<net id="874"><net_src comp="824" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="128" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="876"><net_src comp="870" pin="2"/><net_sink comp="198" pin=12"/></net>

<net id="881"><net_src comp="824" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="885"><net_src comp="882" pin="1"/><net_sink comp="245" pin=4"/></net>

<net id="889"><net_src comp="174" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="894"><net_src comp="428" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="434" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="903"><net_src comp="449" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="455" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="912"><net_src comp="466" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="916"><net_src comp="472" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="921"><net_src comp="498" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="926"><net_src comp="506" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="931"><net_src comp="522" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="933"><net_src comp="928" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="937"><net_src comp="250" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="942"><net_src comp="256" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="947"><net_src comp="550" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="953"><net_src comp="556" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="958"><net_src comp="583" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="963"><net_src comp="590" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="968"><net_src comp="146" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="974"><net_src comp="150" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="980"><net_src comp="154" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="982"><net_src comp="977" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="986"><net_src comp="158" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="992"><net_src comp="162" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="994"><net_src comp="989" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="995"><net_src comp="989" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="999"><net_src comp="166" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="1001"><net_src comp="996" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1002"><net_src comp="996" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="1006"><net_src comp="170" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1012"><net_src comp="597" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1017"><net_src comp="610" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1021"><net_src comp="616" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="1026"><net_src comp="642" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="1031"><net_src comp="664" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1035"><net_src comp="264" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="1037"><net_src comp="1032" pin="1"/><net_sink comp="234" pin=3"/></net>

<net id="1041"><net_src comp="271" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="245" pin=3"/></net>

<net id="1047"><net_src comp="673" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1051"><net_src comp="690" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="1056"><net_src comp="743" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="835" pin=2"/></net>

<net id="1062"><net_src comp="769" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1067"><net_src comp="803" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1072"><net_src comp="245" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="1077"><net_src comp="862" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="198" pin=8"/></net>

<net id="1082"><net_src comp="870" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="198" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {14 }
	Port: outStream_V_keep_V | {14 }
	Port: outStream_V_strb_V | {14 }
	Port: outStream_V_user_V | {14 }
	Port: outStream_V_last_V | {14 }
	Port: outStream_V_id_V | {14 }
	Port: outStream_V_dest_V | {14 }
 - Input state : 
	Port: cnn_pool_d14x14_p2x2 : inStream_V_data_V | {2 5 11 }
	Port: cnn_pool_d14x14_p2x2 : inStream_V_keep_V | {2 5 11 }
	Port: cnn_pool_d14x14_p2x2 : inStream_V_strb_V | {2 5 11 }
	Port: cnn_pool_d14x14_p2x2 : inStream_V_user_V | {2 5 11 }
	Port: cnn_pool_d14x14_p2x2 : inStream_V_last_V | {2 5 11 }
	Port: cnn_pool_d14x14_p2x2 : inStream_V_id_V | {2 5 11 }
	Port: cnn_pool_d14x14_p2x2 : inStream_V_dest_V | {2 5 11 }
	Port: cnn_pool_d14x14_p2x2 : ctrl | {1 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		StgValue_42 : 2
		x_1 : 1
	State 3
		x_cast1 : 1
		lineBuffer_0_addr : 2
		StgValue_53 : 3
		empty_6 : 1
	State 4
	State 5
		exitcond4 : 1
		x_2 : 1
		StgValue_60 : 2
	State 6
		lineBuffer_1_addr : 1
		StgValue_69 : 1
		empty_9 : 1
	State 7
	State 8
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_80 : 2
		exitcond : 1
		x4_mid2 : 2
		y9 : 1
		tmp_3_mid2_v : 2
		tmp_10 : 3
		cond_mid1 : 1
		cond : 1
		cond_mid2 : 2
		x4_cast9_cast : 3
		tmp_5 : 4
		tmp_5_cast1 : 5
		tmp_5_cast : 6
		lineBuffer_0_addr_1 : 7
		lineBuffer_1_addr_1 : 7
		lineBuffer_0_load : 8
		lineBuffer_1_load : 8
		cond1 : 3
		x_3 : 3
	State 9
		window_2_2_7 : 1
		window_2_2 : 2
		window_2_2_1 : 2
		window_2_2_4 : 3
		window_2_2_5 : 3
		empty_11 : 1
	State 10
		StgValue_119 : 1
		StgValue_120 : 1
	State 11
		exitcond_flatten8 : 1
		indvar_flatten_next7 : 1
		exitcond2 : 1
		x_assign_mid2 : 2
		y_s : 1
		y_assign_cast7_mid2_s : 2
		tmp_11 : 3
		tmp_12 : 3
		x_assign_cast5 : 3
		tmp : 4
		StgValue_138 : 4
		lineBuffer_0_addr_2 : 4
		windowRightCol_0 : 5
		lineBuffer_1_addr_2 : 4
		windowRightCol_1 : 5
		tmp_7 : 1
		StgValue_145 : 2
		readCount : 1
		StgValue_148 : 2
		x_4 : 3
	State 12
		StgValue_156 : 1
		StgValue_157 : 1
		StgValue_158 : 1
		tmp_4_0_1_i : 1
		maxValue_0_1_maxVal : 2
		tmp_4_1_i : 3
		maxValue_17_0_maxVal : 4
		tmp3 : 1
		tmp4 : 1
		a_assign : 2
		tmp_13 : 3
		tmp_1_i_i : 3
		tmp_3 : 4
		tmp_6 : 3
		result : 5
		StgValue_174 : 1
		StgValue_175 : 1
		StgValue_178 : 1
	State 13
		writeCount : 1
		sel_SEBB_i : 1
		tmp_4_i_i : 1
		result_1 : 2
		result_1_cast : 3
		tmp_data_V_2 : 4
		tmp_last_V : 2
		StgValue_190 : 5
		StgValue_191 : 2
		StgValue_193 : 1
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        x4_mid2_fu_484        |    0    |    2    |
|          |      tmp_3_mid2_v_fu_498     |    0    |    2    |
|          |       cond_mid2_fu_522       |    0    |    1    |
|          |      window_2_2_7_fu_562     |    0    |    32   |
|          |       window_2_2_fu_569      |    0    |    32   |
|          |      window_2_2_1_fu_576     |    0    |    32   |
|          |      window_2_2_4_fu_583     |    0    |    32   |
|  select  |      window_2_2_5_fu_590     |    0    |    32   |
|          |     x_assign_mid2_fu_628     |    0    |    4    |
|          | y_assign_cast7_mid2_s_fu_642 |    0    |    4    |
|          |  maxValue_0_1_maxVal_fu_729  |    0    |    32   |
|          |  maxValue_17_0_maxVal_fu_743 |    0    |    32   |
|          |         result_fu_803        |    0    |    20   |
|          |       sel_SEBB_i_fu_835      |    0    |    32   |
|          |        result_1_fu_851       |    0    |    21   |
|          |      tmp_data_V_2_fu_862     |    0    |    32   |
|----------|------------------------------|---------|---------|
|          |          x_1_fu_434          |    0    |    3    |
|          |          x_2_fu_455          |    0    |    4    |
|          |  indvar_flatten_next_fu_472  |    0    |    3    |
|          |           y9_fu_492          |    0    |    2    |
|          |         tmp_5_fu_534         |    0    |    3    |
|          |          x_3_fu_556          |    0    |    2    |
|    add   |  indvar_flatten_next7_fu_616 |    0    |    8    |
|          |          y_s_fu_636          |    0    |    4    |
|          |       readCount_fu_679       |    0    |    32   |
|          |          x_4_fu_690          |    0    |    4    |
|          |          tmp3_fu_751         |    0    |    16   |
|          |          tmp4_fu_757         |    0    |    32   |
|          |        a_assign_fu_763       |    0    |    16   |
|          |       writeCount_fu_824      |    0    |    32   |
|----------|------------------------------|---------|---------|
|          |       exitcond1_fu_428       |    0    |    2    |
|          |       exitcond4_fu_449       |    0    |    2    |
|          |    exitcond_flatten_fu_466   |    0    |    2    |
|          |        exitcond_fu_478       |    0    |    1    |
|          |       cond_mid1_fu_510       |    0    |    1    |
|          |          cond_fu_516         |    0    |    1    |
|   icmp   |         cond1_fu_550         |    0    |    1    |
|          |   exitcond_flatten8_fu_610   |    0    |    3    |
|          |       exitcond2_fu_622       |    0    |    2    |
|          |         tmp_7_fu_673         |    0    |    11   |
|          |      tmp_4_0_1_i_fu_723      |    0    |    11   |
|          |       tmp_4_1_i_fu_737       |    0    |    11   |
|          |      tmp_4_1_1_i_fu_830      |    0    |    11   |
|          |       tmp_last_V_fu_870      |    0    |    11   |
|----------|------------------------------|---------|---------|
|    sub   |       tmp_1_i_i_fu_777       |    0    |    32   |
|          |       tmp_4_i_i_fu_845       |    0    |    20   |
|----------|------------------------------|---------|---------|
|    and   |          tmp_fu_664          |    0    |    1    |
|----------|------------------------------|---------|---------|
|   read   |     ctrl_read_read_fu_174    |    0    |    0    |
|          |        grp_read_fu_180       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |       grp_write_fu_198       |    0    |    0    |
|----------|------------------------------|---------|---------|
|extractvalue|          grp_fu_422          |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         x_cast_fu_440        |    0    |    0    |
|   sext   |      tmp_5_cast1_fu_540      |    0    |    0    |
|          |     result_1_cast_fu_858     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        x_cast1_fu_444        |    0    |    0    |
|          |        x1_cast_fu_461        |    0    |    0    |
|   zext   |     x4_cast9_cast_fu_530     |    0    |    0    |
|          |       tmp_5_cast_fu_544      |    0    |    0    |
|          |     x_assign_cast5_fu_658    |    0    |    0    |
|          |      result_cast_fu_842      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_10_fu_506        |    0    |    0    |
|   trunc  |         tmp_9_fu_597         |    0    |    0    |
|          |         tmp_11_fu_650        |    0    |    0    |
|          |         tmp_12_fu_654        |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|         tmp_13_fu_769        |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|         tmp_3_fu_783         |    0    |    0    |
|          |         tmp_6_fu_793         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   626   |
|----------|------------------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|lineBuffer_0|    2   |    0   |    0   |
|lineBuffer_1|    2   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    4   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|         cond1_reg_944        |    1   |
|       cond_mid2_reg_928      |    1   |
|       ctrl_read_reg_886      |   32   |
|       exitcond1_reg_891      |    1   |
|       exitcond4_reg_900      |    1   |
|  exitcond_flatten8_reg_1014  |    1   |
|   exitcond_flatten_reg_909   |    1   |
|    indvar_flatten6_reg_366   |    8   |
| indvar_flatten_next7_reg_1018|    8   |
|  indvar_flatten_next_reg_913 |    3   |
|    indvar_flatten_reg_309    |    3   |
|  lineBuffer_0_addr_1_reg_934 |    4   |
| lineBuffer_0_addr_2_reg_1032 |    4   |
|  lineBuffer_1_addr_1_reg_939 |    4   |
| lineBuffer_1_addr_2_reg_1038 |    4   |
| maxValue_17_0_maxVal_reg_1053|   32   |
|      readCount_1_reg_996     |   32   |
|        result_reg_1064       |   20   |
|        tmp_10_reg_923        |    1   |
|        tmp_13_reg_1059       |    1   |
|     tmp_3_mid2_v_reg_918     |    2   |
|        tmp_7_reg_1044        |    1   |
|        tmp_9_reg_1009        |    1   |
|     tmp_data_V_2_reg_1074    |   32   |
|      tmp_last_V_reg_1079     |    1   |
|         tmp_reg_1028         |    1   |
|   windowRightCol_1_reg_1069  |   32   |
|  window_0_0_read_as_reg_965  |   32   |
|      window_0_0_reg_971      |   32   |
|      window_0_1_reg_977      |   32   |
|  window_1_0_read_as_reg_983  |   32   |
|      window_1_0_reg_410      |   32   |
|     window_1_1_1_reg_343     |   32   |
|      window_1_1_reg_399      |   32   |
|     window_1_2_1_reg_331     |   32   |
|     window_2_2_2_reg_1003    |   32   |
|     window_2_2_4_reg_955     |   32   |
|     window_2_2_5_reg_960     |   32   |
|     writeCount_1_reg_989     |   32   |
|          x1_reg_297          |    4   |
|          x4_reg_355          |    2   |
|          x_1_reg_895         |    3   |
|          x_2_reg_904         |    4   |
|          x_3_reg_950         |    2   |
|         x_4_reg_1048         |    4   |
|       x_assign_reg_388       |    4   |
|           x_reg_285          |    3   |
|          y3_reg_320          |    2   |
|y_assign_cast7_mid2_s_reg_1023|    4   |
|       y_assign_reg_377       |    4   |
+------------------------------+--------+
|             Total            |   652  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_198   |  p8  |   2  |  32  |   64   ||    32   |
|   grp_write_fu_198   |  p12 |   2  |   1  |    2   ||    1    |
|   grp_access_fu_234  |  p0  |   5  |   4  |   20   ||    4    |
|   grp_access_fu_245  |  p0  |   5  |   4  |   20   ||    4    |
|       x_reg_285      |  p0  |   2  |   3  |    6   ||    3    |
|      x1_reg_297      |  p0  |   2  |   4  |    8   ||    4    |
| window_1_2_1_reg_331 |  p0  |   2  |  32  |   64   ||    32   |
| window_1_1_1_reg_343 |  p0  |   2  |  32  |   64   ||    32   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   248  ||  13.304 ||   112   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   626  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |   13   |    -   |   112  |
|  Register |    -   |    -   |   652  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   13   |   652  |   738  |
+-----------+--------+--------+--------+--------+
