/** ==================================================================
 *  @file   icecr968ocp_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   ICECR968OCP
 *
 *  @Filename:    icecr968ocp_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __ICECR968OCP_CRED_H
#define __ICECR968OCP_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance ICECRUSHER1_CFG__IC968 of component ICECR968OCP mapped in MONICA at address 0x5A040000
     * Instance ICECRUSHER2_CFG__IC968 of component ICECR968OCP mapped in MONICA at address 0x5A040800
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component ICECR968OCP
     *
     */

    /* 
     *  List of bundle arrays for component ICECR968OCP
     *
     */

    /* 
     *  List of bundles for component ICECR968OCP
     *
     */

    /* 
     * List of registers for component ICECR968OCP
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__VERSION
 *
 * @BRIEF        Version Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__VERSION                               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCCR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCCR                                  0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR
 *
 * @BRIEF        Debug Control and Status Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR                                  0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__TCR
 *
 * @BRIEF        Trigger Control Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__TCR                                   0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__RCSR
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__RCSR                                  0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__THREADID_CLAIM
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__THREADID_CLAIM                        0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__THREADID
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__THREADID                              0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__ICSR
 *
 * @BRIEF        Interrupt Control and Status Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__ICSR                                  0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__TESTREG
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__TESTREG                               0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL0                                0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTR0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTR0                                0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL1                                0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTR1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTR1                                0x54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL0                            0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_ADDR0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_ADDR0                            0x84ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_MASK0
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_MASK0                            0x88ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL1                            0x90ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_ADDR1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_ADDR1                            0x94ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_MASK1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_MASK1                            0x98ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL2                            0xA0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_ADDR2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_ADDR2                            0xA4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_MASK2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_MASK2                            0xA8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL3
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL3                            0xB0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_ADDR3
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_ADDR3                            0xB4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_MASK3
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_MASK3                            0xB8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__OS_LOCK
 *
 * @BRIEF        OS Lock Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__OS_LOCK                               0xF8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCON
 *
 * @BRIEF        Dcon Register 
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCON                                  0xFCul

    /* 
     * List of register bitfields for component ICECR968OCP
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__VERSION__HAS_SWBP   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__VERSION__HAS_SWBP                BITFIELD(31, 31)
#define ICECR968OCP__VERSION__HAS_SWBP__POS           31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__VERSION__NUMHWBPS   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__VERSION__NUMHWBPS                BITFIELD(30, 28)
#define ICECR968OCP__VERSION__NUMHWBPS__POS           28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__VERSION__MULTIMODE_COUNTER   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__VERSION__MULTIMODE_COUNTER       BITFIELD(27, 27)
#define ICECR968OCP__VERSION__MULTIMODE_COUNTER__POS  27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__VERSION__NUMCOUNTERS   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__VERSION__NUMCOUNTERS             BITFIELD(26, 24)
#define ICECR968OCP__VERSION__NUMCOUNTERS__POS        24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__VERSION__MAJOR_VERSION   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__VERSION__MAJOR_VERSION           BITFIELD(23, 20)
#define ICECR968OCP__VERSION__MAJOR_VERSION__POS      20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__VERSION__MINOR_VERSION   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__VERSION__MINOR_VERSION           BITFIELD(19, 16)
#define ICECR968OCP__VERSION__MINOR_VERSION__POS      16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__VERSION__USE_CLOCK_GATING   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__VERSION__USE_CLOCK_GATING        BITFIELD(15, 15)
#define ICECR968OCP__VERSION__USE_CLOCK_GATING__POS   15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__VERSION__ETM_PRESENT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__VERSION__ETM_PRESENT             BITFIELD(14, 14)
#define ICECR968OCP__VERSION__ETM_PRESENT__POS        14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__VERSION__SECURITY_MODE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__VERSION__SECURITY_MODE           BITFIELD(13, 13)
#define ICECR968OCP__VERSION__SECURITY_MODE__POS      13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__VERSION__CORETYPE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__VERSION__CORETYPE                BITFIELD(12, 12)
#define ICECR968OCP__VERSION__CORETYPE__POS           12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__VERSION__ARM_FAMILY   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__VERSION__ARM_FAMILY              BITFIELD(11, 8)
#define ICECR968OCP__VERSION__ARM_FAMILY__POS         8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__VERSION__ARM_DEVICE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__VERSION__ARM_DEVICE              BITFIELD(7, 0)
#define ICECR968OCP__VERSION__ARM_DEVICE__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCCR__CLAIM   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCCR__CLAIM                      BITFIELD(31, 28)
#define ICECR968OCP__DCCR__CLAIM__POS                 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCCR__SUPPRESSINTERCONINTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCCR__SUPPRESSINTERCONINTR       BITFIELD(21, 21)
#define ICECR968OCP__DCCR__SUPPRESSINTERCONINTR__POS  21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCCR__HALTONRESET   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCCR__HALTONRESET                BITFIELD(18, 18)
#define ICECR968OCP__DCCR__HALTONRESET__POS           18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCCR__HALTONTHREADIDMATCH   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCCR__HALTONTHREADIDMATCH        BITFIELD(16, 16)
#define ICECR968OCP__DCCR__HALTONTHREADIDMATCH__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCCR__HALTONINTERCONNECTERROR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCCR__HALTONINTERCONNECTERROR    BITFIELD(15, 15)
#define ICECR968OCP__DCCR__HALTONINTERCONNECTERROR__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCCR__HALTONSECURITYVIOLATION   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCCR__HALTONSECURITYVIOLATION    BITFIELD(14, 14)
#define ICECR968OCP__DCCR__HALTONSECURITYVIOLATION__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCCR__DEBUGOPERATINGMODE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCCR__DEBUGOPERATINGMODE         BITFIELD(13, 12)
#define ICECR968OCP__DCCR__DEBUGOPERATINGMODE__POS    12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCCR__SECURETRACEENABLED1   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCCR__SECURETRACEENABLED1        BITFIELD(11, 11)
#define ICECR968OCP__DCCR__SECURETRACEENABLED1__POS   11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCCR__PUBLICTRACEENABLED   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCCR__PUBLICTRACEENABLED         BITFIELD(10, 10)
#define ICECR968OCP__DCCR__PUBLICTRACEENABLED__POS    10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCCR__GATESTANDBYWFI   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCCR__GATESTANDBYWFI             BITFIELD(8, 8)
#define ICECR968OCP__DCCR__GATESTANDBYWFI__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__TRIGGER1ASSERTED   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__TRIGGER1ASSERTED           BITFIELD(29, 29)
#define ICECR968OCP__DCSR__TRIGGER1ASSERTED__POS      29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__TRIGGER0ASSERTED   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__TRIGGER0ASSERTED           BITFIELD(28, 28)
#define ICECR968OCP__DCSR__TRIGGER0ASSERTED__POS      28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__BMCTR1DEBUGREQ   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__BMCTR1DEBUGREQ             BITFIELD(25, 25)
#define ICECR968OCP__DCSR__BMCTR1DEBUGREQ__POS        25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__BMCTR0DEBUGREQ   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__BMCTR0DEBUGREQ             BITFIELD(24, 24)
#define ICECR968OCP__DCSR__BMCTR0DEBUGREQ__POS        24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__HWBP3DEBUGREQ   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__HWBP3DEBUGREQ              BITFIELD(23, 23)
#define ICECR968OCP__DCSR__HWBP3DEBUGREQ__POS         23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__HWBP2DEBUGREQ   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__HWBP2DEBUGREQ              BITFIELD(22, 22)
#define ICECR968OCP__DCSR__HWBP2DEBUGREQ__POS         22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__HWBP1DEBUGREQ   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__HWBP1DEBUGREQ              BITFIELD(21, 21)
#define ICECR968OCP__DCSR__HWBP1DEBUGREQ__POS         21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__HWBP0DEBUGREQ   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__HWBP0DEBUGREQ              BITFIELD(20, 20)
#define ICECR968OCP__DCSR__HWBP0DEBUGREQ__POS         20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__SWBPDEBUGREQ   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__SWBPDEBUGREQ               BITFIELD(19, 19)
#define ICECR968OCP__DCSR__SWBPDEBUGREQ__POS          19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__RESETHALT   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__RESETHALT                  BITFIELD(18, 18)
#define ICECR968OCP__DCSR__RESETHALT__POS             18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__EXTDBGREQ   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__EXTDBGREQ                  BITFIELD(17, 17)
#define ICECR968OCP__DCSR__EXTDBGREQ__POS             17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__DEBUGENABLE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__DEBUGENABLE                BITFIELD(16, 16)
#define ICECR968OCP__DCSR__DEBUGENABLE__POS           16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__DEBUGACK   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__DEBUGACK                   BITFIELD(15, 15)
#define ICECR968OCP__DCSR__DEBUGACK__POS              15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__SECURITYVIOLATION   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__SECURITYVIOLATION          BITFIELD(14, 14)
#define ICECR968OCP__DCSR__SECURITYVIOLATION__POS     14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__SECUREMODE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__SECUREMODE                 BITFIELD(13, 13)
#define ICECR968OCP__DCSR__SECUREMODE__POS            13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__APPINTERCONNECTERROR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__APPINTERCONNECTERROR       BITFIELD(12, 12)
#define ICECR968OCP__DCSR__APPINTERCONNECTERROR__POS  12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__DEBUGINTERCONNECTERROR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__DEBUGINTERCONNECTERROR     BITFIELD(11, 11)
#define ICECR968OCP__DCSR__DEBUGINTERCONNECTERROR__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__HALT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__HALT                       BITFIELD(10, 10)
#define ICECR968OCP__DCSR__HALT__POS                  10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__EMUINTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__EMUINTR                    BITFIELD(9, 9)
#define ICECR968OCP__DCSR__EMUINTR__POS               9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__STANDBYWFI   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__STANDBYWFI                 BITFIELD(8, 8)
#define ICECR968OCP__DCSR__STANDBYWFI__POS            8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__INSTRUCTIONBUSABORT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__INSTRUCTIONBUSABORT        BITFIELD(7, 7)
#define ICECR968OCP__DCSR__INSTRUCTIONBUSABORT__POS   7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__DATABUSABORT   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__DATABUSABORT               BITFIELD(6, 6)
#define ICECR968OCP__DCSR__DATABUSABORT__POS          6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__INSTRUCTIONBUSREADY   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__INSTRUCTIONBUSREADY        BITFIELD(3, 3)
#define ICECR968OCP__DCSR__INSTRUCTIONBUSREADY__POS   3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCSR__DATABUSREADY   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCSR__DATABUSREADY               BITFIELD(2, 2)
#define ICECR968OCP__DCSR__DATABUSREADY__POS          2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__TCR__CLAIM   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__TCR__CLAIM                       BITFIELD(31, 28)
#define ICECR968OCP__TCR__CLAIM__POS                  28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__TCR__NEMU1O   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__TCR__NEMU1O                      BITFIELD(19, 19)
#define ICECR968OCP__TCR__NEMU1O__POS                 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__TCR__NEMU1OE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__TCR__NEMU1OE                     BITFIELD(18, 18)
#define ICECR968OCP__TCR__NEMU1OE__POS                18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__TCR__NEMU1I   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__TCR__NEMU1I                      BITFIELD(17, 17)
#define ICECR968OCP__TCR__NEMU1I__POS                 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__TCR__TRIGGER1CONTROL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__TCR__TRIGGER1CONTROL             BITFIELD(15, 12)
#define ICECR968OCP__TCR__TRIGGER1CONTROL__POS        12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__TCR__NEMU0O   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__TCR__NEMU0O                      BITFIELD(7, 7)
#define ICECR968OCP__TCR__NEMU0O__POS                 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__TCR__NEMU0OE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__TCR__NEMU0OE                     BITFIELD(6, 6)
#define ICECR968OCP__TCR__NEMU0OE__POS                6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__TCR__NEMU0I   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__TCR__NEMU0I                      BITFIELD(5, 5)
#define ICECR968OCP__TCR__NEMU0I__POS                 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__TCR__TRIGGER0CONTROL   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__TCR__TRIGGER0CONTROL             BITFIELD(3, 0)
#define ICECR968OCP__TCR__TRIGGER0CONTROL__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__RCSR__FIXED   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__RCSR__FIXED                      BITFIELD(31, 28)
#define ICECR968OCP__RCSR__FIXED__POS                 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__RCSR__WRITEQUALIFIER   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__RCSR__WRITEQUALIFIER             BITFIELD(27, 27)
#define ICECR968OCP__RCSR__WRITEQUALIFIER__POS        27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__RCSR__RESETARM   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__RCSR__RESETARM                   BITFIELD(5, 5)
#define ICECR968OCP__RCSR__RESETARM__POS              5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__RCSR__RESETOCCURRED   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__RCSR__RESETOCCURRED              BITFIELD(4, 4)
#define ICECR968OCP__RCSR__RESETOCCURRED__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__RCSR__INRESET   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__RCSR__INRESET                    BITFIELD(3, 3)
#define ICECR968OCP__RCSR__INRESET__POS               3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__RCSR__WAITINRESET   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__RCSR__WAITINRESET                BITFIELD(2, 2)
#define ICECR968OCP__RCSR__WAITINRESET__POS           2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__THREADID_CLAIM__CLAIM   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__THREADID_CLAIM__CLAIM            BITFIELD(31, 28)
#define ICECR968OCP__THREADID_CLAIM__CLAIM__POS       28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__THREADID__ID_VALUE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__THREADID__ID_VALUE               BITFIELD(31, 0)
#define ICECR968OCP__THREADID__ID_VALUE__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__ICSR__CLAIM   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__ICSR__CLAIM                      BITFIELD(31, 28)
#define ICECR968OCP__ICSR__CLAIM__POS                 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__ICSR__COMM_LOADEN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__ICSR__COMM_LOADEN                BITFIELD(17, 17)
#define ICECR968OCP__ICSR__COMM_LOADEN__POS           17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__ICSR__COMM_INTEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__ICSR__COMM_INTEN                 BITFIELD(16, 16)
#define ICECR968OCP__ICSR__COMM_INTEN__POS            16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__ICSR__COMMTXINTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__ICSR__COMMTXINTR                 BITFIELD(15, 15)
#define ICECR968OCP__ICSR__COMMTXINTR__POS            15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__ICSR__COMMRXINTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__ICSR__COMMRXINTR                 BITFIELD(14, 14)
#define ICECR968OCP__ICSR__COMMRXINTR__POS            14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__ICSR__POLARITY_LOADEN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__ICSR__POLARITY_LOADEN            BITFIELD(13, 13)
#define ICECR968OCP__ICSR__POLARITY_LOADEN__POS       13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__ICSR__INTERRUPTPOLARITY   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__ICSR__INTERRUPTPOLARITY          BITFIELD(12, 12)
#define ICECR968OCP__ICSR__INTERRUPTPOLARITY__POS     12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__ICSR__SWBPINTR1   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__ICSR__SWBPINTR1                  BITFIELD(11, 11)
#define ICECR968OCP__ICSR__SWBPINTR1__POS             11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__ICSR__DSCRINTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__ICSR__DSCRINTR                   BITFIELD(10, 10)
#define ICECR968OCP__ICSR__DSCRINTR__POS              10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__ICSR__EMU1INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__ICSR__EMU1INTR                   BITFIELD(9, 9)
#define ICECR968OCP__ICSR__EMU1INTR__POS              9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__ICSR__EMU0INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__ICSR__EMU0INTR                   BITFIELD(8, 8)
#define ICECR968OCP__ICSR__EMU0INTR__POS              8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__ICSR__COUNTER1INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__ICSR__COUNTER1INTR               BITFIELD(5, 5)
#define ICECR968OCP__ICSR__COUNTER1INTR__POS          5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__ICSR__COUNTER0INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__ICSR__COUNTER0INTR               BITFIELD(4, 4)
#define ICECR968OCP__ICSR__COUNTER0INTR__POS          4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__ICSR__HWBP3INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__ICSR__HWBP3INTR                  BITFIELD(3, 3)
#define ICECR968OCP__ICSR__HWBP3INTR__POS             3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__ICSR__HWBP2INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__ICSR__HWBP2INTR                  BITFIELD(2, 2)
#define ICECR968OCP__ICSR__HWBP2INTR__POS             2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__ICSR__HWBP1INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__ICSR__HWBP1INTR                  BITFIELD(1, 1)
#define ICECR968OCP__ICSR__HWBP1INTR__POS             1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__ICSR__HWBP0INTR   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__ICSR__HWBP0INTR                  BITFIELD(0, 0)
#define ICECR968OCP__ICSR__HWBP0INTR__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__TESTREG__EXTERN   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__TESTREG__EXTERN                  BITFIELD(11, 10)
#define ICECR968OCP__TESTREG__EXTERN__POS             10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__TESTREG__DEBUGRANGE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__TESTREG__DEBUGRANGE              BITFIELD(9, 8)
#define ICECR968OCP__TESTREG__DEBUGRANGE__POS         8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__TESTREG__SYSEXTDBGREQ   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__TESTREG__SYSEXTDBGREQ            BITFIELD(7, 7)
#define ICECR968OCP__TESTREG__SYSEXTDBGREQ__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__TESTREG__CFGBIGEND   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__TESTREG__CFGBIGEND               BITFIELD(6, 6)
#define ICECR968OCP__TESTREG__CFGBIGEND__POS          6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__TESTREG__DPLL_CHANGE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__TESTREG__DPLL_CHANGE             BITFIELD(5, 5)
#define ICECR968OCP__TESTREG__DPLL_CHANGE__POS        5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__TESTREG__DISADAPTCLK   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__TESTREG__DISADAPTCLK             BITFIELD(4, 4)
#define ICECR968OCP__TESTREG__DISADAPTCLK__POS        4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__TESTREG__SPARE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__TESTREG__SPARE                   BITFIELD(3, 3)
#define ICECR968OCP__TESTREG__SPARE__POS              3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__TESTREG__CONNECTED   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__TESTREG__CONNECTED               BITFIELD(2, 2)
#define ICECR968OCP__TESTREG__CONNECTED__POS          2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__TESTREG__ARMTAPENABLE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__TESTREG__ARMTAPENABLE            BITFIELD(1, 1)
#define ICECR968OCP__TESTREG__ARMTAPENABLE__POS       1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__TESTREG__THREADIDMATCH   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__TESTREG__THREADIDMATCH           BITFIELD(0, 0)
#define ICECR968OCP__TESTREG__THREADIDMATCH__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL0__CLAIM   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL0__CLAIM                    BITFIELD(31, 28)
#define ICECR968OCP__BMCTL0__CLAIM__POS               28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL0__PULSEMODE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL0__PULSEMODE                BITFIELD(27, 27)
#define ICECR968OCP__BMCTL0__PULSEMODE__POS           27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL0__AUXASYNCMODE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL0__AUXASYNCMODE             BITFIELD(26, 26)
#define ICECR968OCP__BMCTL0__AUXASYNCMODE__POS        26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL0__AUXMODE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL0__AUXMODE                  BITFIELD(24, 22)
#define ICECR968OCP__BMCTL0__AUXMODE__POS             22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL0__ASYNCMODE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL0__ASYNCMODE                BITFIELD(21, 21)
#define ICECR968OCP__BMCTL0__ASYNCMODE__POS           21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL0__LOADEN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL0__LOADEN                   BITFIELD(19, 19)
#define ICECR968OCP__BMCTL0__LOADEN__POS              19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL0__COUNTERMODE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL0__COUNTERMODE              BITFIELD(18, 16)
#define ICECR968OCP__BMCTL0__COUNTERMODE__POS         16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL0__COUNTERSTART   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL0__COUNTERSTART             BITFIELD(14, 12)
#define ICECR968OCP__BMCTL0__COUNTERSTART__POS        12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL0__COUNTERSTOP   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL0__COUNTERSTOP              BITFIELD(10, 8)
#define ICECR968OCP__BMCTL0__COUNTERSTOP__POS         8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL0__COUNTERRANGEENABLE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL0__COUNTERRANGEENABLE       BITFIELD(6, 4)
#define ICECR968OCP__BMCTL0__COUNTERRANGEENABLE__POS  4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL0__OCERFLOWACTION   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL0__OCERFLOWACTION           BITFIELD(2, 1)
#define ICECR968OCP__BMCTL0__OCERFLOWACTION__POS      1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL0__COUNTEROVERFLOW   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL0__COUNTEROVERFLOW          BITFIELD(0, 0)
#define ICECR968OCP__BMCTL0__COUNTEROVERFLOW__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTR0__CNT_VALUE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTR0__CNT_VALUE                BITFIELD(31, 0)
#define ICECR968OCP__BMCTR0__CNT_VALUE__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL1__CLAIM   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL1__CLAIM                    BITFIELD(31, 28)
#define ICECR968OCP__BMCTL1__CLAIM__POS               28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL1__PULSEMODE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL1__PULSEMODE                BITFIELD(27, 27)
#define ICECR968OCP__BMCTL1__PULSEMODE__POS           27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL1__AUXASYNCMODE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL1__AUXASYNCMODE             BITFIELD(26, 26)
#define ICECR968OCP__BMCTL1__AUXASYNCMODE__POS        26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL1__AUXMODE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL1__AUXMODE                  BITFIELD(24, 22)
#define ICECR968OCP__BMCTL1__AUXMODE__POS             22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL1__ASYNCMODE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL1__ASYNCMODE                BITFIELD(21, 21)
#define ICECR968OCP__BMCTL1__ASYNCMODE__POS           21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL1__LOADEN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL1__LOADEN                   BITFIELD(19, 19)
#define ICECR968OCP__BMCTL1__LOADEN__POS              19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL1__COUNTERMODE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL1__COUNTERMODE              BITFIELD(18, 16)
#define ICECR968OCP__BMCTL1__COUNTERMODE__POS         16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL1__COUNTERSTART   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL1__COUNTERSTART             BITFIELD(14, 12)
#define ICECR968OCP__BMCTL1__COUNTERSTART__POS        12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL1__COUNTERSTOP   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL1__COUNTERSTOP              BITFIELD(10, 8)
#define ICECR968OCP__BMCTL1__COUNTERSTOP__POS         8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL1__COUNTERRANGEENABLE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL1__COUNTERRANGEENABLE       BITFIELD(6, 4)
#define ICECR968OCP__BMCTL1__COUNTERRANGEENABLE__POS  4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL1__OCERFLOWACTION   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL1__OCERFLOWACTION           BITFIELD(2, 1)
#define ICECR968OCP__BMCTL1__OCERFLOWACTION__POS      1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTL1__COUNTEROVERFLOW   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTL1__COUNTEROVERFLOW          BITFIELD(0, 0)
#define ICECR968OCP__BMCTL1__COUNTEROVERFLOW__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__BMCTR1__CNT_VALUE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__BMCTR1__CNT_VALUE                BITFIELD(31, 0)
#define ICECR968OCP__BMCTR1__CNT_VALUE__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL0__CLAIM   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL0__CLAIM                BITFIELD(31, 28)
#define ICECR968OCP__HWBP_CTRL0__CLAIM__POS           28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL0__PULSEMODE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL0__PULSEMODE            BITFIELD(14, 14)
#define ICECR968OCP__HWBP_CTRL0__PULSEMODE__POS       14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL0__HWBP_TRIGGERED   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL0__HWBP_TRIGGERED       BITFIELD(13, 13)
#define ICECR968OCP__HWBP_CTRL0__HWBP_TRIGGERED__POS  13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL0__LOADEN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL0__LOADEN               BITFIELD(12, 12)
#define ICECR968OCP__HWBP_CTRL0__LOADEN__POS          12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL0__ENABLETRIGGER   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL0__ENABLETRIGGER        BITFIELD(11, 11)
#define ICECR968OCP__HWBP_CTRL0__ENABLETRIGGER__POS   11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL0__TRIGGERMODE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL0__TRIGGERMODE          BITFIELD(10, 9)
#define ICECR968OCP__HWBP_CTRL0__TRIGGERMODE__POS     9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL0__USERANGE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL0__USERANGE             BITFIELD(8, 8)
#define ICECR968OCP__HWBP_CTRL0__USERANGE__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL0__USEEXTERN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL0__USEEXTERN            BITFIELD(6, 6)
#define ICECR968OCP__HWBP_CTRL0__USEEXTERN__POS       6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL0__USEPRIV   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL0__USEPRIV              BITFIELD(5, 5)
#define ICECR968OCP__HWBP_CTRL0__USEPRIV__POS         5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL0__PRIV   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL0__PRIV                 BITFIELD(4, 4)
#define ICECR968OCP__HWBP_CTRL0__PRIV__POS            4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL0__USEINSTR_DATA   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL0__USEINSTR_DATA        BITFIELD(3, 3)
#define ICECR968OCP__HWBP_CTRL0__USEINSTR_DATA__POS   3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL0__INSTR_DATA   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL0__INSTR_DATA           BITFIELD(2, 2)
#define ICECR968OCP__HWBP_CTRL0__INSTR_DATA__POS      2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL0__USEWRITE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL0__USEWRITE             BITFIELD(1, 1)
#define ICECR968OCP__HWBP_CTRL0__USEWRITE__POS        1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL0__WRITE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL0__WRITE                BITFIELD(0, 0)
#define ICECR968OCP__HWBP_CTRL0__WRITE__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_ADDR0__ADDR_VALUE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_ADDR0__ADDR_VALUE           BITFIELD(31, 0)
#define ICECR968OCP__HWBP_ADDR0__ADDR_VALUE__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_MASK0__MASK_VALUE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_MASK0__MASK_VALUE           BITFIELD(31, 0)
#define ICECR968OCP__HWBP_MASK0__MASK_VALUE__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL1__CLAIM   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL1__CLAIM                BITFIELD(31, 28)
#define ICECR968OCP__HWBP_CTRL1__CLAIM__POS           28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL1__PULSEMODE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL1__PULSEMODE            BITFIELD(14, 14)
#define ICECR968OCP__HWBP_CTRL1__PULSEMODE__POS       14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL1__HWBP_TRIGGERED   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL1__HWBP_TRIGGERED       BITFIELD(13, 13)
#define ICECR968OCP__HWBP_CTRL1__HWBP_TRIGGERED__POS  13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL1__LOADEN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL1__LOADEN               BITFIELD(12, 12)
#define ICECR968OCP__HWBP_CTRL1__LOADEN__POS          12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL1__ENABLETRIGGER   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL1__ENABLETRIGGER        BITFIELD(11, 11)
#define ICECR968OCP__HWBP_CTRL1__ENABLETRIGGER__POS   11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL1__TRIGGERMODE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL1__TRIGGERMODE          BITFIELD(10, 9)
#define ICECR968OCP__HWBP_CTRL1__TRIGGERMODE__POS     9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL1__USERANGE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL1__USERANGE             BITFIELD(8, 8)
#define ICECR968OCP__HWBP_CTRL1__USERANGE__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL1__USEEXTERN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL1__USEEXTERN            BITFIELD(6, 6)
#define ICECR968OCP__HWBP_CTRL1__USEEXTERN__POS       6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL1__USEPRIV   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL1__USEPRIV              BITFIELD(5, 5)
#define ICECR968OCP__HWBP_CTRL1__USEPRIV__POS         5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL1__PRIV   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL1__PRIV                 BITFIELD(4, 4)
#define ICECR968OCP__HWBP_CTRL1__PRIV__POS            4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL1__USEINSTR_DATA   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL1__USEINSTR_DATA        BITFIELD(3, 3)
#define ICECR968OCP__HWBP_CTRL1__USEINSTR_DATA__POS   3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL1__INSTR_DATA   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL1__INSTR_DATA           BITFIELD(2, 2)
#define ICECR968OCP__HWBP_CTRL1__INSTR_DATA__POS      2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL1__USEWRITE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL1__USEWRITE             BITFIELD(1, 1)
#define ICECR968OCP__HWBP_CTRL1__USEWRITE__POS        1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL1__WRITE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL1__WRITE                BITFIELD(0, 0)
#define ICECR968OCP__HWBP_CTRL1__WRITE__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_ADDR1__ADDR_VALUE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_ADDR1__ADDR_VALUE           BITFIELD(31, 0)
#define ICECR968OCP__HWBP_ADDR1__ADDR_VALUE__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_MASK1__MASK_VALUE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_MASK1__MASK_VALUE           BITFIELD(31, 0)
#define ICECR968OCP__HWBP_MASK1__MASK_VALUE__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL2__CLAIM   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL2__CLAIM                BITFIELD(31, 28)
#define ICECR968OCP__HWBP_CTRL2__CLAIM__POS           28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL2__PULSEMODE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL2__PULSEMODE            BITFIELD(14, 14)
#define ICECR968OCP__HWBP_CTRL2__PULSEMODE__POS       14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL2__HWBP_TRIGGERED   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL2__HWBP_TRIGGERED       BITFIELD(13, 13)
#define ICECR968OCP__HWBP_CTRL2__HWBP_TRIGGERED__POS  13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL2__LOADEN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL2__LOADEN               BITFIELD(12, 12)
#define ICECR968OCP__HWBP_CTRL2__LOADEN__POS          12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL2__ENABLETRIGGER   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL2__ENABLETRIGGER        BITFIELD(11, 11)
#define ICECR968OCP__HWBP_CTRL2__ENABLETRIGGER__POS   11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL2__TRIGGERMODE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL2__TRIGGERMODE          BITFIELD(10, 9)
#define ICECR968OCP__HWBP_CTRL2__TRIGGERMODE__POS     9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL2__USERANGE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL2__USERANGE             BITFIELD(8, 8)
#define ICECR968OCP__HWBP_CTRL2__USERANGE__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL2__USEEXTERN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL2__USEEXTERN            BITFIELD(6, 6)
#define ICECR968OCP__HWBP_CTRL2__USEEXTERN__POS       6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL2__USEPRIV   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL2__USEPRIV              BITFIELD(5, 5)
#define ICECR968OCP__HWBP_CTRL2__USEPRIV__POS         5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL2__PRIV   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL2__PRIV                 BITFIELD(4, 4)
#define ICECR968OCP__HWBP_CTRL2__PRIV__POS            4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL2__USEINSTR_DATA   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL2__USEINSTR_DATA        BITFIELD(3, 3)
#define ICECR968OCP__HWBP_CTRL2__USEINSTR_DATA__POS   3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL2__INSTR_DATA   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL2__INSTR_DATA           BITFIELD(2, 2)
#define ICECR968OCP__HWBP_CTRL2__INSTR_DATA__POS      2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL2__USEWRITE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL2__USEWRITE             BITFIELD(1, 1)
#define ICECR968OCP__HWBP_CTRL2__USEWRITE__POS        1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL2__WRITE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL2__WRITE                BITFIELD(0, 0)
#define ICECR968OCP__HWBP_CTRL2__WRITE__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_ADDR2__ADDR_VALUE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_ADDR2__ADDR_VALUE           BITFIELD(31, 0)
#define ICECR968OCP__HWBP_ADDR2__ADDR_VALUE__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_MASK2__MASK_VALUE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_MASK2__MASK_VALUE           BITFIELD(31, 0)
#define ICECR968OCP__HWBP_MASK2__MASK_VALUE__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL3__CLAIM   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL3__CLAIM                BITFIELD(31, 28)
#define ICECR968OCP__HWBP_CTRL3__CLAIM__POS           28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL3__PULSEMODE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL3__PULSEMODE            BITFIELD(14, 14)
#define ICECR968OCP__HWBP_CTRL3__PULSEMODE__POS       14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL3__HWBP_TRIGGERED   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL3__HWBP_TRIGGERED       BITFIELD(13, 13)
#define ICECR968OCP__HWBP_CTRL3__HWBP_TRIGGERED__POS  13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL3__LOADEN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL3__LOADEN               BITFIELD(12, 12)
#define ICECR968OCP__HWBP_CTRL3__LOADEN__POS          12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL3__ENABLETRIGGER   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL3__ENABLETRIGGER        BITFIELD(11, 11)
#define ICECR968OCP__HWBP_CTRL3__ENABLETRIGGER__POS   11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL3__TRIGGERMODE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL3__TRIGGERMODE          BITFIELD(10, 9)
#define ICECR968OCP__HWBP_CTRL3__TRIGGERMODE__POS     9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL3__USERANGE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL3__USERANGE             BITFIELD(8, 8)
#define ICECR968OCP__HWBP_CTRL3__USERANGE__POS        8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL3__USEEXTERN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL3__USEEXTERN            BITFIELD(6, 6)
#define ICECR968OCP__HWBP_CTRL3__USEEXTERN__POS       6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL3__USEPRIV   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL3__USEPRIV              BITFIELD(5, 5)
#define ICECR968OCP__HWBP_CTRL3__USEPRIV__POS         5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL3__PRIV   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL3__PRIV                 BITFIELD(4, 4)
#define ICECR968OCP__HWBP_CTRL3__PRIV__POS            4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL3__USEINSTR_DATA   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL3__USEINSTR_DATA        BITFIELD(3, 3)
#define ICECR968OCP__HWBP_CTRL3__USEINSTR_DATA__POS   3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL3__INSTR_DATA   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL3__INSTR_DATA           BITFIELD(2, 2)
#define ICECR968OCP__HWBP_CTRL3__INSTR_DATA__POS      2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL3__USEWRITE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL3__USEWRITE             BITFIELD(1, 1)
#define ICECR968OCP__HWBP_CTRL3__USEWRITE__POS        1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_CTRL3__WRITE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_CTRL3__WRITE                BITFIELD(0, 0)
#define ICECR968OCP__HWBP_CTRL3__WRITE__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_ADDR3__ADDR_VALUE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_ADDR3__ADDR_VALUE           BITFIELD(31, 0)
#define ICECR968OCP__HWBP_ADDR3__ADDR_VALUE__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__HWBP_MASK3__MASK_VALUE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__HWBP_MASK3__MASK_VALUE           BITFIELD(31, 0)
#define ICECR968OCP__HWBP_MASK3__MASK_VALUE__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__OS_LOCK__OS_DATA   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__OS_LOCK__OS_DATA                 BITFIELD(31, 0)
#define ICECR968OCP__OS_LOCK__OS_DATA__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCON__CLAIM   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCON__CLAIM                      BITFIELD(31, 28)
#define ICECR968OCP__DCON__CLAIM__POS                 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCON__KEYCODE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCON__KEYCODE                    BITFIELD(27, 24)
#define ICECR968OCP__DCON__KEYCODE__POS               24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCON__KEYENABLED   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCON__KEYENABLED                 BITFIELD(23, 23)
#define ICECR968OCP__DCON__KEYENABLED__POS            23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCON__PIDCON   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCON__PIDCON                     BITFIELD(22, 22)
#define ICECR968OCP__DCON__PIDCON__POS                22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCON__DCON   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCON__DCON                       BITFIELD(21, 21)
#define ICECR968OCP__DCON__DCON__POS                  21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCON__CONTEXTRESTORESTATUS   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCON__CONTEXTRESTORESTATUS       BITFIELD(20, 20)
#define ICECR968OCP__DCON__CONTEXTRESTORESTATUS__POS  20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCON__CLOCKEN   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCON__CLOCKEN                    BITFIELD(19, 19)
#define ICECR968OCP__DCON__CLOCKEN__POS               19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCON__LOADEN   
 *
 * @BRIEF        Bitfield description is not available - (WO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCON__LOADEN                     BITFIELD(18, 18)
#define ICECR968OCP__DCON__LOADEN__POS                18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCON__DEBUG_ATTENTION   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCON__DEBUG_ATTENTION            BITFIELD(16, 16)
#define ICECR968OCP__DCON__DEBUG_ATTENTION__POS       16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ICECR968OCP__DCON__DEBUG_MODE   
 *
 * @BRIEF        Bitfield description is not available - (RO)
 *
    *//*------------------------------------------------------------------------ */
#define ICECR968OCP__DCON__DEBUG_MODE                 BITFIELD(15, 14)
#define ICECR968OCP__DCON__DEBUG_MODE__POS            14

    /* 
     * List of register bitfields values for component ICECR968OCP
     *
     */

#ifdef __cplusplus
}
#endif
#endif                                                     /* __ICECR968OCP_CRED_H 
                                                            */
