
Relogio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033ec  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  080034f8  080034f8  000134f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003550  08003550  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003550  08003550  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003550  08003550  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003550  08003550  00013550  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003554  08003554  00013554  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003558  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e4  2000000c  08003564  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f0  08003564  000200f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a6a2  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001b9b  00000000  00000000  0002a6d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000be0  00000000  00000000  0002c278  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000af8  00000000  00000000  0002ce58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017117  00000000  00000000  0002d950  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000974c  00000000  00000000  00044a67  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00086589  00000000  00000000  0004e1b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d473c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003098  00000000  00000000  000d47b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080034e0 	.word	0x080034e0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080034e0 	.word	0x080034e0

0800014c <PrintRelogio>:
#endif
}	//end PrintNumber


void PrintRelogio(uint8_t tempo)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	4603      	mov	r3, r0
 8000154:	71fb      	strb	r3, [r7, #7]
	Dez_Minuto = Minutos /10;
	buffer[1] = font[Dez_Minuto];
	Uni_Minuto = Minutos % 10;
	buffer[0] = font[Uni_Minuto];
#else
	Dez_Hora = Horas / 10;
 8000156:	4b3a      	ldr	r3, [pc, #232]	; (8000240 <PrintRelogio+0xf4>)
 8000158:	781b      	ldrb	r3, [r3, #0]
 800015a:	4a3a      	ldr	r2, [pc, #232]	; (8000244 <PrintRelogio+0xf8>)
 800015c:	fba2 2303 	umull	r2, r3, r2, r3
 8000160:	08db      	lsrs	r3, r3, #3
 8000162:	b2db      	uxtb	r3, r3
 8000164:	461a      	mov	r2, r3
 8000166:	4b38      	ldr	r3, [pc, #224]	; (8000248 <PrintRelogio+0xfc>)
 8000168:	601a      	str	r2, [r3, #0]
	buffer[5] = font[Dez_Hora];
 800016a:	4b37      	ldr	r3, [pc, #220]	; (8000248 <PrintRelogio+0xfc>)
 800016c:	681b      	ldr	r3, [r3, #0]
 800016e:	4a37      	ldr	r2, [pc, #220]	; (800024c <PrintRelogio+0x100>)
 8000170:	5cd2      	ldrb	r2, [r2, r3]
 8000172:	4b37      	ldr	r3, [pc, #220]	; (8000250 <PrintRelogio+0x104>)
 8000174:	715a      	strb	r2, [r3, #5]
	Uni_Hora = Horas % 10;
 8000176:	4b32      	ldr	r3, [pc, #200]	; (8000240 <PrintRelogio+0xf4>)
 8000178:	781a      	ldrb	r2, [r3, #0]
 800017a:	4b32      	ldr	r3, [pc, #200]	; (8000244 <PrintRelogio+0xf8>)
 800017c:	fba3 1302 	umull	r1, r3, r3, r2
 8000180:	08d9      	lsrs	r1, r3, #3
 8000182:	460b      	mov	r3, r1
 8000184:	009b      	lsls	r3, r3, #2
 8000186:	440b      	add	r3, r1
 8000188:	005b      	lsls	r3, r3, #1
 800018a:	1ad3      	subs	r3, r2, r3
 800018c:	b2db      	uxtb	r3, r3
 800018e:	461a      	mov	r2, r3
 8000190:	4b30      	ldr	r3, [pc, #192]	; (8000254 <PrintRelogio+0x108>)
 8000192:	601a      	str	r2, [r3, #0]
	buffer[4] = font[Uni_Hora];
 8000194:	4b2f      	ldr	r3, [pc, #188]	; (8000254 <PrintRelogio+0x108>)
 8000196:	681b      	ldr	r3, [r3, #0]
 8000198:	4a2c      	ldr	r2, [pc, #176]	; (800024c <PrintRelogio+0x100>)
 800019a:	5cd2      	ldrb	r2, [r2, r3]
 800019c:	4b2c      	ldr	r3, [pc, #176]	; (8000250 <PrintRelogio+0x104>)
 800019e:	711a      	strb	r2, [r3, #4]
	Dez_Minuto = Minutos /10;
 80001a0:	4b2d      	ldr	r3, [pc, #180]	; (8000258 <PrintRelogio+0x10c>)
 80001a2:	781b      	ldrb	r3, [r3, #0]
 80001a4:	4a27      	ldr	r2, [pc, #156]	; (8000244 <PrintRelogio+0xf8>)
 80001a6:	fba2 2303 	umull	r2, r3, r2, r3
 80001aa:	08db      	lsrs	r3, r3, #3
 80001ac:	b2db      	uxtb	r3, r3
 80001ae:	461a      	mov	r2, r3
 80001b0:	4b2a      	ldr	r3, [pc, #168]	; (800025c <PrintRelogio+0x110>)
 80001b2:	601a      	str	r2, [r3, #0]
	buffer[3] = font[Dez_Minuto];
 80001b4:	4b29      	ldr	r3, [pc, #164]	; (800025c <PrintRelogio+0x110>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	4a24      	ldr	r2, [pc, #144]	; (800024c <PrintRelogio+0x100>)
 80001ba:	5cd2      	ldrb	r2, [r2, r3]
 80001bc:	4b24      	ldr	r3, [pc, #144]	; (8000250 <PrintRelogio+0x104>)
 80001be:	70da      	strb	r2, [r3, #3]
	Uni_Minuto = Minutos % 10;
 80001c0:	4b25      	ldr	r3, [pc, #148]	; (8000258 <PrintRelogio+0x10c>)
 80001c2:	781a      	ldrb	r2, [r3, #0]
 80001c4:	4b1f      	ldr	r3, [pc, #124]	; (8000244 <PrintRelogio+0xf8>)
 80001c6:	fba3 1302 	umull	r1, r3, r3, r2
 80001ca:	08d9      	lsrs	r1, r3, #3
 80001cc:	460b      	mov	r3, r1
 80001ce:	009b      	lsls	r3, r3, #2
 80001d0:	440b      	add	r3, r1
 80001d2:	005b      	lsls	r3, r3, #1
 80001d4:	1ad3      	subs	r3, r2, r3
 80001d6:	b2db      	uxtb	r3, r3
 80001d8:	461a      	mov	r2, r3
 80001da:	4b21      	ldr	r3, [pc, #132]	; (8000260 <PrintRelogio+0x114>)
 80001dc:	601a      	str	r2, [r3, #0]
	buffer[2] = font[Uni_Minuto];
 80001de:	4b20      	ldr	r3, [pc, #128]	; (8000260 <PrintRelogio+0x114>)
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	4a1a      	ldr	r2, [pc, #104]	; (800024c <PrintRelogio+0x100>)
 80001e4:	5cd2      	ldrb	r2, [r2, r3]
 80001e6:	4b1a      	ldr	r3, [pc, #104]	; (8000250 <PrintRelogio+0x104>)
 80001e8:	709a      	strb	r2, [r3, #2]
	Dez_Segundos = Segundos /10;
 80001ea:	4b1e      	ldr	r3, [pc, #120]	; (8000264 <PrintRelogio+0x118>)
 80001ec:	781b      	ldrb	r3, [r3, #0]
 80001ee:	4a15      	ldr	r2, [pc, #84]	; (8000244 <PrintRelogio+0xf8>)
 80001f0:	fba2 2303 	umull	r2, r3, r2, r3
 80001f4:	08db      	lsrs	r3, r3, #3
 80001f6:	b2db      	uxtb	r3, r3
 80001f8:	461a      	mov	r2, r3
 80001fa:	4b1b      	ldr	r3, [pc, #108]	; (8000268 <PrintRelogio+0x11c>)
 80001fc:	601a      	str	r2, [r3, #0]
	buffer[1] = font[Dez_Segundos];
 80001fe:	4b1a      	ldr	r3, [pc, #104]	; (8000268 <PrintRelogio+0x11c>)
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	4a12      	ldr	r2, [pc, #72]	; (800024c <PrintRelogio+0x100>)
 8000204:	5cd2      	ldrb	r2, [r2, r3]
 8000206:	4b12      	ldr	r3, [pc, #72]	; (8000250 <PrintRelogio+0x104>)
 8000208:	705a      	strb	r2, [r3, #1]
	Uni_Segundos = Segundos % 10;
 800020a:	4b16      	ldr	r3, [pc, #88]	; (8000264 <PrintRelogio+0x118>)
 800020c:	781a      	ldrb	r2, [r3, #0]
 800020e:	4b0d      	ldr	r3, [pc, #52]	; (8000244 <PrintRelogio+0xf8>)
 8000210:	fba3 1302 	umull	r1, r3, r3, r2
 8000214:	08d9      	lsrs	r1, r3, #3
 8000216:	460b      	mov	r3, r1
 8000218:	009b      	lsls	r3, r3, #2
 800021a:	440b      	add	r3, r1
 800021c:	005b      	lsls	r3, r3, #1
 800021e:	1ad3      	subs	r3, r2, r3
 8000220:	b2db      	uxtb	r3, r3
 8000222:	461a      	mov	r2, r3
 8000224:	4b11      	ldr	r3, [pc, #68]	; (800026c <PrintRelogio+0x120>)
 8000226:	601a      	str	r2, [r3, #0]
	buffer[0] = font[Uni_Segundos];
 8000228:	4b10      	ldr	r3, [pc, #64]	; (800026c <PrintRelogio+0x120>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a07      	ldr	r2, [pc, #28]	; (800024c <PrintRelogio+0x100>)
 800022e:	5cd2      	ldrb	r2, [r2, r3]
 8000230:	4b07      	ldr	r3, [pc, #28]	; (8000250 <PrintRelogio+0x104>)
 8000232:	701a      	strb	r2, [r3, #0]
#endif
}
 8000234:	bf00      	nop
 8000236:	370c      	adds	r7, #12
 8000238:	46bd      	mov	sp, r7
 800023a:	bc80      	pop	{r7}
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop
 8000240:	200000e2 	.word	0x200000e2
 8000244:	cccccccd 	.word	0xcccccccd
 8000248:	2000002c 	.word	0x2000002c
 800024c:	08003520 	.word	0x08003520
 8000250:	20000064 	.word	0x20000064
 8000254:	20000030 	.word	0x20000030
 8000258:	20000048 	.word	0x20000048
 800025c:	20000034 	.word	0x20000034
 8000260:	20000038 	.word	0x20000038
 8000264:	2000006b 	.word	0x2000006b
 8000268:	2000003c 	.word	0x2000003c
 800026c:	20000040 	.word	0x20000040

08000270 <MenuHora>:

void MenuHora(void){
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
	//seleciona hora
	buffer[5] = 0x76;	//H
 8000274:	4b60      	ldr	r3, [pc, #384]	; (80003f8 <MenuHora+0x188>)
 8000276:	2276      	movs	r2, #118	; 0x76
 8000278:	715a      	strb	r2, [r3, #5]
	buffer[4] = 0x3F;	//O
 800027a:	4b5f      	ldr	r3, [pc, #380]	; (80003f8 <MenuHora+0x188>)
 800027c:	223f      	movs	r2, #63	; 0x3f
 800027e:	711a      	strb	r2, [r3, #4]
	buffer[3] = 0X00;	//apagado
 8000280:	4b5d      	ldr	r3, [pc, #372]	; (80003f8 <MenuHora+0x188>)
 8000282:	2200      	movs	r2, #0
 8000284:	70da      	strb	r2, [r3, #3]
	buffer[2] = 0x00;	//apagado
 8000286:	4b5c      	ldr	r3, [pc, #368]	; (80003f8 <MenuHora+0x188>)
 8000288:	2200      	movs	r2, #0
 800028a:	709a      	strb	r2, [r3, #2]
	buffer[1] = 0x00;	//apagado
 800028c:	4b5a      	ldr	r3, [pc, #360]	; (80003f8 <MenuHora+0x188>)
 800028e:	2200      	movs	r2, #0
 8000290:	705a      	strb	r2, [r3, #1]
	buffer[0] = 0x00;	//apagado
 8000292:	4b59      	ldr	r3, [pc, #356]	; (80003f8 <MenuHora+0x188>)
 8000294:	2200      	movs	r2, #0
 8000296:	701a      	strb	r2, [r3, #0]

	NovaHora = 0x00;
 8000298:	4b58      	ldr	r3, [pc, #352]	; (80003fc <MenuHora+0x18c>)
 800029a:	2200      	movs	r2, #0
 800029c:	701a      	strb	r2, [r3, #0]
	NovaMin = 0x00;
 800029e:	4b58      	ldr	r3, [pc, #352]	; (8000400 <MenuHora+0x190>)
 80002a0:	2200      	movs	r2, #0
 80002a2:	701a      	strb	r2, [r3, #0]

	while (BotHora == 1)
 80002a4:	e0a1      	b.n	80003ea <MenuHora+0x17a>
	{
		BotEsc = HAL_GPIO_ReadPin(Bot_Esc_GPIO_Port, Bot_Esc_Pin);
 80002a6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002aa:	4856      	ldr	r0, [pc, #344]	; (8000404 <MenuHora+0x194>)
 80002ac:	f001 f936 	bl	800151c <HAL_GPIO_ReadPin>
 80002b0:	4603      	mov	r3, r0
 80002b2:	461a      	mov	r2, r3
 80002b4:	4b54      	ldr	r3, [pc, #336]	; (8000408 <MenuHora+0x198>)
 80002b6:	701a      	strb	r2, [r3, #0]
		HAL_Delay(75);
 80002b8:	204b      	movs	r0, #75	; 0x4b
 80002ba:	f000 fea5 	bl	8001008 <HAL_Delay>
		if (BotEsc == 0) {
 80002be:	4b52      	ldr	r3, [pc, #328]	; (8000408 <MenuHora+0x198>)
 80002c0:	781b      	ldrb	r3, [r3, #0]
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d117      	bne.n	80002f6 <MenuHora+0x86>

			clkTime.Hours = NovaHora;
 80002c6:	4b4d      	ldr	r3, [pc, #308]	; (80003fc <MenuHora+0x18c>)
 80002c8:	781a      	ldrb	r2, [r3, #0]
 80002ca:	4b50      	ldr	r3, [pc, #320]	; (800040c <MenuHora+0x19c>)
 80002cc:	701a      	strb	r2, [r3, #0]
			clkTime.Minutes = NovaMin;
 80002ce:	4b4c      	ldr	r3, [pc, #304]	; (8000400 <MenuHora+0x190>)
 80002d0:	781a      	ldrb	r2, [r3, #0]
 80002d2:	4b4e      	ldr	r3, [pc, #312]	; (800040c <MenuHora+0x19c>)
 80002d4:	705a      	strb	r2, [r3, #1]
			clkTime.Seconds = 0x00;
 80002d6:	4b4d      	ldr	r3, [pc, #308]	; (800040c <MenuHora+0x19c>)
 80002d8:	2200      	movs	r2, #0
 80002da:	709a      	strb	r2, [r3, #2]

			if(HAL_RTC_SetTime(&hrtc, &clkTime, RTC_FORMAT_BIN) != HAL_OK){
 80002dc:	2200      	movs	r2, #0
 80002de:	494b      	ldr	r1, [pc, #300]	; (800040c <MenuHora+0x19c>)
 80002e0:	484b      	ldr	r0, [pc, #300]	; (8000410 <MenuHora+0x1a0>)
 80002e2:	f001 ff7f 	bl	80021e4 <HAL_RTC_SetTime>
 80002e6:	4603      	mov	r3, r0
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d001      	beq.n	80002f0 <MenuHora+0x80>
				Error_Handler();
 80002ec:	f000 fb70 	bl	80009d0 <Error_Handler>
			}

			BotHora	= 0;
 80002f0:	4b48      	ldr	r3, [pc, #288]	; (8000414 <MenuHora+0x1a4>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	601a      	str	r2, [r3, #0]
		}

		AjHora = HAL_GPIO_ReadPin(Ajuste_Hora_GPIO_Port, Ajuste_Hora_Pin);
 80002f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002fa:	4842      	ldr	r0, [pc, #264]	; (8000404 <MenuHora+0x194>)
 80002fc:	f001 f90e 	bl	800151c <HAL_GPIO_ReadPin>
 8000300:	4603      	mov	r3, r0
 8000302:	461a      	mov	r2, r3
 8000304:	4b44      	ldr	r3, [pc, #272]	; (8000418 <MenuHora+0x1a8>)
 8000306:	601a      	str	r2, [r3, #0]
		HAL_Delay(75);
 8000308:	204b      	movs	r0, #75	; 0x4b
 800030a:	f000 fe7d 	bl	8001008 <HAL_Delay>
		if (AjHora == 0){
 800030e:	4b42      	ldr	r3, [pc, #264]	; (8000418 <MenuHora+0x1a8>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	2b00      	cmp	r3, #0
 8000314:	d12c      	bne.n	8000370 <MenuHora+0x100>
			NovaHora ++;
 8000316:	4b39      	ldr	r3, [pc, #228]	; (80003fc <MenuHora+0x18c>)
 8000318:	781b      	ldrb	r3, [r3, #0]
 800031a:	3301      	adds	r3, #1
 800031c:	b2da      	uxtb	r2, r3
 800031e:	4b37      	ldr	r3, [pc, #220]	; (80003fc <MenuHora+0x18c>)
 8000320:	701a      	strb	r2, [r3, #0]
			if (NovaHora == 24){
 8000322:	4b36      	ldr	r3, [pc, #216]	; (80003fc <MenuHora+0x18c>)
 8000324:	781b      	ldrb	r3, [r3, #0]
 8000326:	2b18      	cmp	r3, #24
 8000328:	d102      	bne.n	8000330 <MenuHora+0xc0>
				NovaHora = 0;
 800032a:	4b34      	ldr	r3, [pc, #208]	; (80003fc <MenuHora+0x18c>)
 800032c:	2200      	movs	r2, #0
 800032e:	701a      	strb	r2, [r3, #0]
			}
			buffer[3] = font[NovaHora / 10];
 8000330:	4b32      	ldr	r3, [pc, #200]	; (80003fc <MenuHora+0x18c>)
 8000332:	781b      	ldrb	r3, [r3, #0]
 8000334:	4a39      	ldr	r2, [pc, #228]	; (800041c <MenuHora+0x1ac>)
 8000336:	fba2 2303 	umull	r2, r3, r2, r3
 800033a:	08db      	lsrs	r3, r3, #3
 800033c:	b2db      	uxtb	r3, r3
 800033e:	461a      	mov	r2, r3
 8000340:	4b37      	ldr	r3, [pc, #220]	; (8000420 <MenuHora+0x1b0>)
 8000342:	5c9a      	ldrb	r2, [r3, r2]
 8000344:	4b2c      	ldr	r3, [pc, #176]	; (80003f8 <MenuHora+0x188>)
 8000346:	70da      	strb	r2, [r3, #3]
			buffer[2] = font[NovaHora % 10];
 8000348:	4b2c      	ldr	r3, [pc, #176]	; (80003fc <MenuHora+0x18c>)
 800034a:	781a      	ldrb	r2, [r3, #0]
 800034c:	4b33      	ldr	r3, [pc, #204]	; (800041c <MenuHora+0x1ac>)
 800034e:	fba3 1302 	umull	r1, r3, r3, r2
 8000352:	08d9      	lsrs	r1, r3, #3
 8000354:	460b      	mov	r3, r1
 8000356:	009b      	lsls	r3, r3, #2
 8000358:	440b      	add	r3, r1
 800035a:	005b      	lsls	r3, r3, #1
 800035c:	1ad3      	subs	r3, r2, r3
 800035e:	b2db      	uxtb	r3, r3
 8000360:	461a      	mov	r2, r3
 8000362:	4b2f      	ldr	r3, [pc, #188]	; (8000420 <MenuHora+0x1b0>)
 8000364:	5c9a      	ldrb	r2, [r3, r2]
 8000366:	4b24      	ldr	r3, [pc, #144]	; (80003f8 <MenuHora+0x188>)
 8000368:	709a      	strb	r2, [r3, #2]

			AjHora = 1;
 800036a:	4b2b      	ldr	r3, [pc, #172]	; (8000418 <MenuHora+0x1a8>)
 800036c:	2201      	movs	r2, #1
 800036e:	601a      	str	r2, [r3, #0]
		}

		AjMin = HAL_GPIO_ReadPin(Ajuste_Min_GPIO_Port, Ajuste_Min_Pin);
 8000370:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000374:	4823      	ldr	r0, [pc, #140]	; (8000404 <MenuHora+0x194>)
 8000376:	f001 f8d1 	bl	800151c <HAL_GPIO_ReadPin>
 800037a:	4603      	mov	r3, r0
 800037c:	461a      	mov	r2, r3
 800037e:	4b29      	ldr	r3, [pc, #164]	; (8000424 <MenuHora+0x1b4>)
 8000380:	601a      	str	r2, [r3, #0]
		HAL_Delay(75);
 8000382:	204b      	movs	r0, #75	; 0x4b
 8000384:	f000 fe40 	bl	8001008 <HAL_Delay>
		if (AjMin == 0) {
 8000388:	4b26      	ldr	r3, [pc, #152]	; (8000424 <MenuHora+0x1b4>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	2b00      	cmp	r3, #0
 800038e:	d12c      	bne.n	80003ea <MenuHora+0x17a>
			NovaMin ++;
 8000390:	4b1b      	ldr	r3, [pc, #108]	; (8000400 <MenuHora+0x190>)
 8000392:	781b      	ldrb	r3, [r3, #0]
 8000394:	3301      	adds	r3, #1
 8000396:	b2da      	uxtb	r2, r3
 8000398:	4b19      	ldr	r3, [pc, #100]	; (8000400 <MenuHora+0x190>)
 800039a:	701a      	strb	r2, [r3, #0]
			if (NovaMin > 59) {
 800039c:	4b18      	ldr	r3, [pc, #96]	; (8000400 <MenuHora+0x190>)
 800039e:	781b      	ldrb	r3, [r3, #0]
 80003a0:	2b3b      	cmp	r3, #59	; 0x3b
 80003a2:	d902      	bls.n	80003aa <MenuHora+0x13a>
				NovaMin = 0;
 80003a4:	4b16      	ldr	r3, [pc, #88]	; (8000400 <MenuHora+0x190>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	701a      	strb	r2, [r3, #0]
			}
			buffer[1] = font[NovaMin / 10];
 80003aa:	4b15      	ldr	r3, [pc, #84]	; (8000400 <MenuHora+0x190>)
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	4a1b      	ldr	r2, [pc, #108]	; (800041c <MenuHora+0x1ac>)
 80003b0:	fba2 2303 	umull	r2, r3, r2, r3
 80003b4:	08db      	lsrs	r3, r3, #3
 80003b6:	b2db      	uxtb	r3, r3
 80003b8:	461a      	mov	r2, r3
 80003ba:	4b19      	ldr	r3, [pc, #100]	; (8000420 <MenuHora+0x1b0>)
 80003bc:	5c9a      	ldrb	r2, [r3, r2]
 80003be:	4b0e      	ldr	r3, [pc, #56]	; (80003f8 <MenuHora+0x188>)
 80003c0:	705a      	strb	r2, [r3, #1]
			buffer[0] = font[NovaMin % 10];
 80003c2:	4b0f      	ldr	r3, [pc, #60]	; (8000400 <MenuHora+0x190>)
 80003c4:	781a      	ldrb	r2, [r3, #0]
 80003c6:	4b15      	ldr	r3, [pc, #84]	; (800041c <MenuHora+0x1ac>)
 80003c8:	fba3 1302 	umull	r1, r3, r3, r2
 80003cc:	08d9      	lsrs	r1, r3, #3
 80003ce:	460b      	mov	r3, r1
 80003d0:	009b      	lsls	r3, r3, #2
 80003d2:	440b      	add	r3, r1
 80003d4:	005b      	lsls	r3, r3, #1
 80003d6:	1ad3      	subs	r3, r2, r3
 80003d8:	b2db      	uxtb	r3, r3
 80003da:	461a      	mov	r2, r3
 80003dc:	4b10      	ldr	r3, [pc, #64]	; (8000420 <MenuHora+0x1b0>)
 80003de:	5c9a      	ldrb	r2, [r3, r2]
 80003e0:	4b05      	ldr	r3, [pc, #20]	; (80003f8 <MenuHora+0x188>)
 80003e2:	701a      	strb	r2, [r3, #0]

			AjMin = 1;
 80003e4:	4b0f      	ldr	r3, [pc, #60]	; (8000424 <MenuHora+0x1b4>)
 80003e6:	2201      	movs	r2, #1
 80003e8:	601a      	str	r2, [r3, #0]
	while (BotHora == 1)
 80003ea:	4b0a      	ldr	r3, [pc, #40]	; (8000414 <MenuHora+0x1a4>)
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	2b01      	cmp	r3, #1
 80003f0:	f43f af59 	beq.w	80002a6 <MenuHora+0x36>
		}

	}
}
 80003f4:	bf00      	nop
 80003f6:	bd80      	pop	{r7, pc}
 80003f8:	20000064 	.word	0x20000064
 80003fc:	20000050 	.word	0x20000050
 8000400:	200000e0 	.word	0x200000e0
 8000404:	40010800 	.word	0x40010800
 8000408:	200000e8 	.word	0x200000e8
 800040c:	20000054 	.word	0x20000054
 8000410:	2000006c 	.word	0x2000006c
 8000414:	200000e4 	.word	0x200000e4
 8000418:	200000d8 	.word	0x200000d8
 800041c:	cccccccd 	.word	0xcccccccd
 8000420:	08003520 	.word	0x08003520
 8000424:	20000060 	.word	0x20000060

08000428 <MenuAlarme>:

void MenuAlarme(void){
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
	//seleciona alarme
	buffer[5] = 0x77;	//A
 800042c:	4b5f      	ldr	r3, [pc, #380]	; (80005ac <MenuAlarme+0x184>)
 800042e:	2277      	movs	r2, #119	; 0x77
 8000430:	715a      	strb	r2, [r3, #5]
	buffer[4] = 0x38;	//L
 8000432:	4b5e      	ldr	r3, [pc, #376]	; (80005ac <MenuAlarme+0x184>)
 8000434:	2238      	movs	r2, #56	; 0x38
 8000436:	711a      	strb	r2, [r3, #4]
	buffer[3] = 0X00;	//apagado
 8000438:	4b5c      	ldr	r3, [pc, #368]	; (80005ac <MenuAlarme+0x184>)
 800043a:	2200      	movs	r2, #0
 800043c:	70da      	strb	r2, [r3, #3]
	buffer[2] = 0X00;	//apagado
 800043e:	4b5b      	ldr	r3, [pc, #364]	; (80005ac <MenuAlarme+0x184>)
 8000440:	2200      	movs	r2, #0
 8000442:	709a      	strb	r2, [r3, #2]
	buffer[1] = 0x00;	//apagado
 8000444:	4b59      	ldr	r3, [pc, #356]	; (80005ac <MenuAlarme+0x184>)
 8000446:	2200      	movs	r2, #0
 8000448:	705a      	strb	r2, [r3, #1]
	buffer[0] = 0x00;	//apagado
 800044a:	4b58      	ldr	r3, [pc, #352]	; (80005ac <MenuAlarme+0x184>)
 800044c:	2200      	movs	r2, #0
 800044e:	701a      	strb	r2, [r3, #0]

	AlHora = 0x00;
 8000450:	4b57      	ldr	r3, [pc, #348]	; (80005b0 <MenuAlarme+0x188>)
 8000452:	2200      	movs	r2, #0
 8000454:	701a      	strb	r2, [r3, #0]
	AlMin = 0x00;
 8000456:	4b57      	ldr	r3, [pc, #348]	; (80005b4 <MenuAlarme+0x18c>)
 8000458:	2200      	movs	r2, #0
 800045a:	701a      	strb	r2, [r3, #0]

	while (BotAl == 1)
 800045c:	e09e      	b.n	800059c <MenuAlarme+0x174>
	{
		BotEsc = HAL_GPIO_ReadPin(Bot_Esc_GPIO_Port, Bot_Esc_Pin);
 800045e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000462:	4855      	ldr	r0, [pc, #340]	; (80005b8 <MenuAlarme+0x190>)
 8000464:	f001 f85a 	bl	800151c <HAL_GPIO_ReadPin>
 8000468:	4603      	mov	r3, r0
 800046a:	461a      	mov	r2, r3
 800046c:	4b53      	ldr	r3, [pc, #332]	; (80005bc <MenuAlarme+0x194>)
 800046e:	701a      	strb	r2, [r3, #0]
		HAL_Delay(75);
 8000470:	204b      	movs	r0, #75	; 0x4b
 8000472:	f000 fdc9 	bl	8001008 <HAL_Delay>
		if (BotEsc == 0) {
 8000476:	4b51      	ldr	r3, [pc, #324]	; (80005bc <MenuAlarme+0x194>)
 8000478:	781b      	ldrb	r3, [r3, #0]
 800047a:	2b00      	cmp	r3, #0
 800047c:	d11a      	bne.n	80004b4 <MenuAlarme+0x8c>
			sAlarm.AlarmTime.Hours = AlHora;
 800047e:	4b4c      	ldr	r3, [pc, #304]	; (80005b0 <MenuAlarme+0x188>)
 8000480:	781a      	ldrb	r2, [r3, #0]
 8000482:	4b4f      	ldr	r3, [pc, #316]	; (80005c0 <MenuAlarme+0x198>)
 8000484:	701a      	strb	r2, [r3, #0]
			sAlarm.AlarmTime.Minutes = AlMin;
 8000486:	4b4b      	ldr	r3, [pc, #300]	; (80005b4 <MenuAlarme+0x18c>)
 8000488:	781a      	ldrb	r2, [r3, #0]
 800048a:	4b4d      	ldr	r3, [pc, #308]	; (80005c0 <MenuAlarme+0x198>)
 800048c:	705a      	strb	r2, [r3, #1]
			sAlarm.AlarmTime.Seconds = 0x00;
 800048e:	4b4c      	ldr	r3, [pc, #304]	; (80005c0 <MenuAlarme+0x198>)
 8000490:	2200      	movs	r2, #0
 8000492:	709a      	strb	r2, [r3, #2]
			sAlarm.Alarm = RTC_ALARM_A;
 8000494:	4b4a      	ldr	r3, [pc, #296]	; (80005c0 <MenuAlarme+0x198>)
 8000496:	2200      	movs	r2, #0
 8000498:	605a      	str	r2, [r3, #4]
			if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 800049a:	2200      	movs	r2, #0
 800049c:	4948      	ldr	r1, [pc, #288]	; (80005c0 <MenuAlarme+0x198>)
 800049e:	4849      	ldr	r0, [pc, #292]	; (80005c4 <MenuAlarme+0x19c>)
 80004a0:	f002 f810 	bl	80024c4 <HAL_RTC_SetAlarm_IT>
 80004a4:	4603      	mov	r3, r0
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d001      	beq.n	80004ae <MenuAlarme+0x86>
			{
				Error_Handler();
 80004aa:	f000 fa91 	bl	80009d0 <Error_Handler>
			}
			BotAl = 0;
 80004ae:	4b46      	ldr	r3, [pc, #280]	; (80005c8 <MenuAlarme+0x1a0>)
 80004b0:	2200      	movs	r2, #0
 80004b2:	601a      	str	r2, [r3, #0]
		}

		AjHora = HAL_GPIO_ReadPin(Ajuste_Hora_GPIO_Port, Ajuste_Hora_Pin);
 80004b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004b8:	483f      	ldr	r0, [pc, #252]	; (80005b8 <MenuAlarme+0x190>)
 80004ba:	f001 f82f 	bl	800151c <HAL_GPIO_ReadPin>
 80004be:	4603      	mov	r3, r0
 80004c0:	461a      	mov	r2, r3
 80004c2:	4b42      	ldr	r3, [pc, #264]	; (80005cc <MenuAlarme+0x1a4>)
 80004c4:	601a      	str	r2, [r3, #0]
		HAL_Delay(75);
 80004c6:	204b      	movs	r0, #75	; 0x4b
 80004c8:	f000 fd9e 	bl	8001008 <HAL_Delay>
		if (AjHora == 0){
 80004cc:	4b3f      	ldr	r3, [pc, #252]	; (80005cc <MenuAlarme+0x1a4>)
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d129      	bne.n	8000528 <MenuAlarme+0x100>
			AlHora ++;
 80004d4:	4b36      	ldr	r3, [pc, #216]	; (80005b0 <MenuAlarme+0x188>)
 80004d6:	781b      	ldrb	r3, [r3, #0]
 80004d8:	3301      	adds	r3, #1
 80004da:	b2da      	uxtb	r2, r3
 80004dc:	4b34      	ldr	r3, [pc, #208]	; (80005b0 <MenuAlarme+0x188>)
 80004de:	701a      	strb	r2, [r3, #0]
			if (AlHora == 24){
 80004e0:	4b33      	ldr	r3, [pc, #204]	; (80005b0 <MenuAlarme+0x188>)
 80004e2:	781b      	ldrb	r3, [r3, #0]
 80004e4:	2b18      	cmp	r3, #24
 80004e6:	d102      	bne.n	80004ee <MenuAlarme+0xc6>
				AlHora = 0;
 80004e8:	4b31      	ldr	r3, [pc, #196]	; (80005b0 <MenuAlarme+0x188>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	701a      	strb	r2, [r3, #0]
			}
			buffer[3] = font[AlHora / 10];
 80004ee:	4b30      	ldr	r3, [pc, #192]	; (80005b0 <MenuAlarme+0x188>)
 80004f0:	781b      	ldrb	r3, [r3, #0]
 80004f2:	4a37      	ldr	r2, [pc, #220]	; (80005d0 <MenuAlarme+0x1a8>)
 80004f4:	fba2 2303 	umull	r2, r3, r2, r3
 80004f8:	08db      	lsrs	r3, r3, #3
 80004fa:	b2db      	uxtb	r3, r3
 80004fc:	461a      	mov	r2, r3
 80004fe:	4b35      	ldr	r3, [pc, #212]	; (80005d4 <MenuAlarme+0x1ac>)
 8000500:	5c9a      	ldrb	r2, [r3, r2]
 8000502:	4b2a      	ldr	r3, [pc, #168]	; (80005ac <MenuAlarme+0x184>)
 8000504:	70da      	strb	r2, [r3, #3]
			buffer[2] = font[AlHora % 10];
 8000506:	4b2a      	ldr	r3, [pc, #168]	; (80005b0 <MenuAlarme+0x188>)
 8000508:	781a      	ldrb	r2, [r3, #0]
 800050a:	4b31      	ldr	r3, [pc, #196]	; (80005d0 <MenuAlarme+0x1a8>)
 800050c:	fba3 1302 	umull	r1, r3, r3, r2
 8000510:	08d9      	lsrs	r1, r3, #3
 8000512:	460b      	mov	r3, r1
 8000514:	009b      	lsls	r3, r3, #2
 8000516:	440b      	add	r3, r1
 8000518:	005b      	lsls	r3, r3, #1
 800051a:	1ad3      	subs	r3, r2, r3
 800051c:	b2db      	uxtb	r3, r3
 800051e:	461a      	mov	r2, r3
 8000520:	4b2c      	ldr	r3, [pc, #176]	; (80005d4 <MenuAlarme+0x1ac>)
 8000522:	5c9a      	ldrb	r2, [r3, r2]
 8000524:	4b21      	ldr	r3, [pc, #132]	; (80005ac <MenuAlarme+0x184>)
 8000526:	709a      	strb	r2, [r3, #2]
		}

		AjMin = HAL_GPIO_ReadPin(Ajuste_Min_GPIO_Port, Ajuste_Min_Pin);
 8000528:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800052c:	4822      	ldr	r0, [pc, #136]	; (80005b8 <MenuAlarme+0x190>)
 800052e:	f000 fff5 	bl	800151c <HAL_GPIO_ReadPin>
 8000532:	4603      	mov	r3, r0
 8000534:	461a      	mov	r2, r3
 8000536:	4b28      	ldr	r3, [pc, #160]	; (80005d8 <MenuAlarme+0x1b0>)
 8000538:	601a      	str	r2, [r3, #0]
		HAL_Delay(75);
 800053a:	204b      	movs	r0, #75	; 0x4b
 800053c:	f000 fd64 	bl	8001008 <HAL_Delay>
		if (AjMin == 0) {
 8000540:	4b25      	ldr	r3, [pc, #148]	; (80005d8 <MenuAlarme+0x1b0>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	2b00      	cmp	r3, #0
 8000546:	d129      	bne.n	800059c <MenuAlarme+0x174>
			AlMin ++;
 8000548:	4b1a      	ldr	r3, [pc, #104]	; (80005b4 <MenuAlarme+0x18c>)
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	3301      	adds	r3, #1
 800054e:	b2da      	uxtb	r2, r3
 8000550:	4b18      	ldr	r3, [pc, #96]	; (80005b4 <MenuAlarme+0x18c>)
 8000552:	701a      	strb	r2, [r3, #0]
			if (AlMin > 59) {
 8000554:	4b17      	ldr	r3, [pc, #92]	; (80005b4 <MenuAlarme+0x18c>)
 8000556:	781b      	ldrb	r3, [r3, #0]
 8000558:	2b3b      	cmp	r3, #59	; 0x3b
 800055a:	d902      	bls.n	8000562 <MenuAlarme+0x13a>
				AlMin = 0;
 800055c:	4b15      	ldr	r3, [pc, #84]	; (80005b4 <MenuAlarme+0x18c>)
 800055e:	2200      	movs	r2, #0
 8000560:	701a      	strb	r2, [r3, #0]
			}
			buffer[1] = font[AlMin / 10];
 8000562:	4b14      	ldr	r3, [pc, #80]	; (80005b4 <MenuAlarme+0x18c>)
 8000564:	781b      	ldrb	r3, [r3, #0]
 8000566:	4a1a      	ldr	r2, [pc, #104]	; (80005d0 <MenuAlarme+0x1a8>)
 8000568:	fba2 2303 	umull	r2, r3, r2, r3
 800056c:	08db      	lsrs	r3, r3, #3
 800056e:	b2db      	uxtb	r3, r3
 8000570:	461a      	mov	r2, r3
 8000572:	4b18      	ldr	r3, [pc, #96]	; (80005d4 <MenuAlarme+0x1ac>)
 8000574:	5c9a      	ldrb	r2, [r3, r2]
 8000576:	4b0d      	ldr	r3, [pc, #52]	; (80005ac <MenuAlarme+0x184>)
 8000578:	705a      	strb	r2, [r3, #1]
			buffer[0] = font[AlMin % 10];
 800057a:	4b0e      	ldr	r3, [pc, #56]	; (80005b4 <MenuAlarme+0x18c>)
 800057c:	781a      	ldrb	r2, [r3, #0]
 800057e:	4b14      	ldr	r3, [pc, #80]	; (80005d0 <MenuAlarme+0x1a8>)
 8000580:	fba3 1302 	umull	r1, r3, r3, r2
 8000584:	08d9      	lsrs	r1, r3, #3
 8000586:	460b      	mov	r3, r1
 8000588:	009b      	lsls	r3, r3, #2
 800058a:	440b      	add	r3, r1
 800058c:	005b      	lsls	r3, r3, #1
 800058e:	1ad3      	subs	r3, r2, r3
 8000590:	b2db      	uxtb	r3, r3
 8000592:	461a      	mov	r2, r3
 8000594:	4b0f      	ldr	r3, [pc, #60]	; (80005d4 <MenuAlarme+0x1ac>)
 8000596:	5c9a      	ldrb	r2, [r3, r2]
 8000598:	4b04      	ldr	r3, [pc, #16]	; (80005ac <MenuAlarme+0x184>)
 800059a:	701a      	strb	r2, [r3, #0]
	while (BotAl == 1)
 800059c:	4b0a      	ldr	r3, [pc, #40]	; (80005c8 <MenuAlarme+0x1a0>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	2b01      	cmp	r3, #1
 80005a2:	f43f af5c 	beq.w	800045e <MenuAlarme+0x36>
		}
	}
}
 80005a6:	bf00      	nop
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	20000064 	.word	0x20000064
 80005b0:	200000d4 	.word	0x200000d4
 80005b4:	20000080 	.word	0x20000080
 80005b8:	40010800 	.word	0x40010800
 80005bc:	200000e8 	.word	0x200000e8
 80005c0:	20000058 	.word	0x20000058
 80005c4:	2000006c 	.word	0x2000006c
 80005c8:	200000dc 	.word	0x200000dc
 80005cc:	200000d8 	.word	0x200000d8
 80005d0:	cccccccd 	.word	0xcccccccd
 80005d4:	08003520 	.word	0x08003520
 80005d8:	20000060 	.word	0x20000060

080005dc <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	alarmflag = 1;
 80005e4:	4b03      	ldr	r3, [pc, #12]	; (80005f4 <HAL_RTC_AlarmAEventCallback+0x18>)
 80005e6:	2201      	movs	r2, #1
 80005e8:	701a      	strb	r2, [r3, #0]
}
 80005ea:	bf00      	nop
 80005ec:	370c      	adds	r7, #12
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bc80      	pop	{r7}
 80005f2:	4770      	bx	lr
 80005f4:	20000028 	.word	0x20000028

080005f8 <Alarm_On>:

void Alarm_On(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LedAlarme_GPIO_Port, LedAlarme_Pin);
 80005fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000600:	4803      	ldr	r0, [pc, #12]	; (8000610 <Alarm_On+0x18>)
 8000602:	f000 ffba 	bl	800157a <HAL_GPIO_TogglePin>
	HAL_Delay(250);
 8000606:	20fa      	movs	r0, #250	; 0xfa
 8000608:	f000 fcfe 	bl	8001008 <HAL_Delay>
}
 800060c:	bf00      	nop
 800060e:	bd80      	pop	{r7, pc}
 8000610:	40010c00 	.word	0x40010c00

08000614 <DesAlarm>:

void DesAlarm(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LedAlarme_GPIO_Port, LedAlarme_Pin, GPIO_PIN_RESET);
 8000618:	2200      	movs	r2, #0
 800061a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800061e:	4804      	ldr	r0, [pc, #16]	; (8000630 <DesAlarm+0x1c>)
 8000620:	f000 ff93 	bl	800154a <HAL_GPIO_WritePin>
	alarmflag = 0;
 8000624:	4b03      	ldr	r3, [pc, #12]	; (8000634 <DesAlarm+0x20>)
 8000626:	2200      	movs	r2, #0
 8000628:	701a      	strb	r2, [r3, #0]
}
 800062a:	bf00      	nop
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	40010c00 	.word	0x40010c00
 8000634:	20000028 	.word	0x20000028

08000638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800063c:	f000 fc82 	bl	8000f44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000640:	f000 f884 	bl	800074c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000644:	f000 f948 	bl	80008d8 <MX_GPIO_Init>
  MX_RTC_Init();
 8000648:	f000 f8de 	bl	8000808 <MX_RTC_Init>
  MX_TIM2_Init();
 800064c:	f000 f8f8 	bl	8000840 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  //inicializa timer 2
  HAL_TIM_Base_Start_IT(&htim2);
 8000650:	4833      	ldr	r0, [pc, #204]	; (8000720 <main+0xe8>)
 8000652:	f002 fb73 	bl	8002d3c <HAL_TIM_Base_Start_IT>

  HAL_RTC_Init(&hrtc);
 8000656:	4833      	ldr	r0, [pc, #204]	; (8000724 <main+0xec>)
 8000658:	f001 fd2e 	bl	80020b8 <HAL_RTC_Init>
  HAL_RTCEx_SetSecond_IT(&hrtc);
 800065c:	4831      	ldr	r0, [pc, #196]	; (8000724 <main+0xec>)
 800065e:	f002 faaf 	bl	8002bc0 <HAL_RTCEx_SetSecond_IT>
	  HAL_Delay(500);
#endif

#else

	  HAL_RTC_GetTime(&hrtc, &clkTime, RTC_FORMAT_BIN);
 8000662:	2200      	movs	r2, #0
 8000664:	4930      	ldr	r1, [pc, #192]	; (8000728 <main+0xf0>)
 8000666:	482f      	ldr	r0, [pc, #188]	; (8000724 <main+0xec>)
 8000668:	f001 fe54 	bl	8002314 <HAL_RTC_GetTime>

	  Horas = clkTime.Hours;
 800066c:	4b2e      	ldr	r3, [pc, #184]	; (8000728 <main+0xf0>)
 800066e:	781a      	ldrb	r2, [r3, #0]
 8000670:	4b2e      	ldr	r3, [pc, #184]	; (800072c <main+0xf4>)
 8000672:	701a      	strb	r2, [r3, #0]
	  Minutos = clkTime.Minutes;
 8000674:	4b2c      	ldr	r3, [pc, #176]	; (8000728 <main+0xf0>)
 8000676:	785a      	ldrb	r2, [r3, #1]
 8000678:	4b2d      	ldr	r3, [pc, #180]	; (8000730 <main+0xf8>)
 800067a:	701a      	strb	r2, [r3, #0]
#if ComSeg
	  Segundos = clkTime.Seconds;
 800067c:	4b2a      	ldr	r3, [pc, #168]	; (8000728 <main+0xf0>)
 800067e:	789a      	ldrb	r2, [r3, #2]
 8000680:	4b2c      	ldr	r3, [pc, #176]	; (8000734 <main+0xfc>)
 8000682:	701a      	strb	r2, [r3, #0]
	  if (!(Segundos % 2)) {
 8000684:	4b2b      	ldr	r3, [pc, #172]	; (8000734 <main+0xfc>)
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	f003 0301 	and.w	r3, r3, #1
 800068c:	b2db      	uxtb	r3, r3
 800068e:	2b00      	cmp	r3, #0
 8000690:	d103      	bne.n	800069a <main+0x62>
		  buffer[6] = 0x80;
 8000692:	4b29      	ldr	r3, [pc, #164]	; (8000738 <main+0x100>)
 8000694:	2280      	movs	r2, #128	; 0x80
 8000696:	719a      	strb	r2, [r3, #6]
 8000698:	e002      	b.n	80006a0 <main+0x68>
	  }else buffer[6] = 0x00;
 800069a:	4b27      	ldr	r3, [pc, #156]	; (8000738 <main+0x100>)
 800069c:	2200      	movs	r2, #0
 800069e:	719a      	strb	r2, [r3, #6]

	  PrintRelogio(Segundos);
 80006a0:	4b24      	ldr	r3, [pc, #144]	; (8000734 <main+0xfc>)
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	4618      	mov	r0, r3
 80006a6:	f7ff fd51 	bl	800014c <PrintRelogio>
#endif
	  PrintRelogio(Minutos);
 80006aa:	4b21      	ldr	r3, [pc, #132]	; (8000730 <main+0xf8>)
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	4618      	mov	r0, r3
 80006b0:	f7ff fd4c 	bl	800014c <PrintRelogio>
	  PrintRelogio(Horas);
 80006b4:	4b1d      	ldr	r3, [pc, #116]	; (800072c <main+0xf4>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	4618      	mov	r0, r3
 80006ba:	f7ff fd47 	bl	800014c <PrintRelogio>
#endif	//relogio

	  //Verifica botao Hora
	  if (HAL_GPIO_ReadPin(Bot_Hora_GPIO_Port, Bot_Hora_Pin) == GPIO_PIN_RESET){
 80006be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006c2:	481e      	ldr	r0, [pc, #120]	; (800073c <main+0x104>)
 80006c4:	f000 ff2a 	bl	800151c <HAL_GPIO_ReadPin>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d107      	bne.n	80006de <main+0xa6>
		  HAL_Delay(125);
 80006ce:	207d      	movs	r0, #125	; 0x7d
 80006d0:	f000 fc9a 	bl	8001008 <HAL_Delay>
		  BotHora = 1;
 80006d4:	4b1a      	ldr	r3, [pc, #104]	; (8000740 <main+0x108>)
 80006d6:	2201      	movs	r2, #1
 80006d8:	601a      	str	r2, [r3, #0]
		  MenuHora();
 80006da:	f7ff fdc9 	bl	8000270 <MenuHora>
	  }

	  //verifica botao de Alarme
	  if (HAL_GPIO_ReadPin(Bot_Alarme_GPIO_Port, Bot_Alarme_Pin) == GPIO_PIN_RESET){
 80006de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006e2:	4816      	ldr	r0, [pc, #88]	; (800073c <main+0x104>)
 80006e4:	f000 ff1a 	bl	800151c <HAL_GPIO_ReadPin>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d107      	bne.n	80006fe <main+0xc6>
		  HAL_Delay(125);
 80006ee:	207d      	movs	r0, #125	; 0x7d
 80006f0:	f000 fc8a 	bl	8001008 <HAL_Delay>
		  BotAl = 1;
 80006f4:	4b13      	ldr	r3, [pc, #76]	; (8000744 <main+0x10c>)
 80006f6:	2201      	movs	r2, #1
 80006f8:	601a      	str	r2, [r3, #0]
		  MenuAlarme();
 80006fa:	f7ff fe95 	bl	8000428 <MenuAlarme>
	  }

	  //Teste de Alarme
	  if (alarmflag)
 80006fe:	4b12      	ldr	r3, [pc, #72]	; (8000748 <main+0x110>)
 8000700:	781b      	ldrb	r3, [r3, #0]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <main+0xd2>
	  {
		  Alarm_On();
 8000706:	f7ff ff77 	bl	80005f8 <Alarm_On>
	  }

	  if (HAL_GPIO_ReadPin(Bot_Esc_GPIO_Port, Bot_Esc_Pin) == GPIO_PIN_RESET){
 800070a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800070e:	480b      	ldr	r0, [pc, #44]	; (800073c <main+0x104>)
 8000710:	f000 ff04 	bl	800151c <HAL_GPIO_ReadPin>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d1a3      	bne.n	8000662 <main+0x2a>
		  DesAlarm();
 800071a:	f7ff ff7b 	bl	8000614 <DesAlarm>
	  HAL_RTC_GetTime(&hrtc, &clkTime, RTC_FORMAT_BIN);
 800071e:	e7a0      	b.n	8000662 <main+0x2a>
 8000720:	2000008c 	.word	0x2000008c
 8000724:	2000006c 	.word	0x2000006c
 8000728:	20000054 	.word	0x20000054
 800072c:	200000e2 	.word	0x200000e2
 8000730:	20000048 	.word	0x20000048
 8000734:	2000006b 	.word	0x2000006b
 8000738:	20000064 	.word	0x20000064
 800073c:	40010800 	.word	0x40010800
 8000740:	200000e4 	.word	0x200000e4
 8000744:	200000dc 	.word	0x200000dc
 8000748:	20000028 	.word	0x20000028

0800074c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b094      	sub	sp, #80	; 0x50
 8000750:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000752:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000756:	2228      	movs	r2, #40	; 0x28
 8000758:	2100      	movs	r1, #0
 800075a:	4618      	mov	r0, r3
 800075c:	f002 feb8 	bl	80034d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000760:	f107 0314 	add.w	r3, r7, #20
 8000764:	2200      	movs	r2, #0
 8000766:	601a      	str	r2, [r3, #0]
 8000768:	605a      	str	r2, [r3, #4]
 800076a:	609a      	str	r2, [r3, #8]
 800076c:	60da      	str	r2, [r3, #12]
 800076e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000770:	1d3b      	adds	r3, r7, #4
 8000772:	2200      	movs	r2, #0
 8000774:	601a      	str	r2, [r3, #0]
 8000776:	605a      	str	r2, [r3, #4]
 8000778:	609a      	str	r2, [r3, #8]
 800077a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800077c:	2305      	movs	r3, #5
 800077e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000780:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000784:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000786:	2300      	movs	r3, #0
 8000788:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800078a:	2301      	movs	r3, #1
 800078c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800078e:	2301      	movs	r3, #1
 8000790:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000792:	2302      	movs	r3, #2
 8000794:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000796:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800079a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800079c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80007a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007a6:	4618      	mov	r0, r3
 80007a8:	f000 ff0c 	bl	80015c4 <HAL_RCC_OscConfig>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80007b2:	f000 f90d 	bl	80009d0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007b6:	230f      	movs	r3, #15
 80007b8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ba:	2302      	movs	r3, #2
 80007bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007be:	2300      	movs	r3, #0
 80007c0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007c6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007c8:	2300      	movs	r3, #0
 80007ca:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007cc:	f107 0314 	add.w	r3, r7, #20
 80007d0:	2102      	movs	r1, #2
 80007d2:	4618      	mov	r0, r3
 80007d4:	f001 f976 	bl	8001ac4 <HAL_RCC_ClockConfig>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80007de:	f000 f8f7 	bl	80009d0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80007e2:	2301      	movs	r3, #1
 80007e4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80007e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007ea:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007ec:	1d3b      	adds	r3, r7, #4
 80007ee:	4618      	mov	r0, r3
 80007f0:	f001 faf0 	bl	8001dd4 <HAL_RCCEx_PeriphCLKConfig>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80007fa:	f000 f8e9 	bl	80009d0 <Error_Handler>
  }
}
 80007fe:	bf00      	nop
 8000800:	3750      	adds	r7, #80	; 0x50
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
	...

08000808 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800080c:	4b0a      	ldr	r3, [pc, #40]	; (8000838 <MX_RTC_Init+0x30>)
 800080e:	4a0b      	ldr	r2, [pc, #44]	; (800083c <MX_RTC_Init+0x34>)
 8000810:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8000812:	4b09      	ldr	r3, [pc, #36]	; (8000838 <MX_RTC_Init+0x30>)
 8000814:	f04f 32ff 	mov.w	r2, #4294967295
 8000818:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 800081a:	4b07      	ldr	r3, [pc, #28]	; (8000838 <MX_RTC_Init+0x30>)
 800081c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000820:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000822:	4805      	ldr	r0, [pc, #20]	; (8000838 <MX_RTC_Init+0x30>)
 8000824:	f001 fc48 	bl	80020b8 <HAL_RTC_Init>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <MX_RTC_Init+0x2a>
  {
    Error_Handler();
 800082e:	f000 f8cf 	bl	80009d0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000832:	bf00      	nop
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	2000006c 	.word	0x2000006c
 800083c:	40002800 	.word	0x40002800

08000840 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b086      	sub	sp, #24
 8000844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000846:	f107 0308 	add.w	r3, r7, #8
 800084a:	2200      	movs	r2, #0
 800084c:	601a      	str	r2, [r3, #0]
 800084e:	605a      	str	r2, [r3, #4]
 8000850:	609a      	str	r2, [r3, #8]
 8000852:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000854:	463b      	mov	r3, r7
 8000856:	2200      	movs	r2, #0
 8000858:	601a      	str	r2, [r3, #0]
 800085a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800085c:	4b1d      	ldr	r3, [pc, #116]	; (80008d4 <MX_TIM2_Init+0x94>)
 800085e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000862:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8000864:	4b1b      	ldr	r3, [pc, #108]	; (80008d4 <MX_TIM2_Init+0x94>)
 8000866:	2247      	movs	r2, #71	; 0x47
 8000868:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800086a:	4b1a      	ldr	r3, [pc, #104]	; (80008d4 <MX_TIM2_Init+0x94>)
 800086c:	2200      	movs	r2, #0
 800086e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000870:	4b18      	ldr	r3, [pc, #96]	; (80008d4 <MX_TIM2_Init+0x94>)
 8000872:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000876:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000878:	4b16      	ldr	r3, [pc, #88]	; (80008d4 <MX_TIM2_Init+0x94>)
 800087a:	2200      	movs	r2, #0
 800087c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800087e:	4b15      	ldr	r3, [pc, #84]	; (80008d4 <MX_TIM2_Init+0x94>)
 8000880:	2200      	movs	r2, #0
 8000882:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000884:	4813      	ldr	r0, [pc, #76]	; (80008d4 <MX_TIM2_Init+0x94>)
 8000886:	f002 fa0a 	bl	8002c9e <HAL_TIM_Base_Init>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000890:	f000 f89e 	bl	80009d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000894:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000898:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800089a:	f107 0308 	add.w	r3, r7, #8
 800089e:	4619      	mov	r1, r3
 80008a0:	480c      	ldr	r0, [pc, #48]	; (80008d4 <MX_TIM2_Init+0x94>)
 80008a2:	f002 fba5 	bl	8002ff0 <HAL_TIM_ConfigClockSource>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80008ac:	f000 f890 	bl	80009d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008b0:	2300      	movs	r3, #0
 80008b2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008b4:	2300      	movs	r3, #0
 80008b6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008b8:	463b      	mov	r3, r7
 80008ba:	4619      	mov	r1, r3
 80008bc:	4805      	ldr	r0, [pc, #20]	; (80008d4 <MX_TIM2_Init+0x94>)
 80008be:	f002 fd73 	bl	80033a8 <HAL_TIMEx_MasterConfigSynchronization>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80008c8:	f000 f882 	bl	80009d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80008cc:	bf00      	nop
 80008ce:	3718      	adds	r7, #24
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	2000008c 	.word	0x2000008c

080008d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b088      	sub	sp, #32
 80008dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008de:	f107 0310 	add.w	r3, r7, #16
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
 80008e6:	605a      	str	r2, [r3, #4]
 80008e8:	609a      	str	r2, [r3, #8]
 80008ea:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ec:	4b35      	ldr	r3, [pc, #212]	; (80009c4 <MX_GPIO_Init+0xec>)
 80008ee:	699b      	ldr	r3, [r3, #24]
 80008f0:	4a34      	ldr	r2, [pc, #208]	; (80009c4 <MX_GPIO_Init+0xec>)
 80008f2:	f043 0310 	orr.w	r3, r3, #16
 80008f6:	6193      	str	r3, [r2, #24]
 80008f8:	4b32      	ldr	r3, [pc, #200]	; (80009c4 <MX_GPIO_Init+0xec>)
 80008fa:	699b      	ldr	r3, [r3, #24]
 80008fc:	f003 0310 	and.w	r3, r3, #16
 8000900:	60fb      	str	r3, [r7, #12]
 8000902:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000904:	4b2f      	ldr	r3, [pc, #188]	; (80009c4 <MX_GPIO_Init+0xec>)
 8000906:	699b      	ldr	r3, [r3, #24]
 8000908:	4a2e      	ldr	r2, [pc, #184]	; (80009c4 <MX_GPIO_Init+0xec>)
 800090a:	f043 0320 	orr.w	r3, r3, #32
 800090e:	6193      	str	r3, [r2, #24]
 8000910:	4b2c      	ldr	r3, [pc, #176]	; (80009c4 <MX_GPIO_Init+0xec>)
 8000912:	699b      	ldr	r3, [r3, #24]
 8000914:	f003 0320 	and.w	r3, r3, #32
 8000918:	60bb      	str	r3, [r7, #8]
 800091a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800091c:	4b29      	ldr	r3, [pc, #164]	; (80009c4 <MX_GPIO_Init+0xec>)
 800091e:	699b      	ldr	r3, [r3, #24]
 8000920:	4a28      	ldr	r2, [pc, #160]	; (80009c4 <MX_GPIO_Init+0xec>)
 8000922:	f043 0304 	orr.w	r3, r3, #4
 8000926:	6193      	str	r3, [r2, #24]
 8000928:	4b26      	ldr	r3, [pc, #152]	; (80009c4 <MX_GPIO_Init+0xec>)
 800092a:	699b      	ldr	r3, [r3, #24]
 800092c:	f003 0304 	and.w	r3, r3, #4
 8000930:	607b      	str	r3, [r7, #4]
 8000932:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000934:	4b23      	ldr	r3, [pc, #140]	; (80009c4 <MX_GPIO_Init+0xec>)
 8000936:	699b      	ldr	r3, [r3, #24]
 8000938:	4a22      	ldr	r2, [pc, #136]	; (80009c4 <MX_GPIO_Init+0xec>)
 800093a:	f043 0308 	orr.w	r3, r3, #8
 800093e:	6193      	str	r3, [r2, #24]
 8000940:	4b20      	ldr	r3, [pc, #128]	; (80009c4 <MX_GPIO_Init+0xec>)
 8000942:	699b      	ldr	r3, [r3, #24]
 8000944:	f003 0308 	and.w	r3, r3, #8
 8000948:	603b      	str	r3, [r7, #0]
 800094a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEGA_Pin|SEGB_Pin|SEGC_Pin|SEGD_Pin
 800094c:	2200      	movs	r2, #0
 800094e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8000952:	481d      	ldr	r0, [pc, #116]	; (80009c8 <MX_GPIO_Init+0xf0>)
 8000954:	f000 fdf9 	bl	800154a <HAL_GPIO_WritePin>
                          |SEGE_Pin|SEGF_Pin|SEGG_Pin|SEGP_Pin
                          |DIG_6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIG_1_Pin|DIG_2_Pin|DIG_3_Pin|DIG_4_Pin
 8000958:	2200      	movs	r2, #0
 800095a:	f44f 417e 	mov.w	r1, #65024	; 0xfe00
 800095e:	481b      	ldr	r0, [pc, #108]	; (80009cc <MX_GPIO_Init+0xf4>)
 8000960:	f000 fdf3 	bl	800154a <HAL_GPIO_WritePin>
                          |DIG_LED_Pin|DIG_5_Pin|LedAlarme_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SEGA_Pin SEGB_Pin SEGC_Pin SEGD_Pin
                           SEGE_Pin SEGF_Pin SEGG_Pin SEGP_Pin
                           DIG_6_Pin */
  GPIO_InitStruct.Pin = SEGA_Pin|SEGB_Pin|SEGC_Pin|SEGD_Pin
 8000964:	f240 13ff 	movw	r3, #511	; 0x1ff
 8000968:	613b      	str	r3, [r7, #16]
                          |SEGE_Pin|SEGF_Pin|SEGG_Pin|SEGP_Pin
                          |DIG_6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800096a:	2301      	movs	r3, #1
 800096c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096e:	2300      	movs	r3, #0
 8000970:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000972:	2302      	movs	r3, #2
 8000974:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000976:	f107 0310 	add.w	r3, r7, #16
 800097a:	4619      	mov	r1, r3
 800097c:	4812      	ldr	r0, [pc, #72]	; (80009c8 <MX_GPIO_Init+0xf0>)
 800097e:	f000 fc73 	bl	8001268 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIG_1_Pin DIG_2_Pin DIG_3_Pin DIG_4_Pin
                           DIG_LED_Pin DIG_5_Pin LedAlarme_Pin */
  GPIO_InitStruct.Pin = DIG_1_Pin|DIG_2_Pin|DIG_3_Pin|DIG_4_Pin
 8000982:	f44f 437e 	mov.w	r3, #65024	; 0xfe00
 8000986:	613b      	str	r3, [r7, #16]
                          |DIG_LED_Pin|DIG_5_Pin|LedAlarme_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000988:	2301      	movs	r3, #1
 800098a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000990:	2302      	movs	r3, #2
 8000992:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000994:	f107 0310 	add.w	r3, r7, #16
 8000998:	4619      	mov	r1, r3
 800099a:	480c      	ldr	r0, [pc, #48]	; (80009cc <MX_GPIO_Init+0xf4>)
 800099c:	f000 fc64 	bl	8001268 <HAL_GPIO_Init>

  /*Configure GPIO pins : Bot_Esc_Pin Bot_Alarme_Pin Bot_Hora_Pin Ajuste_Hora_Pin
                           Ajuste_Min_Pin */
  GPIO_InitStruct.Pin = Bot_Esc_Pin|Bot_Alarme_Pin|Bot_Hora_Pin|Ajuste_Hora_Pin
 80009a0:	f44f 431e 	mov.w	r3, #40448	; 0x9e00
 80009a4:	613b      	str	r3, [r7, #16]
                          |Ajuste_Min_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009a6:	2300      	movs	r3, #0
 80009a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009aa:	2301      	movs	r3, #1
 80009ac:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ae:	f107 0310 	add.w	r3, r7, #16
 80009b2:	4619      	mov	r1, r3
 80009b4:	4804      	ldr	r0, [pc, #16]	; (80009c8 <MX_GPIO_Init+0xf0>)
 80009b6:	f000 fc57 	bl	8001268 <HAL_GPIO_Init>

}
 80009ba:	bf00      	nop
 80009bc:	3720      	adds	r7, #32
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	40021000 	.word	0x40021000
 80009c8:	40010800 	.word	0x40010800
 80009cc:	40010c00 	.word	0x40010c00

080009d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80009d4:	bf00      	nop
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bc80      	pop	{r7}
 80009da:	4770      	bx	lr

080009dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	b085      	sub	sp, #20
 80009e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80009e2:	4b15      	ldr	r3, [pc, #84]	; (8000a38 <HAL_MspInit+0x5c>)
 80009e4:	699b      	ldr	r3, [r3, #24]
 80009e6:	4a14      	ldr	r2, [pc, #80]	; (8000a38 <HAL_MspInit+0x5c>)
 80009e8:	f043 0301 	orr.w	r3, r3, #1
 80009ec:	6193      	str	r3, [r2, #24]
 80009ee:	4b12      	ldr	r3, [pc, #72]	; (8000a38 <HAL_MspInit+0x5c>)
 80009f0:	699b      	ldr	r3, [r3, #24]
 80009f2:	f003 0301 	and.w	r3, r3, #1
 80009f6:	60bb      	str	r3, [r7, #8]
 80009f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009fa:	4b0f      	ldr	r3, [pc, #60]	; (8000a38 <HAL_MspInit+0x5c>)
 80009fc:	69db      	ldr	r3, [r3, #28]
 80009fe:	4a0e      	ldr	r2, [pc, #56]	; (8000a38 <HAL_MspInit+0x5c>)
 8000a00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a04:	61d3      	str	r3, [r2, #28]
 8000a06:	4b0c      	ldr	r3, [pc, #48]	; (8000a38 <HAL_MspInit+0x5c>)
 8000a08:	69db      	ldr	r3, [r3, #28]
 8000a0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a0e:	607b      	str	r3, [r7, #4]
 8000a10:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000a12:	4b0a      	ldr	r3, [pc, #40]	; (8000a3c <HAL_MspInit+0x60>)
 8000a14:	685b      	ldr	r3, [r3, #4]
 8000a16:	60fb      	str	r3, [r7, #12]
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000a1e:	60fb      	str	r3, [r7, #12]
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a26:	60fb      	str	r3, [r7, #12]
 8000a28:	4a04      	ldr	r2, [pc, #16]	; (8000a3c <HAL_MspInit+0x60>)
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a2e:	bf00      	nop
 8000a30:	3714      	adds	r7, #20
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bc80      	pop	{r7}
 8000a36:	4770      	bx	lr
 8000a38:	40021000 	.word	0x40021000
 8000a3c:	40010000 	.word	0x40010000

08000a40 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b084      	sub	sp, #16
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a13      	ldr	r2, [pc, #76]	; (8000a9c <HAL_RTC_MspInit+0x5c>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d120      	bne.n	8000a94 <HAL_RTC_MspInit+0x54>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8000a52:	f000 fdab 	bl	80015ac <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8000a56:	4b12      	ldr	r3, [pc, #72]	; (8000aa0 <HAL_RTC_MspInit+0x60>)
 8000a58:	69db      	ldr	r3, [r3, #28]
 8000a5a:	4a11      	ldr	r2, [pc, #68]	; (8000aa0 <HAL_RTC_MspInit+0x60>)
 8000a5c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000a60:	61d3      	str	r3, [r2, #28]
 8000a62:	4b0f      	ldr	r3, [pc, #60]	; (8000aa0 <HAL_RTC_MspInit+0x60>)
 8000a64:	69db      	ldr	r3, [r3, #28]
 8000a66:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000a6a:	60fb      	str	r3, [r7, #12]
 8000a6c:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000a6e:	4b0d      	ldr	r3, [pc, #52]	; (8000aa4 <HAL_RTC_MspInit+0x64>)
 8000a70:	2201      	movs	r2, #1
 8000a72:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8000a74:	2200      	movs	r2, #0
 8000a76:	2100      	movs	r1, #0
 8000a78:	2003      	movs	r0, #3
 8000a7a:	f000 fbbe 	bl	80011fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000a7e:	2003      	movs	r0, #3
 8000a80:	f000 fbd7 	bl	8001232 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8000a84:	2200      	movs	r2, #0
 8000a86:	2100      	movs	r1, #0
 8000a88:	2029      	movs	r0, #41	; 0x29
 8000a8a:	f000 fbb6 	bl	80011fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000a8e:	2029      	movs	r0, #41	; 0x29
 8000a90:	f000 fbcf 	bl	8001232 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000a94:	bf00      	nop
 8000a96:	3710      	adds	r7, #16
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	40002800 	.word	0x40002800
 8000aa0:	40021000 	.word	0x40021000
 8000aa4:	4242043c 	.word	0x4242043c

08000aa8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b084      	sub	sp, #16
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ab8:	d113      	bne.n	8000ae2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000aba:	4b0c      	ldr	r3, [pc, #48]	; (8000aec <HAL_TIM_Base_MspInit+0x44>)
 8000abc:	69db      	ldr	r3, [r3, #28]
 8000abe:	4a0b      	ldr	r2, [pc, #44]	; (8000aec <HAL_TIM_Base_MspInit+0x44>)
 8000ac0:	f043 0301 	orr.w	r3, r3, #1
 8000ac4:	61d3      	str	r3, [r2, #28]
 8000ac6:	4b09      	ldr	r3, [pc, #36]	; (8000aec <HAL_TIM_Base_MspInit+0x44>)
 8000ac8:	69db      	ldr	r3, [r3, #28]
 8000aca:	f003 0301 	and.w	r3, r3, #1
 8000ace:	60fb      	str	r3, [r7, #12]
 8000ad0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	201c      	movs	r0, #28
 8000ad8:	f000 fb8f 	bl	80011fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000adc:	201c      	movs	r0, #28
 8000ade:	f000 fba8 	bl	8001232 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000ae2:	bf00      	nop
 8000ae4:	3710      	adds	r7, #16
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	40021000 	.word	0x40021000

08000af0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000af4:	bf00      	nop
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bc80      	pop	{r7}
 8000afa:	4770      	bx	lr

08000afc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b00:	e7fe      	b.n	8000b00 <HardFault_Handler+0x4>

08000b02 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b02:	b480      	push	{r7}
 8000b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b06:	e7fe      	b.n	8000b06 <MemManage_Handler+0x4>

08000b08 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b0c:	e7fe      	b.n	8000b0c <BusFault_Handler+0x4>

08000b0e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b0e:	b480      	push	{r7}
 8000b10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b12:	e7fe      	b.n	8000b12 <UsageFault_Handler+0x4>

08000b14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b18:	bf00      	nop
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bc80      	pop	{r7}
 8000b1e:	4770      	bx	lr

08000b20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b24:	bf00      	nop
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bc80      	pop	{r7}
 8000b2a:	4770      	bx	lr

08000b2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b30:	bf00      	nop
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bc80      	pop	{r7}
 8000b36:	4770      	bx	lr

08000b38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b3c:	f000 fa48 	bl	8000fd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b40:	bf00      	nop
 8000b42:	bd80      	pop	{r7, pc}

08000b44 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 8000b48:	4802      	ldr	r0, [pc, #8]	; (8000b54 <RTC_IRQHandler+0x10>)
 8000b4a:	f002 f862 	bl	8002c12 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8000b4e:	bf00      	nop
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	2000006c 	.word	0x2000006c

08000b58 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000b5c:	48c1      	ldr	r0, [pc, #772]	; (8000e64 <TIM2_IRQHandler+0x30c>)
 8000b5e:	f002 f93f 	bl	8002de0 <HAL_TIM_IRQHandler>


#if !(Relogio)
  if (testeok == 0){
#else
  if (testeok == 1){
 8000b62:	4bc1      	ldr	r3, [pc, #772]	; (8000e68 <TIM2_IRQHandler+0x310>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	2b01      	cmp	r3, #1
 8000b68:	d123      	bne.n	8000bb2 <TIM2_IRQHandler+0x5a>
#endif
	  HAL_GPIO_TogglePin(DIG_LED_GPIO_Port, DIG_LED_Pin);
 8000b6a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b6e:	48bf      	ldr	r0, [pc, #764]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000b70:	f000 fd03 	bl	800157a <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(DIG_1_GPIO_Port, DIG_1_Pin);
 8000b74:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b78:	48bc      	ldr	r0, [pc, #752]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000b7a:	f000 fcfe 	bl	800157a <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(DIG_2_GPIO_Port, DIG_2_Pin);
 8000b7e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b82:	48ba      	ldr	r0, [pc, #744]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000b84:	f000 fcf9 	bl	800157a <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(DIG_3_GPIO_Port, DIG_3_Pin);
 8000b88:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b8c:	48b7      	ldr	r0, [pc, #732]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000b8e:	f000 fcf4 	bl	800157a <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(DIG_4_GPIO_Port, DIG_4_Pin);
 8000b92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b96:	48b5      	ldr	r0, [pc, #724]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000b98:	f000 fcef 	bl	800157a <HAL_GPIO_TogglePin>
#if ComSeg
	  HAL_GPIO_TogglePin(DIG_5_GPIO_Port, DIG_5_Pin);
 8000b9c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ba0:	48b2      	ldr	r0, [pc, #712]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000ba2:	f000 fcea 	bl	800157a <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(DIG_6_GPIO_Port, DIG_6_Pin);
 8000ba6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000baa:	48b1      	ldr	r0, [pc, #708]	; (8000e70 <TIM2_IRQHandler+0x318>)
 8000bac:	f000 fce5 	bl	800157a <HAL_GPIO_TogglePin>
		  digit = 0;
		}
  }

  /* USER CODE END TIM2_IRQn 1 */
}
 8000bb0:	e156      	b.n	8000e60 <TIM2_IRQHandler+0x308>
	  	  GPIOA -> ODR = buffer[digit];
 8000bb2:	4bb0      	ldr	r3, [pc, #704]	; (8000e74 <TIM2_IRQHandler+0x31c>)
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	461a      	mov	r2, r3
 8000bb8:	4baf      	ldr	r3, [pc, #700]	; (8000e78 <TIM2_IRQHandler+0x320>)
 8000bba:	5c9a      	ldrb	r2, [r3, r2]
 8000bbc:	4bac      	ldr	r3, [pc, #688]	; (8000e70 <TIM2_IRQHandler+0x318>)
 8000bbe:	60da      	str	r2, [r3, #12]
	  	  switch(digit){
 8000bc0:	4bac      	ldr	r3, [pc, #688]	; (8000e74 <TIM2_IRQHandler+0x31c>)
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	2b06      	cmp	r3, #6
 8000bc6:	f200 813e 	bhi.w	8000e46 <TIM2_IRQHandler+0x2ee>
 8000bca:	a201      	add	r2, pc, #4	; (adr r2, 8000bd0 <TIM2_IRQHandler+0x78>)
 8000bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bd0:	08000bed 	.word	0x08000bed
 8000bd4:	08000c43 	.word	0x08000c43
 8000bd8:	08000c99 	.word	0x08000c99
 8000bdc:	08000cef 	.word	0x08000cef
 8000be0:	08000d45 	.word	0x08000d45
 8000be4:	08000d9b 	.word	0x08000d9b
 8000be8:	08000df1 	.word	0x08000df1
			  HAL_GPIO_WritePin(DIG_1_GPIO_Port, DIG_1_Pin, GPIO_PIN_SET);
 8000bec:	2201      	movs	r2, #1
 8000bee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bf2:	489e      	ldr	r0, [pc, #632]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000bf4:	f000 fca9 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_2_GPIO_Port, DIG_2_Pin, GPIO_PIN_RESET);
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bfe:	489b      	ldr	r0, [pc, #620]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000c00:	f000 fca3 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_3_GPIO_Port, DIG_3_Pin, GPIO_PIN_RESET);
 8000c04:	2200      	movs	r2, #0
 8000c06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c0a:	4898      	ldr	r0, [pc, #608]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000c0c:	f000 fc9d 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_4_GPIO_Port, DIG_4_Pin, GPIO_PIN_RESET);
 8000c10:	2200      	movs	r2, #0
 8000c12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c16:	4895      	ldr	r0, [pc, #596]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000c18:	f000 fc97 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_5_GPIO_Port, DIG_5_Pin, GPIO_PIN_RESET);
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c22:	4892      	ldr	r0, [pc, #584]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000c24:	f000 fc91 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_6_GPIO_Port, DIG_6_Pin, GPIO_PIN_RESET);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c2e:	4890      	ldr	r0, [pc, #576]	; (8000e70 <TIM2_IRQHandler+0x318>)
 8000c30:	f000 fc8b 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_LED_GPIO_Port, DIG_LED_Pin, GPIO_PIN_RESET);
 8000c34:	2200      	movs	r2, #0
 8000c36:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c3a:	488c      	ldr	r0, [pc, #560]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000c3c:	f000 fc85 	bl	800154a <HAL_GPIO_WritePin>
			  break;
 8000c40:	e101      	b.n	8000e46 <TIM2_IRQHandler+0x2ee>
			  HAL_GPIO_WritePin(DIG_1_GPIO_Port, DIG_1_Pin, GPIO_PIN_RESET);
 8000c42:	2200      	movs	r2, #0
 8000c44:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c48:	4888      	ldr	r0, [pc, #544]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000c4a:	f000 fc7e 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_2_GPIO_Port, DIG_2_Pin, GPIO_PIN_SET);
 8000c4e:	2201      	movs	r2, #1
 8000c50:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c54:	4885      	ldr	r0, [pc, #532]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000c56:	f000 fc78 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_3_GPIO_Port, DIG_3_Pin, GPIO_PIN_RESET);
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c60:	4882      	ldr	r0, [pc, #520]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000c62:	f000 fc72 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_4_GPIO_Port, DIG_4_Pin, GPIO_PIN_RESET);
 8000c66:	2200      	movs	r2, #0
 8000c68:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c6c:	487f      	ldr	r0, [pc, #508]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000c6e:	f000 fc6c 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_5_GPIO_Port, DIG_5_Pin, GPIO_PIN_RESET);
 8000c72:	2200      	movs	r2, #0
 8000c74:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c78:	487c      	ldr	r0, [pc, #496]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000c7a:	f000 fc66 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_6_GPIO_Port, DIG_6_Pin, GPIO_PIN_RESET);
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c84:	487a      	ldr	r0, [pc, #488]	; (8000e70 <TIM2_IRQHandler+0x318>)
 8000c86:	f000 fc60 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_LED_GPIO_Port, DIG_LED_Pin, GPIO_PIN_RESET);
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c90:	4876      	ldr	r0, [pc, #472]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000c92:	f000 fc5a 	bl	800154a <HAL_GPIO_WritePin>
			  break;
 8000c96:	e0d6      	b.n	8000e46 <TIM2_IRQHandler+0x2ee>
			  HAL_GPIO_WritePin(DIG_1_GPIO_Port, DIG_1_Pin, GPIO_PIN_RESET);
 8000c98:	2200      	movs	r2, #0
 8000c9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c9e:	4873      	ldr	r0, [pc, #460]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000ca0:	f000 fc53 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_2_GPIO_Port, DIG_2_Pin, GPIO_PIN_RESET);
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000caa:	4870      	ldr	r0, [pc, #448]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000cac:	f000 fc4d 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_3_GPIO_Port, DIG_3_Pin, GPIO_PIN_SET);
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cb6:	486d      	ldr	r0, [pc, #436]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000cb8:	f000 fc47 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_4_GPIO_Port, DIG_4_Pin, GPIO_PIN_RESET);
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cc2:	486a      	ldr	r0, [pc, #424]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000cc4:	f000 fc41 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_5_GPIO_Port, DIG_5_Pin, GPIO_PIN_RESET);
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000cce:	4867      	ldr	r0, [pc, #412]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000cd0:	f000 fc3b 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_6_GPIO_Port, DIG_6_Pin, GPIO_PIN_RESET);
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cda:	4865      	ldr	r0, [pc, #404]	; (8000e70 <TIM2_IRQHandler+0x318>)
 8000cdc:	f000 fc35 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_LED_GPIO_Port, DIG_LED_Pin, GPIO_PIN_RESET);
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ce6:	4861      	ldr	r0, [pc, #388]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000ce8:	f000 fc2f 	bl	800154a <HAL_GPIO_WritePin>
			  break;
 8000cec:	e0ab      	b.n	8000e46 <TIM2_IRQHandler+0x2ee>
			  HAL_GPIO_WritePin(DIG_1_GPIO_Port, DIG_1_Pin, GPIO_PIN_RESET);
 8000cee:	2200      	movs	r2, #0
 8000cf0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cf4:	485d      	ldr	r0, [pc, #372]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000cf6:	f000 fc28 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_2_GPIO_Port, DIG_2_Pin, GPIO_PIN_RESET);
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d00:	485a      	ldr	r0, [pc, #360]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000d02:	f000 fc22 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_3_GPIO_Port, DIG_3_Pin, GPIO_PIN_RESET);
 8000d06:	2200      	movs	r2, #0
 8000d08:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d0c:	4857      	ldr	r0, [pc, #348]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000d0e:	f000 fc1c 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_4_GPIO_Port, DIG_4_Pin, GPIO_PIN_SET);
 8000d12:	2201      	movs	r2, #1
 8000d14:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d18:	4854      	ldr	r0, [pc, #336]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000d1a:	f000 fc16 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_5_GPIO_Port, DIG_5_Pin, GPIO_PIN_RESET);
 8000d1e:	2200      	movs	r2, #0
 8000d20:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d24:	4851      	ldr	r0, [pc, #324]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000d26:	f000 fc10 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_6_GPIO_Port, DIG_6_Pin, GPIO_PIN_RESET);
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d30:	484f      	ldr	r0, [pc, #316]	; (8000e70 <TIM2_IRQHandler+0x318>)
 8000d32:	f000 fc0a 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_LED_GPIO_Port, DIG_LED_Pin, GPIO_PIN_RESET);
 8000d36:	2200      	movs	r2, #0
 8000d38:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d3c:	484b      	ldr	r0, [pc, #300]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000d3e:	f000 fc04 	bl	800154a <HAL_GPIO_WritePin>
			  break;
 8000d42:	e080      	b.n	8000e46 <TIM2_IRQHandler+0x2ee>
			  HAL_GPIO_WritePin(DIG_1_GPIO_Port, DIG_1_Pin, GPIO_PIN_RESET);
 8000d44:	2200      	movs	r2, #0
 8000d46:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d4a:	4848      	ldr	r0, [pc, #288]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000d4c:	f000 fbfd 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_2_GPIO_Port, DIG_2_Pin, GPIO_PIN_RESET);
 8000d50:	2200      	movs	r2, #0
 8000d52:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000d56:	4845      	ldr	r0, [pc, #276]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000d58:	f000 fbf7 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_3_GPIO_Port, DIG_3_Pin, GPIO_PIN_RESET);
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d62:	4842      	ldr	r0, [pc, #264]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000d64:	f000 fbf1 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_4_GPIO_Port, DIG_4_Pin, GPIO_PIN_RESET);
 8000d68:	2200      	movs	r2, #0
 8000d6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d6e:	483f      	ldr	r0, [pc, #252]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000d70:	f000 fbeb 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_5_GPIO_Port, DIG_5_Pin, GPIO_PIN_SET);
 8000d74:	2201      	movs	r2, #1
 8000d76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d7a:	483c      	ldr	r0, [pc, #240]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000d7c:	f000 fbe5 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_6_GPIO_Port, DIG_6_Pin, GPIO_PIN_RESET);
 8000d80:	2200      	movs	r2, #0
 8000d82:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d86:	483a      	ldr	r0, [pc, #232]	; (8000e70 <TIM2_IRQHandler+0x318>)
 8000d88:	f000 fbdf 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_LED_GPIO_Port, DIG_LED_Pin, GPIO_PIN_RESET);
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d92:	4836      	ldr	r0, [pc, #216]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000d94:	f000 fbd9 	bl	800154a <HAL_GPIO_WritePin>
			  break;
 8000d98:	e055      	b.n	8000e46 <TIM2_IRQHandler+0x2ee>
			  HAL_GPIO_WritePin(DIG_1_GPIO_Port, DIG_1_Pin, GPIO_PIN_RESET);
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000da0:	4832      	ldr	r0, [pc, #200]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000da2:	f000 fbd2 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_2_GPIO_Port, DIG_2_Pin, GPIO_PIN_RESET);
 8000da6:	2200      	movs	r2, #0
 8000da8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dac:	482f      	ldr	r0, [pc, #188]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000dae:	f000 fbcc 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_3_GPIO_Port, DIG_3_Pin, GPIO_PIN_RESET);
 8000db2:	2200      	movs	r2, #0
 8000db4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000db8:	482c      	ldr	r0, [pc, #176]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000dba:	f000 fbc6 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_4_GPIO_Port, DIG_4_Pin, GPIO_PIN_RESET);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dc4:	4829      	ldr	r0, [pc, #164]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000dc6:	f000 fbc0 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_5_GPIO_Port, DIG_5_Pin, GPIO_PIN_RESET);
 8000dca:	2200      	movs	r2, #0
 8000dcc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000dd0:	4826      	ldr	r0, [pc, #152]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000dd2:	f000 fbba 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_6_GPIO_Port, DIG_6_Pin, GPIO_PIN_SET);
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ddc:	4824      	ldr	r0, [pc, #144]	; (8000e70 <TIM2_IRQHandler+0x318>)
 8000dde:	f000 fbb4 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_LED_GPIO_Port, DIG_LED_Pin, GPIO_PIN_RESET);
 8000de2:	2200      	movs	r2, #0
 8000de4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000de8:	4820      	ldr	r0, [pc, #128]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000dea:	f000 fbae 	bl	800154a <HAL_GPIO_WritePin>
			  break;
 8000dee:	e02a      	b.n	8000e46 <TIM2_IRQHandler+0x2ee>
			  HAL_GPIO_WritePin(DIG_1_GPIO_Port, DIG_1_Pin, GPIO_PIN_RESET);
 8000df0:	2200      	movs	r2, #0
 8000df2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000df6:	481d      	ldr	r0, [pc, #116]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000df8:	f000 fba7 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_2_GPIO_Port, DIG_2_Pin, GPIO_PIN_RESET);
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000e02:	481a      	ldr	r0, [pc, #104]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000e04:	f000 fba1 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_3_GPIO_Port, DIG_3_Pin, GPIO_PIN_RESET);
 8000e08:	2200      	movs	r2, #0
 8000e0a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e0e:	4817      	ldr	r0, [pc, #92]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000e10:	f000 fb9b 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_4_GPIO_Port, DIG_4_Pin, GPIO_PIN_RESET);
 8000e14:	2200      	movs	r2, #0
 8000e16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e1a:	4814      	ldr	r0, [pc, #80]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000e1c:	f000 fb95 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_5_GPIO_Port, DIG_5_Pin, GPIO_PIN_RESET);
 8000e20:	2200      	movs	r2, #0
 8000e22:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e26:	4811      	ldr	r0, [pc, #68]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000e28:	f000 fb8f 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_6_GPIO_Port, DIG_6_Pin, GPIO_PIN_RESET);
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e32:	480f      	ldr	r0, [pc, #60]	; (8000e70 <TIM2_IRQHandler+0x318>)
 8000e34:	f000 fb89 	bl	800154a <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(DIG_LED_GPIO_Port, DIG_LED_Pin, GPIO_PIN_SET);
 8000e38:	2201      	movs	r2, #1
 8000e3a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e3e:	480b      	ldr	r0, [pc, #44]	; (8000e6c <TIM2_IRQHandler+0x314>)
 8000e40:	f000 fb83 	bl	800154a <HAL_GPIO_WritePin>
			  break;
 8000e44:	bf00      	nop
		digit++;
 8000e46:	4b0b      	ldr	r3, [pc, #44]	; (8000e74 <TIM2_IRQHandler+0x31c>)
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	3301      	adds	r3, #1
 8000e4c:	b2da      	uxtb	r2, r3
 8000e4e:	4b09      	ldr	r3, [pc, #36]	; (8000e74 <TIM2_IRQHandler+0x31c>)
 8000e50:	701a      	strb	r2, [r3, #0]
		if (digit > (SS_DIGIT - 1)){
 8000e52:	4b08      	ldr	r3, [pc, #32]	; (8000e74 <TIM2_IRQHandler+0x31c>)
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	2b07      	cmp	r3, #7
 8000e58:	d902      	bls.n	8000e60 <TIM2_IRQHandler+0x308>
		  digit = 0;
 8000e5a:	4b06      	ldr	r3, [pc, #24]	; (8000e74 <TIM2_IRQHandler+0x31c>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	701a      	strb	r2, [r3, #0]
}
 8000e60:	bf00      	nop
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	2000008c 	.word	0x2000008c
 8000e68:	2000004c 	.word	0x2000004c
 8000e6c:	40010c00 	.word	0x40010c00
 8000e70:	40010800 	.word	0x40010800
 8000e74:	20000044 	.word	0x20000044
 8000e78:	20000064 	.word	0x20000064

08000e7c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000e80:	4802      	ldr	r0, [pc, #8]	; (8000e8c <RTC_Alarm_IRQHandler+0x10>)
 8000e82:	f001 fbd3 	bl	800262c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000e86:	bf00      	nop
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	2000006c 	.word	0x2000006c

08000e90 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000e94:	4b15      	ldr	r3, [pc, #84]	; (8000eec <SystemInit+0x5c>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a14      	ldr	r2, [pc, #80]	; (8000eec <SystemInit+0x5c>)
 8000e9a:	f043 0301 	orr.w	r3, r3, #1
 8000e9e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000ea0:	4b12      	ldr	r3, [pc, #72]	; (8000eec <SystemInit+0x5c>)
 8000ea2:	685a      	ldr	r2, [r3, #4]
 8000ea4:	4911      	ldr	r1, [pc, #68]	; (8000eec <SystemInit+0x5c>)
 8000ea6:	4b12      	ldr	r3, [pc, #72]	; (8000ef0 <SystemInit+0x60>)
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000eac:	4b0f      	ldr	r3, [pc, #60]	; (8000eec <SystemInit+0x5c>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a0e      	ldr	r2, [pc, #56]	; (8000eec <SystemInit+0x5c>)
 8000eb2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000eb6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000eba:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000ebc:	4b0b      	ldr	r3, [pc, #44]	; (8000eec <SystemInit+0x5c>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a0a      	ldr	r2, [pc, #40]	; (8000eec <SystemInit+0x5c>)
 8000ec2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ec6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000ec8:	4b08      	ldr	r3, [pc, #32]	; (8000eec <SystemInit+0x5c>)
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	4a07      	ldr	r2, [pc, #28]	; (8000eec <SystemInit+0x5c>)
 8000ece:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000ed2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000ed4:	4b05      	ldr	r3, [pc, #20]	; (8000eec <SystemInit+0x5c>)
 8000ed6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000eda:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000edc:	4b05      	ldr	r3, [pc, #20]	; (8000ef4 <SystemInit+0x64>)
 8000ede:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000ee2:	609a      	str	r2, [r3, #8]
#endif 
}
 8000ee4:	bf00      	nop
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bc80      	pop	{r7}
 8000eea:	4770      	bx	lr
 8000eec:	40021000 	.word	0x40021000
 8000ef0:	f8ff0000 	.word	0xf8ff0000
 8000ef4:	e000ed00 	.word	0xe000ed00

08000ef8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000ef8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000efa:	e003      	b.n	8000f04 <LoopCopyDataInit>

08000efc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000efc:	4b0b      	ldr	r3, [pc, #44]	; (8000f2c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000efe:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000f00:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000f02:	3104      	adds	r1, #4

08000f04 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000f04:	480a      	ldr	r0, [pc, #40]	; (8000f30 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000f06:	4b0b      	ldr	r3, [pc, #44]	; (8000f34 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000f08:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000f0a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000f0c:	d3f6      	bcc.n	8000efc <CopyDataInit>
  ldr r2, =_sbss
 8000f0e:	4a0a      	ldr	r2, [pc, #40]	; (8000f38 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000f10:	e002      	b.n	8000f18 <LoopFillZerobss>

08000f12 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000f12:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000f14:	f842 3b04 	str.w	r3, [r2], #4

08000f18 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000f18:	4b08      	ldr	r3, [pc, #32]	; (8000f3c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000f1a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000f1c:	d3f9      	bcc.n	8000f12 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000f1e:	f7ff ffb7 	bl	8000e90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f22:	f002 fab1 	bl	8003488 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f26:	f7ff fb87 	bl	8000638 <main>
  bx lr
 8000f2a:	4770      	bx	lr
  ldr r3, =_sidata
 8000f2c:	08003558 	.word	0x08003558
  ldr r0, =_sdata
 8000f30:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000f34:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000f38:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8000f3c:	200000f0 	.word	0x200000f0

08000f40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f40:	e7fe      	b.n	8000f40 <ADC1_2_IRQHandler>
	...

08000f44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f48:	4b08      	ldr	r3, [pc, #32]	; (8000f6c <HAL_Init+0x28>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a07      	ldr	r2, [pc, #28]	; (8000f6c <HAL_Init+0x28>)
 8000f4e:	f043 0310 	orr.w	r3, r3, #16
 8000f52:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f54:	2003      	movs	r0, #3
 8000f56:	f000 f945 	bl	80011e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f5a:	2000      	movs	r0, #0
 8000f5c:	f000 f808 	bl	8000f70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f60:	f7ff fd3c 	bl	80009dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f64:	2300      	movs	r3, #0
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	40022000 	.word	0x40022000

08000f70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f78:	4b12      	ldr	r3, [pc, #72]	; (8000fc4 <HAL_InitTick+0x54>)
 8000f7a:	681a      	ldr	r2, [r3, #0]
 8000f7c:	4b12      	ldr	r3, [pc, #72]	; (8000fc8 <HAL_InitTick+0x58>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	4619      	mov	r1, r3
 8000f82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f86:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f000 f95d 	bl	800124e <HAL_SYSTICK_Config>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e00e      	b.n	8000fbc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2b0f      	cmp	r3, #15
 8000fa2:	d80a      	bhi.n	8000fba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	6879      	ldr	r1, [r7, #4]
 8000fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fac:	f000 f925 	bl	80011fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fb0:	4a06      	ldr	r2, [pc, #24]	; (8000fcc <HAL_InitTick+0x5c>)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	e000      	b.n	8000fbc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	3708      	adds	r7, #8
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	20000000 	.word	0x20000000
 8000fc8:	20000008 	.word	0x20000008
 8000fcc:	20000004 	.word	0x20000004

08000fd0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fd4:	4b05      	ldr	r3, [pc, #20]	; (8000fec <HAL_IncTick+0x1c>)
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	461a      	mov	r2, r3
 8000fda:	4b05      	ldr	r3, [pc, #20]	; (8000ff0 <HAL_IncTick+0x20>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4413      	add	r3, r2
 8000fe0:	4a03      	ldr	r2, [pc, #12]	; (8000ff0 <HAL_IncTick+0x20>)
 8000fe2:	6013      	str	r3, [r2, #0]
}
 8000fe4:	bf00      	nop
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bc80      	pop	{r7}
 8000fea:	4770      	bx	lr
 8000fec:	20000008 	.word	0x20000008
 8000ff0:	200000ec 	.word	0x200000ec

08000ff4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ff8:	4b02      	ldr	r3, [pc, #8]	; (8001004 <HAL_GetTick+0x10>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bc80      	pop	{r7}
 8001002:	4770      	bx	lr
 8001004:	200000ec 	.word	0x200000ec

08001008 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001010:	f7ff fff0 	bl	8000ff4 <HAL_GetTick>
 8001014:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001020:	d005      	beq.n	800102e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001022:	4b09      	ldr	r3, [pc, #36]	; (8001048 <HAL_Delay+0x40>)
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	461a      	mov	r2, r3
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	4413      	add	r3, r2
 800102c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800102e:	bf00      	nop
 8001030:	f7ff ffe0 	bl	8000ff4 <HAL_GetTick>
 8001034:	4602      	mov	r2, r0
 8001036:	68bb      	ldr	r3, [r7, #8]
 8001038:	1ad3      	subs	r3, r2, r3
 800103a:	68fa      	ldr	r2, [r7, #12]
 800103c:	429a      	cmp	r2, r3
 800103e:	d8f7      	bhi.n	8001030 <HAL_Delay+0x28>
  {
  }
}
 8001040:	bf00      	nop
 8001042:	3710      	adds	r7, #16
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	20000008 	.word	0x20000008

0800104c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800104c:	b480      	push	{r7}
 800104e:	b085      	sub	sp, #20
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	f003 0307 	and.w	r3, r3, #7
 800105a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800105c:	4b0c      	ldr	r3, [pc, #48]	; (8001090 <__NVIC_SetPriorityGrouping+0x44>)
 800105e:	68db      	ldr	r3, [r3, #12]
 8001060:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001062:	68ba      	ldr	r2, [r7, #8]
 8001064:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001068:	4013      	ands	r3, r2
 800106a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001074:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001078:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800107c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800107e:	4a04      	ldr	r2, [pc, #16]	; (8001090 <__NVIC_SetPriorityGrouping+0x44>)
 8001080:	68bb      	ldr	r3, [r7, #8]
 8001082:	60d3      	str	r3, [r2, #12]
}
 8001084:	bf00      	nop
 8001086:	3714      	adds	r7, #20
 8001088:	46bd      	mov	sp, r7
 800108a:	bc80      	pop	{r7}
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	e000ed00 	.word	0xe000ed00

08001094 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001098:	4b04      	ldr	r3, [pc, #16]	; (80010ac <__NVIC_GetPriorityGrouping+0x18>)
 800109a:	68db      	ldr	r3, [r3, #12]
 800109c:	0a1b      	lsrs	r3, r3, #8
 800109e:	f003 0307 	and.w	r3, r3, #7
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bc80      	pop	{r7}
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	e000ed00 	.word	0xe000ed00

080010b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	db0b      	blt.n	80010da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	f003 021f 	and.w	r2, r3, #31
 80010c8:	4906      	ldr	r1, [pc, #24]	; (80010e4 <__NVIC_EnableIRQ+0x34>)
 80010ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ce:	095b      	lsrs	r3, r3, #5
 80010d0:	2001      	movs	r0, #1
 80010d2:	fa00 f202 	lsl.w	r2, r0, r2
 80010d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80010da:	bf00      	nop
 80010dc:	370c      	adds	r7, #12
 80010de:	46bd      	mov	sp, r7
 80010e0:	bc80      	pop	{r7}
 80010e2:	4770      	bx	lr
 80010e4:	e000e100 	.word	0xe000e100

080010e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	4603      	mov	r3, r0
 80010f0:	6039      	str	r1, [r7, #0]
 80010f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	db0a      	blt.n	8001112 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	b2da      	uxtb	r2, r3
 8001100:	490c      	ldr	r1, [pc, #48]	; (8001134 <__NVIC_SetPriority+0x4c>)
 8001102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001106:	0112      	lsls	r2, r2, #4
 8001108:	b2d2      	uxtb	r2, r2
 800110a:	440b      	add	r3, r1
 800110c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001110:	e00a      	b.n	8001128 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	b2da      	uxtb	r2, r3
 8001116:	4908      	ldr	r1, [pc, #32]	; (8001138 <__NVIC_SetPriority+0x50>)
 8001118:	79fb      	ldrb	r3, [r7, #7]
 800111a:	f003 030f 	and.w	r3, r3, #15
 800111e:	3b04      	subs	r3, #4
 8001120:	0112      	lsls	r2, r2, #4
 8001122:	b2d2      	uxtb	r2, r2
 8001124:	440b      	add	r3, r1
 8001126:	761a      	strb	r2, [r3, #24]
}
 8001128:	bf00      	nop
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	bc80      	pop	{r7}
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	e000e100 	.word	0xe000e100
 8001138:	e000ed00 	.word	0xe000ed00

0800113c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800113c:	b480      	push	{r7}
 800113e:	b089      	sub	sp, #36	; 0x24
 8001140:	af00      	add	r7, sp, #0
 8001142:	60f8      	str	r0, [r7, #12]
 8001144:	60b9      	str	r1, [r7, #8]
 8001146:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	f003 0307 	and.w	r3, r3, #7
 800114e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	f1c3 0307 	rsb	r3, r3, #7
 8001156:	2b04      	cmp	r3, #4
 8001158:	bf28      	it	cs
 800115a:	2304      	movcs	r3, #4
 800115c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	3304      	adds	r3, #4
 8001162:	2b06      	cmp	r3, #6
 8001164:	d902      	bls.n	800116c <NVIC_EncodePriority+0x30>
 8001166:	69fb      	ldr	r3, [r7, #28]
 8001168:	3b03      	subs	r3, #3
 800116a:	e000      	b.n	800116e <NVIC_EncodePriority+0x32>
 800116c:	2300      	movs	r3, #0
 800116e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001170:	f04f 32ff 	mov.w	r2, #4294967295
 8001174:	69bb      	ldr	r3, [r7, #24]
 8001176:	fa02 f303 	lsl.w	r3, r2, r3
 800117a:	43da      	mvns	r2, r3
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	401a      	ands	r2, r3
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001184:	f04f 31ff 	mov.w	r1, #4294967295
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	fa01 f303 	lsl.w	r3, r1, r3
 800118e:	43d9      	mvns	r1, r3
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001194:	4313      	orrs	r3, r2
         );
}
 8001196:	4618      	mov	r0, r3
 8001198:	3724      	adds	r7, #36	; 0x24
 800119a:	46bd      	mov	sp, r7
 800119c:	bc80      	pop	{r7}
 800119e:	4770      	bx	lr

080011a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	3b01      	subs	r3, #1
 80011ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011b0:	d301      	bcc.n	80011b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011b2:	2301      	movs	r3, #1
 80011b4:	e00f      	b.n	80011d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011b6:	4a0a      	ldr	r2, [pc, #40]	; (80011e0 <SysTick_Config+0x40>)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	3b01      	subs	r3, #1
 80011bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011be:	210f      	movs	r1, #15
 80011c0:	f04f 30ff 	mov.w	r0, #4294967295
 80011c4:	f7ff ff90 	bl	80010e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011c8:	4b05      	ldr	r3, [pc, #20]	; (80011e0 <SysTick_Config+0x40>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011ce:	4b04      	ldr	r3, [pc, #16]	; (80011e0 <SysTick_Config+0x40>)
 80011d0:	2207      	movs	r2, #7
 80011d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011d4:	2300      	movs	r3, #0
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	e000e010 	.word	0xe000e010

080011e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011ec:	6878      	ldr	r0, [r7, #4]
 80011ee:	f7ff ff2d 	bl	800104c <__NVIC_SetPriorityGrouping>
}
 80011f2:	bf00      	nop
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}

080011fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011fa:	b580      	push	{r7, lr}
 80011fc:	b086      	sub	sp, #24
 80011fe:	af00      	add	r7, sp, #0
 8001200:	4603      	mov	r3, r0
 8001202:	60b9      	str	r1, [r7, #8]
 8001204:	607a      	str	r2, [r7, #4]
 8001206:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800120c:	f7ff ff42 	bl	8001094 <__NVIC_GetPriorityGrouping>
 8001210:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001212:	687a      	ldr	r2, [r7, #4]
 8001214:	68b9      	ldr	r1, [r7, #8]
 8001216:	6978      	ldr	r0, [r7, #20]
 8001218:	f7ff ff90 	bl	800113c <NVIC_EncodePriority>
 800121c:	4602      	mov	r2, r0
 800121e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001222:	4611      	mov	r1, r2
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff ff5f 	bl	80010e8 <__NVIC_SetPriority>
}
 800122a:	bf00      	nop
 800122c:	3718      	adds	r7, #24
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}

08001232 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001232:	b580      	push	{r7, lr}
 8001234:	b082      	sub	sp, #8
 8001236:	af00      	add	r7, sp, #0
 8001238:	4603      	mov	r3, r0
 800123a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800123c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff ff35 	bl	80010b0 <__NVIC_EnableIRQ>
}
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}

0800124e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800124e:	b580      	push	{r7, lr}
 8001250:	b082      	sub	sp, #8
 8001252:	af00      	add	r7, sp, #0
 8001254:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f7ff ffa2 	bl	80011a0 <SysTick_Config>
 800125c:	4603      	mov	r3, r0
}
 800125e:	4618      	mov	r0, r3
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
	...

08001268 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001268:	b480      	push	{r7}
 800126a:	b08b      	sub	sp, #44	; 0x2c
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
 8001270:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001272:	2300      	movs	r3, #0
 8001274:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001276:	2300      	movs	r3, #0
 8001278:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800127a:	e127      	b.n	80014cc <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800127c:	2201      	movs	r2, #1
 800127e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001280:	fa02 f303 	lsl.w	r3, r2, r3
 8001284:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	69fa      	ldr	r2, [r7, #28]
 800128c:	4013      	ands	r3, r2
 800128e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001290:	69ba      	ldr	r2, [r7, #24]
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	429a      	cmp	r2, r3
 8001296:	f040 8116 	bne.w	80014c6 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	2b12      	cmp	r3, #18
 80012a0:	d034      	beq.n	800130c <HAL_GPIO_Init+0xa4>
 80012a2:	2b12      	cmp	r3, #18
 80012a4:	d80d      	bhi.n	80012c2 <HAL_GPIO_Init+0x5a>
 80012a6:	2b02      	cmp	r3, #2
 80012a8:	d02b      	beq.n	8001302 <HAL_GPIO_Init+0x9a>
 80012aa:	2b02      	cmp	r3, #2
 80012ac:	d804      	bhi.n	80012b8 <HAL_GPIO_Init+0x50>
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d031      	beq.n	8001316 <HAL_GPIO_Init+0xae>
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d01c      	beq.n	80012f0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80012b6:	e048      	b.n	800134a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80012b8:	2b03      	cmp	r3, #3
 80012ba:	d043      	beq.n	8001344 <HAL_GPIO_Init+0xdc>
 80012bc:	2b11      	cmp	r3, #17
 80012be:	d01b      	beq.n	80012f8 <HAL_GPIO_Init+0x90>
          break;
 80012c0:	e043      	b.n	800134a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80012c2:	4a89      	ldr	r2, [pc, #548]	; (80014e8 <HAL_GPIO_Init+0x280>)
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d026      	beq.n	8001316 <HAL_GPIO_Init+0xae>
 80012c8:	4a87      	ldr	r2, [pc, #540]	; (80014e8 <HAL_GPIO_Init+0x280>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d806      	bhi.n	80012dc <HAL_GPIO_Init+0x74>
 80012ce:	4a87      	ldr	r2, [pc, #540]	; (80014ec <HAL_GPIO_Init+0x284>)
 80012d0:	4293      	cmp	r3, r2
 80012d2:	d020      	beq.n	8001316 <HAL_GPIO_Init+0xae>
 80012d4:	4a86      	ldr	r2, [pc, #536]	; (80014f0 <HAL_GPIO_Init+0x288>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d01d      	beq.n	8001316 <HAL_GPIO_Init+0xae>
          break;
 80012da:	e036      	b.n	800134a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80012dc:	4a85      	ldr	r2, [pc, #532]	; (80014f4 <HAL_GPIO_Init+0x28c>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d019      	beq.n	8001316 <HAL_GPIO_Init+0xae>
 80012e2:	4a85      	ldr	r2, [pc, #532]	; (80014f8 <HAL_GPIO_Init+0x290>)
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d016      	beq.n	8001316 <HAL_GPIO_Init+0xae>
 80012e8:	4a84      	ldr	r2, [pc, #528]	; (80014fc <HAL_GPIO_Init+0x294>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d013      	beq.n	8001316 <HAL_GPIO_Init+0xae>
          break;
 80012ee:	e02c      	b.n	800134a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	623b      	str	r3, [r7, #32]
          break;
 80012f6:	e028      	b.n	800134a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	68db      	ldr	r3, [r3, #12]
 80012fc:	3304      	adds	r3, #4
 80012fe:	623b      	str	r3, [r7, #32]
          break;
 8001300:	e023      	b.n	800134a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	68db      	ldr	r3, [r3, #12]
 8001306:	3308      	adds	r3, #8
 8001308:	623b      	str	r3, [r7, #32]
          break;
 800130a:	e01e      	b.n	800134a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	68db      	ldr	r3, [r3, #12]
 8001310:	330c      	adds	r3, #12
 8001312:	623b      	str	r3, [r7, #32]
          break;
 8001314:	e019      	b.n	800134a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d102      	bne.n	8001324 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800131e:	2304      	movs	r3, #4
 8001320:	623b      	str	r3, [r7, #32]
          break;
 8001322:	e012      	b.n	800134a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	689b      	ldr	r3, [r3, #8]
 8001328:	2b01      	cmp	r3, #1
 800132a:	d105      	bne.n	8001338 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800132c:	2308      	movs	r3, #8
 800132e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	69fa      	ldr	r2, [r7, #28]
 8001334:	611a      	str	r2, [r3, #16]
          break;
 8001336:	e008      	b.n	800134a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001338:	2308      	movs	r3, #8
 800133a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	69fa      	ldr	r2, [r7, #28]
 8001340:	615a      	str	r2, [r3, #20]
          break;
 8001342:	e002      	b.n	800134a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001344:	2300      	movs	r3, #0
 8001346:	623b      	str	r3, [r7, #32]
          break;
 8001348:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800134a:	69bb      	ldr	r3, [r7, #24]
 800134c:	2bff      	cmp	r3, #255	; 0xff
 800134e:	d801      	bhi.n	8001354 <HAL_GPIO_Init+0xec>
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	e001      	b.n	8001358 <HAL_GPIO_Init+0xf0>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	3304      	adds	r3, #4
 8001358:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800135a:	69bb      	ldr	r3, [r7, #24]
 800135c:	2bff      	cmp	r3, #255	; 0xff
 800135e:	d802      	bhi.n	8001366 <HAL_GPIO_Init+0xfe>
 8001360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	e002      	b.n	800136c <HAL_GPIO_Init+0x104>
 8001366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001368:	3b08      	subs	r3, #8
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	210f      	movs	r1, #15
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	fa01 f303 	lsl.w	r3, r1, r3
 800137a:	43db      	mvns	r3, r3
 800137c:	401a      	ands	r2, r3
 800137e:	6a39      	ldr	r1, [r7, #32]
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	fa01 f303 	lsl.w	r3, r1, r3
 8001386:	431a      	orrs	r2, r3
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001394:	2b00      	cmp	r3, #0
 8001396:	f000 8096 	beq.w	80014c6 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800139a:	4b59      	ldr	r3, [pc, #356]	; (8001500 <HAL_GPIO_Init+0x298>)
 800139c:	699b      	ldr	r3, [r3, #24]
 800139e:	4a58      	ldr	r2, [pc, #352]	; (8001500 <HAL_GPIO_Init+0x298>)
 80013a0:	f043 0301 	orr.w	r3, r3, #1
 80013a4:	6193      	str	r3, [r2, #24]
 80013a6:	4b56      	ldr	r3, [pc, #344]	; (8001500 <HAL_GPIO_Init+0x298>)
 80013a8:	699b      	ldr	r3, [r3, #24]
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	60bb      	str	r3, [r7, #8]
 80013b0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80013b2:	4a54      	ldr	r2, [pc, #336]	; (8001504 <HAL_GPIO_Init+0x29c>)
 80013b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013b6:	089b      	lsrs	r3, r3, #2
 80013b8:	3302      	adds	r3, #2
 80013ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013be:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80013c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c2:	f003 0303 	and.w	r3, r3, #3
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	220f      	movs	r2, #15
 80013ca:	fa02 f303 	lsl.w	r3, r2, r3
 80013ce:	43db      	mvns	r3, r3
 80013d0:	68fa      	ldr	r2, [r7, #12]
 80013d2:	4013      	ands	r3, r2
 80013d4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4a4b      	ldr	r2, [pc, #300]	; (8001508 <HAL_GPIO_Init+0x2a0>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d013      	beq.n	8001406 <HAL_GPIO_Init+0x19e>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	4a4a      	ldr	r2, [pc, #296]	; (800150c <HAL_GPIO_Init+0x2a4>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d00d      	beq.n	8001402 <HAL_GPIO_Init+0x19a>
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4a49      	ldr	r2, [pc, #292]	; (8001510 <HAL_GPIO_Init+0x2a8>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d007      	beq.n	80013fe <HAL_GPIO_Init+0x196>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	4a48      	ldr	r2, [pc, #288]	; (8001514 <HAL_GPIO_Init+0x2ac>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d101      	bne.n	80013fa <HAL_GPIO_Init+0x192>
 80013f6:	2303      	movs	r3, #3
 80013f8:	e006      	b.n	8001408 <HAL_GPIO_Init+0x1a0>
 80013fa:	2304      	movs	r3, #4
 80013fc:	e004      	b.n	8001408 <HAL_GPIO_Init+0x1a0>
 80013fe:	2302      	movs	r3, #2
 8001400:	e002      	b.n	8001408 <HAL_GPIO_Init+0x1a0>
 8001402:	2301      	movs	r3, #1
 8001404:	e000      	b.n	8001408 <HAL_GPIO_Init+0x1a0>
 8001406:	2300      	movs	r3, #0
 8001408:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800140a:	f002 0203 	and.w	r2, r2, #3
 800140e:	0092      	lsls	r2, r2, #2
 8001410:	4093      	lsls	r3, r2
 8001412:	68fa      	ldr	r2, [r7, #12]
 8001414:	4313      	orrs	r3, r2
 8001416:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001418:	493a      	ldr	r1, [pc, #232]	; (8001504 <HAL_GPIO_Init+0x29c>)
 800141a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800141c:	089b      	lsrs	r3, r3, #2
 800141e:	3302      	adds	r3, #2
 8001420:	68fa      	ldr	r2, [r7, #12]
 8001422:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800142e:	2b00      	cmp	r3, #0
 8001430:	d006      	beq.n	8001440 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001432:	4b39      	ldr	r3, [pc, #228]	; (8001518 <HAL_GPIO_Init+0x2b0>)
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	4938      	ldr	r1, [pc, #224]	; (8001518 <HAL_GPIO_Init+0x2b0>)
 8001438:	69bb      	ldr	r3, [r7, #24]
 800143a:	4313      	orrs	r3, r2
 800143c:	600b      	str	r3, [r1, #0]
 800143e:	e006      	b.n	800144e <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001440:	4b35      	ldr	r3, [pc, #212]	; (8001518 <HAL_GPIO_Init+0x2b0>)
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	69bb      	ldr	r3, [r7, #24]
 8001446:	43db      	mvns	r3, r3
 8001448:	4933      	ldr	r1, [pc, #204]	; (8001518 <HAL_GPIO_Init+0x2b0>)
 800144a:	4013      	ands	r3, r2
 800144c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001456:	2b00      	cmp	r3, #0
 8001458:	d006      	beq.n	8001468 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800145a:	4b2f      	ldr	r3, [pc, #188]	; (8001518 <HAL_GPIO_Init+0x2b0>)
 800145c:	685a      	ldr	r2, [r3, #4]
 800145e:	492e      	ldr	r1, [pc, #184]	; (8001518 <HAL_GPIO_Init+0x2b0>)
 8001460:	69bb      	ldr	r3, [r7, #24]
 8001462:	4313      	orrs	r3, r2
 8001464:	604b      	str	r3, [r1, #4]
 8001466:	e006      	b.n	8001476 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001468:	4b2b      	ldr	r3, [pc, #172]	; (8001518 <HAL_GPIO_Init+0x2b0>)
 800146a:	685a      	ldr	r2, [r3, #4]
 800146c:	69bb      	ldr	r3, [r7, #24]
 800146e:	43db      	mvns	r3, r3
 8001470:	4929      	ldr	r1, [pc, #164]	; (8001518 <HAL_GPIO_Init+0x2b0>)
 8001472:	4013      	ands	r3, r2
 8001474:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800147e:	2b00      	cmp	r3, #0
 8001480:	d006      	beq.n	8001490 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001482:	4b25      	ldr	r3, [pc, #148]	; (8001518 <HAL_GPIO_Init+0x2b0>)
 8001484:	689a      	ldr	r2, [r3, #8]
 8001486:	4924      	ldr	r1, [pc, #144]	; (8001518 <HAL_GPIO_Init+0x2b0>)
 8001488:	69bb      	ldr	r3, [r7, #24]
 800148a:	4313      	orrs	r3, r2
 800148c:	608b      	str	r3, [r1, #8]
 800148e:	e006      	b.n	800149e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001490:	4b21      	ldr	r3, [pc, #132]	; (8001518 <HAL_GPIO_Init+0x2b0>)
 8001492:	689a      	ldr	r2, [r3, #8]
 8001494:	69bb      	ldr	r3, [r7, #24]
 8001496:	43db      	mvns	r3, r3
 8001498:	491f      	ldr	r1, [pc, #124]	; (8001518 <HAL_GPIO_Init+0x2b0>)
 800149a:	4013      	ands	r3, r2
 800149c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d006      	beq.n	80014b8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80014aa:	4b1b      	ldr	r3, [pc, #108]	; (8001518 <HAL_GPIO_Init+0x2b0>)
 80014ac:	68da      	ldr	r2, [r3, #12]
 80014ae:	491a      	ldr	r1, [pc, #104]	; (8001518 <HAL_GPIO_Init+0x2b0>)
 80014b0:	69bb      	ldr	r3, [r7, #24]
 80014b2:	4313      	orrs	r3, r2
 80014b4:	60cb      	str	r3, [r1, #12]
 80014b6:	e006      	b.n	80014c6 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80014b8:	4b17      	ldr	r3, [pc, #92]	; (8001518 <HAL_GPIO_Init+0x2b0>)
 80014ba:	68da      	ldr	r2, [r3, #12]
 80014bc:	69bb      	ldr	r3, [r7, #24]
 80014be:	43db      	mvns	r3, r3
 80014c0:	4915      	ldr	r1, [pc, #84]	; (8001518 <HAL_GPIO_Init+0x2b0>)
 80014c2:	4013      	ands	r3, r2
 80014c4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80014c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014c8:	3301      	adds	r3, #1
 80014ca:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014d2:	fa22 f303 	lsr.w	r3, r2, r3
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	f47f aed0 	bne.w	800127c <HAL_GPIO_Init+0x14>
  }
}
 80014dc:	bf00      	nop
 80014de:	372c      	adds	r7, #44	; 0x2c
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bc80      	pop	{r7}
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	10210000 	.word	0x10210000
 80014ec:	10110000 	.word	0x10110000
 80014f0:	10120000 	.word	0x10120000
 80014f4:	10310000 	.word	0x10310000
 80014f8:	10320000 	.word	0x10320000
 80014fc:	10220000 	.word	0x10220000
 8001500:	40021000 	.word	0x40021000
 8001504:	40010000 	.word	0x40010000
 8001508:	40010800 	.word	0x40010800
 800150c:	40010c00 	.word	0x40010c00
 8001510:	40011000 	.word	0x40011000
 8001514:	40011400 	.word	0x40011400
 8001518:	40010400 	.word	0x40010400

0800151c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800151c:	b480      	push	{r7}
 800151e:	b085      	sub	sp, #20
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
 8001524:	460b      	mov	r3, r1
 8001526:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	689a      	ldr	r2, [r3, #8]
 800152c:	887b      	ldrh	r3, [r7, #2]
 800152e:	4013      	ands	r3, r2
 8001530:	2b00      	cmp	r3, #0
 8001532:	d002      	beq.n	800153a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001534:	2301      	movs	r3, #1
 8001536:	73fb      	strb	r3, [r7, #15]
 8001538:	e001      	b.n	800153e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800153a:	2300      	movs	r3, #0
 800153c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800153e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001540:	4618      	mov	r0, r3
 8001542:	3714      	adds	r7, #20
 8001544:	46bd      	mov	sp, r7
 8001546:	bc80      	pop	{r7}
 8001548:	4770      	bx	lr

0800154a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800154a:	b480      	push	{r7}
 800154c:	b083      	sub	sp, #12
 800154e:	af00      	add	r7, sp, #0
 8001550:	6078      	str	r0, [r7, #4]
 8001552:	460b      	mov	r3, r1
 8001554:	807b      	strh	r3, [r7, #2]
 8001556:	4613      	mov	r3, r2
 8001558:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800155a:	787b      	ldrb	r3, [r7, #1]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d003      	beq.n	8001568 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001560:	887a      	ldrh	r2, [r7, #2]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001566:	e003      	b.n	8001570 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001568:	887b      	ldrh	r3, [r7, #2]
 800156a:	041a      	lsls	r2, r3, #16
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	611a      	str	r2, [r3, #16]
}
 8001570:	bf00      	nop
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	bc80      	pop	{r7}
 8001578:	4770      	bx	lr

0800157a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800157a:	b480      	push	{r7}
 800157c:	b085      	sub	sp, #20
 800157e:	af00      	add	r7, sp, #0
 8001580:	6078      	str	r0, [r7, #4]
 8001582:	460b      	mov	r3, r1
 8001584:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	68db      	ldr	r3, [r3, #12]
 800158a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800158c:	887a      	ldrh	r2, [r7, #2]
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	4013      	ands	r3, r2
 8001592:	041a      	lsls	r2, r3, #16
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	43d9      	mvns	r1, r3
 8001598:	887b      	ldrh	r3, [r7, #2]
 800159a:	400b      	ands	r3, r1
 800159c:	431a      	orrs	r2, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	611a      	str	r2, [r3, #16]
}
 80015a2:	bf00      	nop
 80015a4:	3714      	adds	r7, #20
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bc80      	pop	{r7}
 80015aa:	4770      	bx	lr

080015ac <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80015b0:	4b03      	ldr	r3, [pc, #12]	; (80015c0 <HAL_PWR_EnableBkUpAccess+0x14>)
 80015b2:	2201      	movs	r2, #1
 80015b4:	601a      	str	r2, [r3, #0]
}
 80015b6:	bf00      	nop
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bc80      	pop	{r7}
 80015bc:	4770      	bx	lr
 80015be:	bf00      	nop
 80015c0:	420e0020 	.word	0x420e0020

080015c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b086      	sub	sp, #24
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d101      	bne.n	80015d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015d2:	2301      	movs	r3, #1
 80015d4:	e26c      	b.n	8001ab0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f003 0301 	and.w	r3, r3, #1
 80015de:	2b00      	cmp	r3, #0
 80015e0:	f000 8087 	beq.w	80016f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80015e4:	4b92      	ldr	r3, [pc, #584]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	f003 030c 	and.w	r3, r3, #12
 80015ec:	2b04      	cmp	r3, #4
 80015ee:	d00c      	beq.n	800160a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80015f0:	4b8f      	ldr	r3, [pc, #572]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	f003 030c 	and.w	r3, r3, #12
 80015f8:	2b08      	cmp	r3, #8
 80015fa:	d112      	bne.n	8001622 <HAL_RCC_OscConfig+0x5e>
 80015fc:	4b8c      	ldr	r3, [pc, #560]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001604:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001608:	d10b      	bne.n	8001622 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800160a:	4b89      	ldr	r3, [pc, #548]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001612:	2b00      	cmp	r3, #0
 8001614:	d06c      	beq.n	80016f0 <HAL_RCC_OscConfig+0x12c>
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d168      	bne.n	80016f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e246      	b.n	8001ab0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800162a:	d106      	bne.n	800163a <HAL_RCC_OscConfig+0x76>
 800162c:	4b80      	ldr	r3, [pc, #512]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a7f      	ldr	r2, [pc, #508]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 8001632:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001636:	6013      	str	r3, [r2, #0]
 8001638:	e02e      	b.n	8001698 <HAL_RCC_OscConfig+0xd4>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d10c      	bne.n	800165c <HAL_RCC_OscConfig+0x98>
 8001642:	4b7b      	ldr	r3, [pc, #492]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a7a      	ldr	r2, [pc, #488]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 8001648:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800164c:	6013      	str	r3, [r2, #0]
 800164e:	4b78      	ldr	r3, [pc, #480]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a77      	ldr	r2, [pc, #476]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 8001654:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001658:	6013      	str	r3, [r2, #0]
 800165a:	e01d      	b.n	8001698 <HAL_RCC_OscConfig+0xd4>
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001664:	d10c      	bne.n	8001680 <HAL_RCC_OscConfig+0xbc>
 8001666:	4b72      	ldr	r3, [pc, #456]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a71      	ldr	r2, [pc, #452]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 800166c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001670:	6013      	str	r3, [r2, #0]
 8001672:	4b6f      	ldr	r3, [pc, #444]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a6e      	ldr	r2, [pc, #440]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 8001678:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800167c:	6013      	str	r3, [r2, #0]
 800167e:	e00b      	b.n	8001698 <HAL_RCC_OscConfig+0xd4>
 8001680:	4b6b      	ldr	r3, [pc, #428]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a6a      	ldr	r2, [pc, #424]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 8001686:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800168a:	6013      	str	r3, [r2, #0]
 800168c:	4b68      	ldr	r3, [pc, #416]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a67      	ldr	r2, [pc, #412]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 8001692:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001696:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d013      	beq.n	80016c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016a0:	f7ff fca8 	bl	8000ff4 <HAL_GetTick>
 80016a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016a6:	e008      	b.n	80016ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016a8:	f7ff fca4 	bl	8000ff4 <HAL_GetTick>
 80016ac:	4602      	mov	r2, r0
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	2b64      	cmp	r3, #100	; 0x64
 80016b4:	d901      	bls.n	80016ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80016b6:	2303      	movs	r3, #3
 80016b8:	e1fa      	b.n	8001ab0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ba:	4b5d      	ldr	r3, [pc, #372]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d0f0      	beq.n	80016a8 <HAL_RCC_OscConfig+0xe4>
 80016c6:	e014      	b.n	80016f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c8:	f7ff fc94 	bl	8000ff4 <HAL_GetTick>
 80016cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016ce:	e008      	b.n	80016e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016d0:	f7ff fc90 	bl	8000ff4 <HAL_GetTick>
 80016d4:	4602      	mov	r2, r0
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	2b64      	cmp	r3, #100	; 0x64
 80016dc:	d901      	bls.n	80016e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e1e6      	b.n	8001ab0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016e2:	4b53      	ldr	r3, [pc, #332]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d1f0      	bne.n	80016d0 <HAL_RCC_OscConfig+0x10c>
 80016ee:	e000      	b.n	80016f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 0302 	and.w	r3, r3, #2
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d063      	beq.n	80017c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80016fe:	4b4c      	ldr	r3, [pc, #304]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	f003 030c 	and.w	r3, r3, #12
 8001706:	2b00      	cmp	r3, #0
 8001708:	d00b      	beq.n	8001722 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800170a:	4b49      	ldr	r3, [pc, #292]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f003 030c 	and.w	r3, r3, #12
 8001712:	2b08      	cmp	r3, #8
 8001714:	d11c      	bne.n	8001750 <HAL_RCC_OscConfig+0x18c>
 8001716:	4b46      	ldr	r3, [pc, #280]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800171e:	2b00      	cmp	r3, #0
 8001720:	d116      	bne.n	8001750 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001722:	4b43      	ldr	r3, [pc, #268]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 0302 	and.w	r3, r3, #2
 800172a:	2b00      	cmp	r3, #0
 800172c:	d005      	beq.n	800173a <HAL_RCC_OscConfig+0x176>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	691b      	ldr	r3, [r3, #16]
 8001732:	2b01      	cmp	r3, #1
 8001734:	d001      	beq.n	800173a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001736:	2301      	movs	r3, #1
 8001738:	e1ba      	b.n	8001ab0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800173a:	4b3d      	ldr	r3, [pc, #244]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	695b      	ldr	r3, [r3, #20]
 8001746:	00db      	lsls	r3, r3, #3
 8001748:	4939      	ldr	r1, [pc, #228]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 800174a:	4313      	orrs	r3, r2
 800174c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800174e:	e03a      	b.n	80017c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	691b      	ldr	r3, [r3, #16]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d020      	beq.n	800179a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001758:	4b36      	ldr	r3, [pc, #216]	; (8001834 <HAL_RCC_OscConfig+0x270>)
 800175a:	2201      	movs	r2, #1
 800175c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800175e:	f7ff fc49 	bl	8000ff4 <HAL_GetTick>
 8001762:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001764:	e008      	b.n	8001778 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001766:	f7ff fc45 	bl	8000ff4 <HAL_GetTick>
 800176a:	4602      	mov	r2, r0
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	2b02      	cmp	r3, #2
 8001772:	d901      	bls.n	8001778 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001774:	2303      	movs	r3, #3
 8001776:	e19b      	b.n	8001ab0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001778:	4b2d      	ldr	r3, [pc, #180]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f003 0302 	and.w	r3, r3, #2
 8001780:	2b00      	cmp	r3, #0
 8001782:	d0f0      	beq.n	8001766 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001784:	4b2a      	ldr	r3, [pc, #168]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	695b      	ldr	r3, [r3, #20]
 8001790:	00db      	lsls	r3, r3, #3
 8001792:	4927      	ldr	r1, [pc, #156]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 8001794:	4313      	orrs	r3, r2
 8001796:	600b      	str	r3, [r1, #0]
 8001798:	e015      	b.n	80017c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800179a:	4b26      	ldr	r3, [pc, #152]	; (8001834 <HAL_RCC_OscConfig+0x270>)
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a0:	f7ff fc28 	bl	8000ff4 <HAL_GetTick>
 80017a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017a6:	e008      	b.n	80017ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017a8:	f7ff fc24 	bl	8000ff4 <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d901      	bls.n	80017ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80017b6:	2303      	movs	r3, #3
 80017b8:	e17a      	b.n	8001ab0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017ba:	4b1d      	ldr	r3, [pc, #116]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f003 0302 	and.w	r3, r3, #2
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d1f0      	bne.n	80017a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f003 0308 	and.w	r3, r3, #8
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d03a      	beq.n	8001848 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	699b      	ldr	r3, [r3, #24]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d019      	beq.n	800180e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017da:	4b17      	ldr	r3, [pc, #92]	; (8001838 <HAL_RCC_OscConfig+0x274>)
 80017dc:	2201      	movs	r2, #1
 80017de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017e0:	f7ff fc08 	bl	8000ff4 <HAL_GetTick>
 80017e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017e6:	e008      	b.n	80017fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017e8:	f7ff fc04 	bl	8000ff4 <HAL_GetTick>
 80017ec:	4602      	mov	r2, r0
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	2b02      	cmp	r3, #2
 80017f4:	d901      	bls.n	80017fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80017f6:	2303      	movs	r3, #3
 80017f8:	e15a      	b.n	8001ab0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017fa:	4b0d      	ldr	r3, [pc, #52]	; (8001830 <HAL_RCC_OscConfig+0x26c>)
 80017fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017fe:	f003 0302 	and.w	r3, r3, #2
 8001802:	2b00      	cmp	r3, #0
 8001804:	d0f0      	beq.n	80017e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001806:	2001      	movs	r0, #1
 8001808:	f000 fac6 	bl	8001d98 <RCC_Delay>
 800180c:	e01c      	b.n	8001848 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800180e:	4b0a      	ldr	r3, [pc, #40]	; (8001838 <HAL_RCC_OscConfig+0x274>)
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001814:	f7ff fbee 	bl	8000ff4 <HAL_GetTick>
 8001818:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800181a:	e00f      	b.n	800183c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800181c:	f7ff fbea 	bl	8000ff4 <HAL_GetTick>
 8001820:	4602      	mov	r2, r0
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	1ad3      	subs	r3, r2, r3
 8001826:	2b02      	cmp	r3, #2
 8001828:	d908      	bls.n	800183c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800182a:	2303      	movs	r3, #3
 800182c:	e140      	b.n	8001ab0 <HAL_RCC_OscConfig+0x4ec>
 800182e:	bf00      	nop
 8001830:	40021000 	.word	0x40021000
 8001834:	42420000 	.word	0x42420000
 8001838:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800183c:	4b9e      	ldr	r3, [pc, #632]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 800183e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001840:	f003 0302 	and.w	r3, r3, #2
 8001844:	2b00      	cmp	r3, #0
 8001846:	d1e9      	bne.n	800181c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f003 0304 	and.w	r3, r3, #4
 8001850:	2b00      	cmp	r3, #0
 8001852:	f000 80a6 	beq.w	80019a2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001856:	2300      	movs	r3, #0
 8001858:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800185a:	4b97      	ldr	r3, [pc, #604]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 800185c:	69db      	ldr	r3, [r3, #28]
 800185e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001862:	2b00      	cmp	r3, #0
 8001864:	d10d      	bne.n	8001882 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001866:	4b94      	ldr	r3, [pc, #592]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 8001868:	69db      	ldr	r3, [r3, #28]
 800186a:	4a93      	ldr	r2, [pc, #588]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 800186c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001870:	61d3      	str	r3, [r2, #28]
 8001872:	4b91      	ldr	r3, [pc, #580]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 8001874:	69db      	ldr	r3, [r3, #28]
 8001876:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800187a:	60bb      	str	r3, [r7, #8]
 800187c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800187e:	2301      	movs	r3, #1
 8001880:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001882:	4b8e      	ldr	r3, [pc, #568]	; (8001abc <HAL_RCC_OscConfig+0x4f8>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800188a:	2b00      	cmp	r3, #0
 800188c:	d118      	bne.n	80018c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800188e:	4b8b      	ldr	r3, [pc, #556]	; (8001abc <HAL_RCC_OscConfig+0x4f8>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a8a      	ldr	r2, [pc, #552]	; (8001abc <HAL_RCC_OscConfig+0x4f8>)
 8001894:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001898:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800189a:	f7ff fbab 	bl	8000ff4 <HAL_GetTick>
 800189e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018a0:	e008      	b.n	80018b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018a2:	f7ff fba7 	bl	8000ff4 <HAL_GetTick>
 80018a6:	4602      	mov	r2, r0
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	1ad3      	subs	r3, r2, r3
 80018ac:	2b64      	cmp	r3, #100	; 0x64
 80018ae:	d901      	bls.n	80018b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80018b0:	2303      	movs	r3, #3
 80018b2:	e0fd      	b.n	8001ab0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018b4:	4b81      	ldr	r3, [pc, #516]	; (8001abc <HAL_RCC_OscConfig+0x4f8>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d0f0      	beq.n	80018a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	68db      	ldr	r3, [r3, #12]
 80018c4:	2b01      	cmp	r3, #1
 80018c6:	d106      	bne.n	80018d6 <HAL_RCC_OscConfig+0x312>
 80018c8:	4b7b      	ldr	r3, [pc, #492]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 80018ca:	6a1b      	ldr	r3, [r3, #32]
 80018cc:	4a7a      	ldr	r2, [pc, #488]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 80018ce:	f043 0301 	orr.w	r3, r3, #1
 80018d2:	6213      	str	r3, [r2, #32]
 80018d4:	e02d      	b.n	8001932 <HAL_RCC_OscConfig+0x36e>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d10c      	bne.n	80018f8 <HAL_RCC_OscConfig+0x334>
 80018de:	4b76      	ldr	r3, [pc, #472]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 80018e0:	6a1b      	ldr	r3, [r3, #32]
 80018e2:	4a75      	ldr	r2, [pc, #468]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 80018e4:	f023 0301 	bic.w	r3, r3, #1
 80018e8:	6213      	str	r3, [r2, #32]
 80018ea:	4b73      	ldr	r3, [pc, #460]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 80018ec:	6a1b      	ldr	r3, [r3, #32]
 80018ee:	4a72      	ldr	r2, [pc, #456]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 80018f0:	f023 0304 	bic.w	r3, r3, #4
 80018f4:	6213      	str	r3, [r2, #32]
 80018f6:	e01c      	b.n	8001932 <HAL_RCC_OscConfig+0x36e>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	2b05      	cmp	r3, #5
 80018fe:	d10c      	bne.n	800191a <HAL_RCC_OscConfig+0x356>
 8001900:	4b6d      	ldr	r3, [pc, #436]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 8001902:	6a1b      	ldr	r3, [r3, #32]
 8001904:	4a6c      	ldr	r2, [pc, #432]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 8001906:	f043 0304 	orr.w	r3, r3, #4
 800190a:	6213      	str	r3, [r2, #32]
 800190c:	4b6a      	ldr	r3, [pc, #424]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 800190e:	6a1b      	ldr	r3, [r3, #32]
 8001910:	4a69      	ldr	r2, [pc, #420]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 8001912:	f043 0301 	orr.w	r3, r3, #1
 8001916:	6213      	str	r3, [r2, #32]
 8001918:	e00b      	b.n	8001932 <HAL_RCC_OscConfig+0x36e>
 800191a:	4b67      	ldr	r3, [pc, #412]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 800191c:	6a1b      	ldr	r3, [r3, #32]
 800191e:	4a66      	ldr	r2, [pc, #408]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 8001920:	f023 0301 	bic.w	r3, r3, #1
 8001924:	6213      	str	r3, [r2, #32]
 8001926:	4b64      	ldr	r3, [pc, #400]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 8001928:	6a1b      	ldr	r3, [r3, #32]
 800192a:	4a63      	ldr	r2, [pc, #396]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 800192c:	f023 0304 	bic.w	r3, r3, #4
 8001930:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	68db      	ldr	r3, [r3, #12]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d015      	beq.n	8001966 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800193a:	f7ff fb5b 	bl	8000ff4 <HAL_GetTick>
 800193e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001940:	e00a      	b.n	8001958 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001942:	f7ff fb57 	bl	8000ff4 <HAL_GetTick>
 8001946:	4602      	mov	r2, r0
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001950:	4293      	cmp	r3, r2
 8001952:	d901      	bls.n	8001958 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001954:	2303      	movs	r3, #3
 8001956:	e0ab      	b.n	8001ab0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001958:	4b57      	ldr	r3, [pc, #348]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 800195a:	6a1b      	ldr	r3, [r3, #32]
 800195c:	f003 0302 	and.w	r3, r3, #2
 8001960:	2b00      	cmp	r3, #0
 8001962:	d0ee      	beq.n	8001942 <HAL_RCC_OscConfig+0x37e>
 8001964:	e014      	b.n	8001990 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001966:	f7ff fb45 	bl	8000ff4 <HAL_GetTick>
 800196a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800196c:	e00a      	b.n	8001984 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800196e:	f7ff fb41 	bl	8000ff4 <HAL_GetTick>
 8001972:	4602      	mov	r2, r0
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	1ad3      	subs	r3, r2, r3
 8001978:	f241 3288 	movw	r2, #5000	; 0x1388
 800197c:	4293      	cmp	r3, r2
 800197e:	d901      	bls.n	8001984 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001980:	2303      	movs	r3, #3
 8001982:	e095      	b.n	8001ab0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001984:	4b4c      	ldr	r3, [pc, #304]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 8001986:	6a1b      	ldr	r3, [r3, #32]
 8001988:	f003 0302 	and.w	r3, r3, #2
 800198c:	2b00      	cmp	r3, #0
 800198e:	d1ee      	bne.n	800196e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001990:	7dfb      	ldrb	r3, [r7, #23]
 8001992:	2b01      	cmp	r3, #1
 8001994:	d105      	bne.n	80019a2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001996:	4b48      	ldr	r3, [pc, #288]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 8001998:	69db      	ldr	r3, [r3, #28]
 800199a:	4a47      	ldr	r2, [pc, #284]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 800199c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019a0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	69db      	ldr	r3, [r3, #28]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	f000 8081 	beq.w	8001aae <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019ac:	4b42      	ldr	r3, [pc, #264]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	f003 030c 	and.w	r3, r3, #12
 80019b4:	2b08      	cmp	r3, #8
 80019b6:	d061      	beq.n	8001a7c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	69db      	ldr	r3, [r3, #28]
 80019bc:	2b02      	cmp	r3, #2
 80019be:	d146      	bne.n	8001a4e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019c0:	4b3f      	ldr	r3, [pc, #252]	; (8001ac0 <HAL_RCC_OscConfig+0x4fc>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019c6:	f7ff fb15 	bl	8000ff4 <HAL_GetTick>
 80019ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019cc:	e008      	b.n	80019e0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019ce:	f7ff fb11 	bl	8000ff4 <HAL_GetTick>
 80019d2:	4602      	mov	r2, r0
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	1ad3      	subs	r3, r2, r3
 80019d8:	2b02      	cmp	r3, #2
 80019da:	d901      	bls.n	80019e0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80019dc:	2303      	movs	r3, #3
 80019de:	e067      	b.n	8001ab0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019e0:	4b35      	ldr	r3, [pc, #212]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d1f0      	bne.n	80019ce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6a1b      	ldr	r3, [r3, #32]
 80019f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019f4:	d108      	bne.n	8001a08 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80019f6:	4b30      	ldr	r3, [pc, #192]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	492d      	ldr	r1, [pc, #180]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 8001a04:	4313      	orrs	r3, r2
 8001a06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a08:	4b2b      	ldr	r3, [pc, #172]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6a19      	ldr	r1, [r3, #32]
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a18:	430b      	orrs	r3, r1
 8001a1a:	4927      	ldr	r1, [pc, #156]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a20:	4b27      	ldr	r3, [pc, #156]	; (8001ac0 <HAL_RCC_OscConfig+0x4fc>)
 8001a22:	2201      	movs	r2, #1
 8001a24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a26:	f7ff fae5 	bl	8000ff4 <HAL_GetTick>
 8001a2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a2c:	e008      	b.n	8001a40 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a2e:	f7ff fae1 	bl	8000ff4 <HAL_GetTick>
 8001a32:	4602      	mov	r2, r0
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	1ad3      	subs	r3, r2, r3
 8001a38:	2b02      	cmp	r3, #2
 8001a3a:	d901      	bls.n	8001a40 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	e037      	b.n	8001ab0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a40:	4b1d      	ldr	r3, [pc, #116]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d0f0      	beq.n	8001a2e <HAL_RCC_OscConfig+0x46a>
 8001a4c:	e02f      	b.n	8001aae <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a4e:	4b1c      	ldr	r3, [pc, #112]	; (8001ac0 <HAL_RCC_OscConfig+0x4fc>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a54:	f7ff face 	bl	8000ff4 <HAL_GetTick>
 8001a58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a5a:	e008      	b.n	8001a6e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a5c:	f7ff faca 	bl	8000ff4 <HAL_GetTick>
 8001a60:	4602      	mov	r2, r0
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	2b02      	cmp	r3, #2
 8001a68:	d901      	bls.n	8001a6e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001a6a:	2303      	movs	r3, #3
 8001a6c:	e020      	b.n	8001ab0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a6e:	4b12      	ldr	r3, [pc, #72]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d1f0      	bne.n	8001a5c <HAL_RCC_OscConfig+0x498>
 8001a7a:	e018      	b.n	8001aae <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	69db      	ldr	r3, [r3, #28]
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d101      	bne.n	8001a88 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e013      	b.n	8001ab0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a88:	4b0b      	ldr	r3, [pc, #44]	; (8001ab8 <HAL_RCC_OscConfig+0x4f4>)
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6a1b      	ldr	r3, [r3, #32]
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d106      	bne.n	8001aaa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	d001      	beq.n	8001aae <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e000      	b.n	8001ab0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001aae:	2300      	movs	r3, #0
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3718      	adds	r7, #24
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	40007000 	.word	0x40007000
 8001ac0:	42420060 	.word	0x42420060

08001ac4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d101      	bne.n	8001ad8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	e0d0      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ad8:	4b6a      	ldr	r3, [pc, #424]	; (8001c84 <HAL_RCC_ClockConfig+0x1c0>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0307 	and.w	r3, r3, #7
 8001ae0:	683a      	ldr	r2, [r7, #0]
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d910      	bls.n	8001b08 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ae6:	4b67      	ldr	r3, [pc, #412]	; (8001c84 <HAL_RCC_ClockConfig+0x1c0>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f023 0207 	bic.w	r2, r3, #7
 8001aee:	4965      	ldr	r1, [pc, #404]	; (8001c84 <HAL_RCC_ClockConfig+0x1c0>)
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	4313      	orrs	r3, r2
 8001af4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001af6:	4b63      	ldr	r3, [pc, #396]	; (8001c84 <HAL_RCC_ClockConfig+0x1c0>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 0307 	and.w	r3, r3, #7
 8001afe:	683a      	ldr	r2, [r7, #0]
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d001      	beq.n	8001b08 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	e0b8      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0302 	and.w	r3, r3, #2
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d020      	beq.n	8001b56 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f003 0304 	and.w	r3, r3, #4
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d005      	beq.n	8001b2c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b20:	4b59      	ldr	r3, [pc, #356]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	4a58      	ldr	r2, [pc, #352]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001b26:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001b2a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 0308 	and.w	r3, r3, #8
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d005      	beq.n	8001b44 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b38:	4b53      	ldr	r3, [pc, #332]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	4a52      	ldr	r2, [pc, #328]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001b3e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001b42:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b44:	4b50      	ldr	r3, [pc, #320]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	494d      	ldr	r1, [pc, #308]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001b52:	4313      	orrs	r3, r2
 8001b54:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 0301 	and.w	r3, r3, #1
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d040      	beq.n	8001be4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d107      	bne.n	8001b7a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b6a:	4b47      	ldr	r3, [pc, #284]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d115      	bne.n	8001ba2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e07f      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d107      	bne.n	8001b92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b82:	4b41      	ldr	r3, [pc, #260]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d109      	bne.n	8001ba2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e073      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b92:	4b3d      	ldr	r3, [pc, #244]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 0302 	and.w	r3, r3, #2
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d101      	bne.n	8001ba2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e06b      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ba2:	4b39      	ldr	r3, [pc, #228]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	f023 0203 	bic.w	r2, r3, #3
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	4936      	ldr	r1, [pc, #216]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bb4:	f7ff fa1e 	bl	8000ff4 <HAL_GetTick>
 8001bb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bba:	e00a      	b.n	8001bd2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bbc:	f7ff fa1a 	bl	8000ff4 <HAL_GetTick>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d901      	bls.n	8001bd2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	e053      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bd2:	4b2d      	ldr	r3, [pc, #180]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	f003 020c 	and.w	r2, r3, #12
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d1eb      	bne.n	8001bbc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001be4:	4b27      	ldr	r3, [pc, #156]	; (8001c84 <HAL_RCC_ClockConfig+0x1c0>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 0307 	and.w	r3, r3, #7
 8001bec:	683a      	ldr	r2, [r7, #0]
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d210      	bcs.n	8001c14 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bf2:	4b24      	ldr	r3, [pc, #144]	; (8001c84 <HAL_RCC_ClockConfig+0x1c0>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f023 0207 	bic.w	r2, r3, #7
 8001bfa:	4922      	ldr	r1, [pc, #136]	; (8001c84 <HAL_RCC_ClockConfig+0x1c0>)
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c02:	4b20      	ldr	r3, [pc, #128]	; (8001c84 <HAL_RCC_ClockConfig+0x1c0>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 0307 	and.w	r3, r3, #7
 8001c0a:	683a      	ldr	r2, [r7, #0]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d001      	beq.n	8001c14 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e032      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0304 	and.w	r3, r3, #4
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d008      	beq.n	8001c32 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c20:	4b19      	ldr	r3, [pc, #100]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	4916      	ldr	r1, [pc, #88]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 0308 	and.w	r3, r3, #8
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d009      	beq.n	8001c52 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c3e:	4b12      	ldr	r3, [pc, #72]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	691b      	ldr	r3, [r3, #16]
 8001c4a:	00db      	lsls	r3, r3, #3
 8001c4c:	490e      	ldr	r1, [pc, #56]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c52:	f000 f821 	bl	8001c98 <HAL_RCC_GetSysClockFreq>
 8001c56:	4601      	mov	r1, r0
 8001c58:	4b0b      	ldr	r3, [pc, #44]	; (8001c88 <HAL_RCC_ClockConfig+0x1c4>)
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	091b      	lsrs	r3, r3, #4
 8001c5e:	f003 030f 	and.w	r3, r3, #15
 8001c62:	4a0a      	ldr	r2, [pc, #40]	; (8001c8c <HAL_RCC_ClockConfig+0x1c8>)
 8001c64:	5cd3      	ldrb	r3, [r2, r3]
 8001c66:	fa21 f303 	lsr.w	r3, r1, r3
 8001c6a:	4a09      	ldr	r2, [pc, #36]	; (8001c90 <HAL_RCC_ClockConfig+0x1cc>)
 8001c6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001c6e:	4b09      	ldr	r3, [pc, #36]	; (8001c94 <HAL_RCC_ClockConfig+0x1d0>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7ff f97c 	bl	8000f70 <HAL_InitTick>

  return HAL_OK;
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3710      	adds	r7, #16
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	40022000 	.word	0x40022000
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	08003538 	.word	0x08003538
 8001c90:	20000000 	.word	0x20000000
 8001c94:	20000004 	.word	0x20000004

08001c98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c98:	b490      	push	{r4, r7}
 8001c9a:	b08a      	sub	sp, #40	; 0x28
 8001c9c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001c9e:	4b2a      	ldr	r3, [pc, #168]	; (8001d48 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001ca0:	1d3c      	adds	r4, r7, #4
 8001ca2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ca4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001ca8:	4b28      	ldr	r3, [pc, #160]	; (8001d4c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001caa:	881b      	ldrh	r3, [r3, #0]
 8001cac:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61fb      	str	r3, [r7, #28]
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	61bb      	str	r3, [r7, #24]
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	627b      	str	r3, [r7, #36]	; 0x24
 8001cba:	2300      	movs	r3, #0
 8001cbc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001cc2:	4b23      	ldr	r3, [pc, #140]	; (8001d50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	f003 030c 	and.w	r3, r3, #12
 8001cce:	2b04      	cmp	r3, #4
 8001cd0:	d002      	beq.n	8001cd8 <HAL_RCC_GetSysClockFreq+0x40>
 8001cd2:	2b08      	cmp	r3, #8
 8001cd4:	d003      	beq.n	8001cde <HAL_RCC_GetSysClockFreq+0x46>
 8001cd6:	e02d      	b.n	8001d34 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001cd8:	4b1e      	ldr	r3, [pc, #120]	; (8001d54 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001cda:	623b      	str	r3, [r7, #32]
      break;
 8001cdc:	e02d      	b.n	8001d3a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	0c9b      	lsrs	r3, r3, #18
 8001ce2:	f003 030f 	and.w	r3, r3, #15
 8001ce6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001cea:	4413      	add	r3, r2
 8001cec:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001cf0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001cf2:	69fb      	ldr	r3, [r7, #28]
 8001cf4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d013      	beq.n	8001d24 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001cfc:	4b14      	ldr	r3, [pc, #80]	; (8001d50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	0c5b      	lsrs	r3, r3, #17
 8001d02:	f003 0301 	and.w	r3, r3, #1
 8001d06:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001d0a:	4413      	add	r3, r2
 8001d0c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001d10:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	4a0f      	ldr	r2, [pc, #60]	; (8001d54 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001d16:	fb02 f203 	mul.w	r2, r2, r3
 8001d1a:	69bb      	ldr	r3, [r7, #24]
 8001d1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d20:	627b      	str	r3, [r7, #36]	; 0x24
 8001d22:	e004      	b.n	8001d2e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	4a0c      	ldr	r2, [pc, #48]	; (8001d58 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001d28:	fb02 f303 	mul.w	r3, r2, r3
 8001d2c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d30:	623b      	str	r3, [r7, #32]
      break;
 8001d32:	e002      	b.n	8001d3a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d34:	4b07      	ldr	r3, [pc, #28]	; (8001d54 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001d36:	623b      	str	r3, [r7, #32]
      break;
 8001d38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d3a:	6a3b      	ldr	r3, [r7, #32]
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	3728      	adds	r7, #40	; 0x28
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bc90      	pop	{r4, r7}
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	080034f8 	.word	0x080034f8
 8001d4c:	08003508 	.word	0x08003508
 8001d50:	40021000 	.word	0x40021000
 8001d54:	007a1200 	.word	0x007a1200
 8001d58:	003d0900 	.word	0x003d0900

08001d5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d60:	4b02      	ldr	r3, [pc, #8]	; (8001d6c <HAL_RCC_GetHCLKFreq+0x10>)
 8001d62:	681b      	ldr	r3, [r3, #0]
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bc80      	pop	{r7}
 8001d6a:	4770      	bx	lr
 8001d6c:	20000000 	.word	0x20000000

08001d70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d74:	f7ff fff2 	bl	8001d5c <HAL_RCC_GetHCLKFreq>
 8001d78:	4601      	mov	r1, r0
 8001d7a:	4b05      	ldr	r3, [pc, #20]	; (8001d90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	0adb      	lsrs	r3, r3, #11
 8001d80:	f003 0307 	and.w	r3, r3, #7
 8001d84:	4a03      	ldr	r2, [pc, #12]	; (8001d94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d86:	5cd3      	ldrb	r3, [r2, r3]
 8001d88:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	40021000 	.word	0x40021000
 8001d94:	08003548 	.word	0x08003548

08001d98 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b085      	sub	sp, #20
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001da0:	4b0a      	ldr	r3, [pc, #40]	; (8001dcc <RCC_Delay+0x34>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a0a      	ldr	r2, [pc, #40]	; (8001dd0 <RCC_Delay+0x38>)
 8001da6:	fba2 2303 	umull	r2, r3, r2, r3
 8001daa:	0a5b      	lsrs	r3, r3, #9
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	fb02 f303 	mul.w	r3, r2, r3
 8001db2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001db4:	bf00      	nop
  }
  while (Delay --);
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	1e5a      	subs	r2, r3, #1
 8001dba:	60fa      	str	r2, [r7, #12]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d1f9      	bne.n	8001db4 <RCC_Delay+0x1c>
}
 8001dc0:	bf00      	nop
 8001dc2:	3714      	adds	r7, #20
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bc80      	pop	{r7}
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	20000000 	.word	0x20000000
 8001dd0:	10624dd3 	.word	0x10624dd3

08001dd4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	613b      	str	r3, [r7, #16]
 8001de0:	2300      	movs	r3, #0
 8001de2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 0301 	and.w	r3, r3, #1
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d07d      	beq.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8001df0:	2300      	movs	r3, #0
 8001df2:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001df4:	4b4f      	ldr	r3, [pc, #316]	; (8001f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001df6:	69db      	ldr	r3, [r3, #28]
 8001df8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d10d      	bne.n	8001e1c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e00:	4b4c      	ldr	r3, [pc, #304]	; (8001f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e02:	69db      	ldr	r3, [r3, #28]
 8001e04:	4a4b      	ldr	r2, [pc, #300]	; (8001f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e0a:	61d3      	str	r3, [r2, #28]
 8001e0c:	4b49      	ldr	r3, [pc, #292]	; (8001f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e0e:	69db      	ldr	r3, [r3, #28]
 8001e10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e14:	60bb      	str	r3, [r7, #8]
 8001e16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e1c:	4b46      	ldr	r3, [pc, #280]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d118      	bne.n	8001e5a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e28:	4b43      	ldr	r3, [pc, #268]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a42      	ldr	r2, [pc, #264]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e32:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e34:	f7ff f8de 	bl	8000ff4 <HAL_GetTick>
 8001e38:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e3a:	e008      	b.n	8001e4e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e3c:	f7ff f8da 	bl	8000ff4 <HAL_GetTick>
 8001e40:	4602      	mov	r2, r0
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	2b64      	cmp	r3, #100	; 0x64
 8001e48:	d901      	bls.n	8001e4e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e06d      	b.n	8001f2a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e4e:	4b3a      	ldr	r3, [pc, #232]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d0f0      	beq.n	8001e3c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001e5a:	4b36      	ldr	r3, [pc, #216]	; (8001f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e5c:	6a1b      	ldr	r3, [r3, #32]
 8001e5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e62:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d02e      	beq.n	8001ec8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e72:	68fa      	ldr	r2, [r7, #12]
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d027      	beq.n	8001ec8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001e78:	4b2e      	ldr	r3, [pc, #184]	; (8001f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e7a:	6a1b      	ldr	r3, [r3, #32]
 8001e7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e80:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001e82:	4b2e      	ldr	r3, [pc, #184]	; (8001f3c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001e84:	2201      	movs	r2, #1
 8001e86:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001e88:	4b2c      	ldr	r3, [pc, #176]	; (8001f3c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001e8e:	4a29      	ldr	r2, [pc, #164]	; (8001f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	f003 0301 	and.w	r3, r3, #1
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d014      	beq.n	8001ec8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e9e:	f7ff f8a9 	bl	8000ff4 <HAL_GetTick>
 8001ea2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ea4:	e00a      	b.n	8001ebc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ea6:	f7ff f8a5 	bl	8000ff4 <HAL_GetTick>
 8001eaa:	4602      	mov	r2, r0
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d901      	bls.n	8001ebc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	e036      	b.n	8001f2a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ebc:	4b1d      	ldr	r3, [pc, #116]	; (8001f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ebe:	6a1b      	ldr	r3, [r3, #32]
 8001ec0:	f003 0302 	and.w	r3, r3, #2
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d0ee      	beq.n	8001ea6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ec8:	4b1a      	ldr	r3, [pc, #104]	; (8001f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001eca:	6a1b      	ldr	r3, [r3, #32]
 8001ecc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	4917      	ldr	r1, [pc, #92]	; (8001f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001eda:	7dfb      	ldrb	r3, [r7, #23]
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d105      	bne.n	8001eec <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ee0:	4b14      	ldr	r3, [pc, #80]	; (8001f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ee2:	69db      	ldr	r3, [r3, #28]
 8001ee4:	4a13      	ldr	r2, [pc, #76]	; (8001f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ee6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001eea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 0302 	and.w	r3, r3, #2
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d008      	beq.n	8001f0a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001ef8:	4b0e      	ldr	r3, [pc, #56]	; (8001f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	490b      	ldr	r1, [pc, #44]	; (8001f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f06:	4313      	orrs	r3, r2
 8001f08:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 0310 	and.w	r3, r3, #16
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d008      	beq.n	8001f28 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001f16:	4b07      	ldr	r3, [pc, #28]	; (8001f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	68db      	ldr	r3, [r3, #12]
 8001f22:	4904      	ldr	r1, [pc, #16]	; (8001f34 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f24:	4313      	orrs	r3, r2
 8001f26:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001f28:	2300      	movs	r3, #0
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3718      	adds	r7, #24
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	40021000 	.word	0x40021000
 8001f38:	40007000 	.word	0x40007000
 8001f3c:	42420440 	.word	0x42420440

08001f40 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8001f40:	b590      	push	{r4, r7, lr}
 8001f42:	b08d      	sub	sp, #52	; 0x34
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001f48:	4b55      	ldr	r3, [pc, #340]	; (80020a0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8001f4a:	f107 040c 	add.w	r4, r7, #12
 8001f4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f50:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001f54:	4b53      	ldr	r3, [pc, #332]	; (80020a4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8001f56:	881b      	ldrh	r3, [r3, #0]
 8001f58:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	627b      	str	r3, [r7, #36]	; 0x24
 8001f5e:	2300      	movs	r3, #0
 8001f60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f62:	2300      	movs	r3, #0
 8001f64:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8001f66:	2300      	movs	r3, #0
 8001f68:	61fb      	str	r3, [r7, #28]
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2b02      	cmp	r3, #2
 8001f72:	d07f      	beq.n	8002074 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8001f74:	2b10      	cmp	r3, #16
 8001f76:	d002      	beq.n	8001f7e <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d048      	beq.n	800200e <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8001f7c:	e08b      	b.n	8002096 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 8001f7e:	4b4a      	ldr	r3, [pc, #296]	; (80020a8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8001f84:	4b48      	ldr	r3, [pc, #288]	; (80020a8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d07f      	beq.n	8002090 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	0c9b      	lsrs	r3, r3, #18
 8001f94:	f003 030f 	and.w	r3, r3, #15
 8001f98:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001f9c:	4413      	add	r3, r2
 8001f9e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001fa2:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d018      	beq.n	8001fe0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001fae:	4b3e      	ldr	r3, [pc, #248]	; (80020a8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	0c5b      	lsrs	r3, r3, #17
 8001fb4:	f003 0301 	and.w	r3, r3, #1
 8001fb8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001fbc:	4413      	add	r3, r2
 8001fbe:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001fc2:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d00d      	beq.n	8001fea <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001fce:	4a37      	ldr	r2, [pc, #220]	; (80020ac <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8001fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fd2:	fbb2 f2f3 	udiv	r2, r2, r3
 8001fd6:	6a3b      	ldr	r3, [r7, #32]
 8001fd8:	fb02 f303 	mul.w	r3, r2, r3
 8001fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001fde:	e004      	b.n	8001fea <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001fe0:	6a3b      	ldr	r3, [r7, #32]
 8001fe2:	4a33      	ldr	r2, [pc, #204]	; (80020b0 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001fe4:	fb02 f303 	mul.w	r3, r2, r3
 8001fe8:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001fea:	4b2f      	ldr	r3, [pc, #188]	; (80020a8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ff2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ff6:	d102      	bne.n	8001ffe <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8001ff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ffa:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001ffc:	e048      	b.n	8002090 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 8001ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002000:	005b      	lsls	r3, r3, #1
 8002002:	4a2c      	ldr	r2, [pc, #176]	; (80020b4 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8002004:	fba2 2303 	umull	r2, r3, r2, r3
 8002008:	085b      	lsrs	r3, r3, #1
 800200a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800200c:	e040      	b.n	8002090 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 800200e:	4b26      	ldr	r3, [pc, #152]	; (80020a8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002010:	6a1b      	ldr	r3, [r3, #32]
 8002012:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002014:	69fb      	ldr	r3, [r7, #28]
 8002016:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800201a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800201e:	d108      	bne.n	8002032 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	2b00      	cmp	r3, #0
 8002028:	d003      	beq.n	8002032 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 800202a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800202e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002030:	e01f      	b.n	8002072 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002038:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800203c:	d109      	bne.n	8002052 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 800203e:	4b1a      	ldr	r3, [pc, #104]	; (80020a8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002042:	f003 0302 	and.w	r3, r3, #2
 8002046:	2b00      	cmp	r3, #0
 8002048:	d003      	beq.n	8002052 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 800204a:	f649 4340 	movw	r3, #40000	; 0x9c40
 800204e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002050:	e00f      	b.n	8002072 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002058:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800205c:	d11a      	bne.n	8002094 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 800205e:	4b12      	ldr	r3, [pc, #72]	; (80020a8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d014      	beq.n	8002094 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 800206a:	f24f 4324 	movw	r3, #62500	; 0xf424
 800206e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8002070:	e010      	b.n	8002094 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8002072:	e00f      	b.n	8002094 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002074:	f7ff fe7c 	bl	8001d70 <HAL_RCC_GetPCLK2Freq>
 8002078:	4602      	mov	r2, r0
 800207a:	4b0b      	ldr	r3, [pc, #44]	; (80020a8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	0b9b      	lsrs	r3, r3, #14
 8002080:	f003 0303 	and.w	r3, r3, #3
 8002084:	3301      	adds	r3, #1
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	fbb2 f3f3 	udiv	r3, r2, r3
 800208c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800208e:	e002      	b.n	8002096 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8002090:	bf00      	nop
 8002092:	e000      	b.n	8002096 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8002094:	bf00      	nop
    }
  }
  return (frequency);
 8002096:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8002098:	4618      	mov	r0, r3
 800209a:	3734      	adds	r7, #52	; 0x34
 800209c:	46bd      	mov	sp, r7
 800209e:	bd90      	pop	{r4, r7, pc}
 80020a0:	0800350c 	.word	0x0800350c
 80020a4:	0800351c 	.word	0x0800351c
 80020a8:	40021000 	.word	0x40021000
 80020ac:	007a1200 	.word	0x007a1200
 80020b0:	003d0900 	.word	0x003d0900
 80020b4:	aaaaaaab 	.word	0xaaaaaaab

080020b8 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80020c0:	2300      	movs	r3, #0
 80020c2:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d101      	bne.n	80020ce <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e084      	b.n	80021d8 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	7c5b      	ldrb	r3, [r3, #17]
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d105      	bne.n	80020e4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2200      	movs	r2, #0
 80020dc:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80020de:	6878      	ldr	r0, [r7, #4]
 80020e0:	f7fe fcae 	bl	8000a40 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2202      	movs	r2, #2
 80020e8:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f000 fac6 	bl	800267c <HAL_RTC_WaitForSynchro>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d004      	beq.n	8002100 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2204      	movs	r2, #4
 80020fa:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e06b      	b.n	80021d8 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002100:	6878      	ldr	r0, [r7, #4]
 8002102:	f000 fb7f 	bl	8002804 <RTC_EnterInitMode>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d004      	beq.n	8002116 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2204      	movs	r2, #4
 8002110:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e060      	b.n	80021d8 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	685a      	ldr	r2, [r3, #4]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f022 0207 	bic.w	r2, r2, #7
 8002124:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d005      	beq.n	800213a <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800212e:	4b2c      	ldr	r3, [pc, #176]	; (80021e0 <HAL_RTC_Init+0x128>)
 8002130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002132:	4a2b      	ldr	r2, [pc, #172]	; (80021e0 <HAL_RTC_Init+0x128>)
 8002134:	f023 0301 	bic.w	r3, r3, #1
 8002138:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800213a:	4b29      	ldr	r3, [pc, #164]	; (80021e0 <HAL_RTC_Init+0x128>)
 800213c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800213e:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	4926      	ldr	r1, [pc, #152]	; (80021e0 <HAL_RTC_Init+0x128>)
 8002148:	4313      	orrs	r3, r2
 800214a:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002154:	d003      	beq.n	800215e <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	60fb      	str	r3, [r7, #12]
 800215c:	e00e      	b.n	800217c <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800215e:	2001      	movs	r0, #1
 8002160:	f7ff feee 	bl	8001f40 <HAL_RCCEx_GetPeriphCLKFreq>
 8002164:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d104      	bne.n	8002176 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2204      	movs	r2, #4
 8002170:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e030      	b.n	80021d8 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	3b01      	subs	r3, #1
 800217a:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	f023 010f 	bic.w	r1, r3, #15
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	0c1a      	lsrs	r2, r3, #16
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	430a      	orrs	r2, r1
 8002190:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	68db      	ldr	r3, [r3, #12]
 8002198:	0c1b      	lsrs	r3, r3, #16
 800219a:	041b      	lsls	r3, r3, #16
 800219c:	68fa      	ldr	r2, [r7, #12]
 800219e:	b291      	uxth	r1, r2
 80021a0:	687a      	ldr	r2, [r7, #4]
 80021a2:	6812      	ldr	r2, [r2, #0]
 80021a4:	430b      	orrs	r3, r1
 80021a6:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	f000 fb53 	bl	8002854 <RTC_ExitInitMode>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d004      	beq.n	80021be <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2204      	movs	r2, #4
 80021b8:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e00c      	b.n	80021d8 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2201      	movs	r2, #1
 80021c8:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2201      	movs	r2, #1
 80021ce:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2201      	movs	r2, #1
 80021d4:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 80021d6:	2300      	movs	r3, #0
  }
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3710      	adds	r7, #16
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	40006c00 	.word	0x40006c00

080021e4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80021e4:	b590      	push	{r4, r7, lr}
 80021e6:	b087      	sub	sp, #28
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	60f8      	str	r0, [r7, #12]
 80021ec:	60b9      	str	r1, [r7, #8]
 80021ee:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 80021f0:	2300      	movs	r3, #0
 80021f2:	617b      	str	r3, [r7, #20]
 80021f4:	2300      	movs	r3, #0
 80021f6:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d002      	beq.n	8002204 <HAL_RTC_SetTime+0x20>
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d101      	bne.n	8002208 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	e080      	b.n	800230a <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	7c1b      	ldrb	r3, [r3, #16]
 800220c:	2b01      	cmp	r3, #1
 800220e:	d101      	bne.n	8002214 <HAL_RTC_SetTime+0x30>
 8002210:	2302      	movs	r3, #2
 8002212:	e07a      	b.n	800230a <HAL_RTC_SetTime+0x126>
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	2201      	movs	r2, #1
 8002218:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	2202      	movs	r2, #2
 800221e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d113      	bne.n	800224e <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	461a      	mov	r2, r3
 800222c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8002230:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	785b      	ldrb	r3, [r3, #1]
 8002238:	4619      	mov	r1, r3
 800223a:	460b      	mov	r3, r1
 800223c:	011b      	lsls	r3, r3, #4
 800223e:	1a5b      	subs	r3, r3, r1
 8002240:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8002242:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8002244:	68ba      	ldr	r2, [r7, #8]
 8002246:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8002248:	4413      	add	r3, r2
 800224a:	617b      	str	r3, [r7, #20]
 800224c:	e01e      	b.n	800228c <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	4618      	mov	r0, r3
 8002254:	f000 fb43 	bl	80028de <RTC_Bcd2ToByte>
 8002258:	4603      	mov	r3, r0
 800225a:	461a      	mov	r2, r3
 800225c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8002260:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	785b      	ldrb	r3, [r3, #1]
 8002268:	4618      	mov	r0, r3
 800226a:	f000 fb38 	bl	80028de <RTC_Bcd2ToByte>
 800226e:	4603      	mov	r3, r0
 8002270:	461a      	mov	r2, r3
 8002272:	4613      	mov	r3, r2
 8002274:	011b      	lsls	r3, r3, #4
 8002276:	1a9b      	subs	r3, r3, r2
 8002278:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800227a:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	789b      	ldrb	r3, [r3, #2]
 8002280:	4618      	mov	r0, r3
 8002282:	f000 fb2c 	bl	80028de <RTC_Bcd2ToByte>
 8002286:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8002288:	4423      	add	r3, r4
 800228a:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800228c:	6979      	ldr	r1, [r7, #20]
 800228e:	68f8      	ldr	r0, [r7, #12]
 8002290:	f000 fa51 	bl	8002736 <RTC_WriteTimeCounter>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d007      	beq.n	80022aa <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	2204      	movs	r2, #4
 800229e:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2200      	movs	r2, #0
 80022a4:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e02f      	b.n	800230a <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	685a      	ldr	r2, [r3, #4]
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f022 0205 	bic.w	r2, r2, #5
 80022b8:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80022ba:	68f8      	ldr	r0, [r7, #12]
 80022bc:	f000 fa62 	bl	8002784 <RTC_ReadAlarmCounter>
 80022c0:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022c8:	d018      	beq.n	80022fc <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 80022ca:	693a      	ldr	r2, [r7, #16]
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d214      	bcs.n	80022fc <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80022d8:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80022dc:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80022de:	6939      	ldr	r1, [r7, #16]
 80022e0:	68f8      	ldr	r0, [r7, #12]
 80022e2:	f000 fa68 	bl	80027b6 <RTC_WriteAlarmCounter>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d007      	beq.n	80022fc <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2204      	movs	r2, #4
 80022f0:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	2200      	movs	r2, #0
 80022f6:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e006      	b.n	800230a <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2201      	movs	r2, #1
 8002300:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2200      	movs	r2, #0
 8002306:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8002308:	2300      	movs	r3, #0
  }
}
 800230a:	4618      	mov	r0, r3
 800230c:	371c      	adds	r7, #28
 800230e:	46bd      	mov	sp, r7
 8002310:	bd90      	pop	{r4, r7, pc}
	...

08002314 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b088      	sub	sp, #32
 8002318:	af00      	add	r7, sp, #0
 800231a:	60f8      	str	r0, [r7, #12]
 800231c:	60b9      	str	r1, [r7, #8]
 800231e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8002320:	2300      	movs	r3, #0
 8002322:	61bb      	str	r3, [r7, #24]
 8002324:	2300      	movs	r3, #0
 8002326:	61fb      	str	r3, [r7, #28]
 8002328:	2300      	movs	r3, #0
 800232a:	617b      	str	r3, [r7, #20]
 800232c:	2300      	movs	r3, #0
 800232e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d002      	beq.n	800233c <HAL_RTC_GetTime+0x28>
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d101      	bne.n	8002340 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e0b5      	b.n	80024ac <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	f003 0304 	and.w	r3, r3, #4
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e0ac      	b.n	80024ac <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8002352:	68f8      	ldr	r0, [r7, #12]
 8002354:	f000 f9bf 	bl	80026d6 <RTC_ReadTimeCounter>
 8002358:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800235a:	69bb      	ldr	r3, [r7, #24]
 800235c:	4a55      	ldr	r2, [pc, #340]	; (80024b4 <HAL_RTC_GetTime+0x1a0>)
 800235e:	fba2 2303 	umull	r2, r3, r2, r3
 8002362:	0adb      	lsrs	r3, r3, #11
 8002364:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8002366:	69ba      	ldr	r2, [r7, #24]
 8002368:	4b52      	ldr	r3, [pc, #328]	; (80024b4 <HAL_RTC_GetTime+0x1a0>)
 800236a:	fba3 1302 	umull	r1, r3, r3, r2
 800236e:	0adb      	lsrs	r3, r3, #11
 8002370:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8002374:	fb01 f303 	mul.w	r3, r1, r3
 8002378:	1ad3      	subs	r3, r2, r3
 800237a:	4a4f      	ldr	r2, [pc, #316]	; (80024b8 <HAL_RTC_GetTime+0x1a4>)
 800237c:	fba2 2303 	umull	r2, r3, r2, r3
 8002380:	095b      	lsrs	r3, r3, #5
 8002382:	b2da      	uxtb	r2, r3
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	4a4a      	ldr	r2, [pc, #296]	; (80024b4 <HAL_RTC_GetTime+0x1a0>)
 800238c:	fba2 1203 	umull	r1, r2, r2, r3
 8002390:	0ad2      	lsrs	r2, r2, #11
 8002392:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8002396:	fb01 f202 	mul.w	r2, r1, r2
 800239a:	1a9a      	subs	r2, r3, r2
 800239c:	4b46      	ldr	r3, [pc, #280]	; (80024b8 <HAL_RTC_GetTime+0x1a4>)
 800239e:	fba3 1302 	umull	r1, r3, r3, r2
 80023a2:	0959      	lsrs	r1, r3, #5
 80023a4:	460b      	mov	r3, r1
 80023a6:	011b      	lsls	r3, r3, #4
 80023a8:	1a5b      	subs	r3, r3, r1
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	1ad1      	subs	r1, r2, r3
 80023ae:	b2ca      	uxtb	r2, r1
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	2b17      	cmp	r3, #23
 80023b8:	d955      	bls.n	8002466 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	4a3f      	ldr	r2, [pc, #252]	; (80024bc <HAL_RTC_GetTime+0x1a8>)
 80023be:	fba2 2303 	umull	r2, r3, r2, r3
 80023c2:	091b      	lsrs	r3, r3, #4
 80023c4:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 80023c6:	6939      	ldr	r1, [r7, #16]
 80023c8:	4b3c      	ldr	r3, [pc, #240]	; (80024bc <HAL_RTC_GetTime+0x1a8>)
 80023ca:	fba3 2301 	umull	r2, r3, r3, r1
 80023ce:	091a      	lsrs	r2, r3, #4
 80023d0:	4613      	mov	r3, r2
 80023d2:	005b      	lsls	r3, r3, #1
 80023d4:	4413      	add	r3, r2
 80023d6:	00db      	lsls	r3, r3, #3
 80023d8:	1aca      	subs	r2, r1, r3
 80023da:	b2d2      	uxtb	r2, r2
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80023e0:	68f8      	ldr	r0, [r7, #12]
 80023e2:	f000 f9cf 	bl	8002784 <RTC_ReadAlarmCounter>
 80023e6:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023ee:	d008      	beq.n	8002402 <HAL_RTC_GetTime+0xee>
 80023f0:	69fa      	ldr	r2, [r7, #28]
 80023f2:	69bb      	ldr	r3, [r7, #24]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d904      	bls.n	8002402 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 80023f8:	69fa      	ldr	r2, [r7, #28]
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	61fb      	str	r3, [r7, #28]
 8002400:	e002      	b.n	8002408 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8002402:	f04f 33ff 	mov.w	r3, #4294967295
 8002406:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	4a2d      	ldr	r2, [pc, #180]	; (80024c0 <HAL_RTC_GetTime+0x1ac>)
 800240c:	fb02 f303 	mul.w	r3, r2, r3
 8002410:	69ba      	ldr	r2, [r7, #24]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8002416:	69b9      	ldr	r1, [r7, #24]
 8002418:	68f8      	ldr	r0, [r7, #12]
 800241a:	f000 f98c 	bl	8002736 <RTC_WriteTimeCounter>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d001      	beq.n	8002428 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e041      	b.n	80024ac <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800242e:	d00c      	beq.n	800244a <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8002430:	69fa      	ldr	r2, [r7, #28]
 8002432:	69bb      	ldr	r3, [r7, #24]
 8002434:	4413      	add	r3, r2
 8002436:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8002438:	69f9      	ldr	r1, [r7, #28]
 800243a:	68f8      	ldr	r0, [r7, #12]
 800243c:	f000 f9bb 	bl	80027b6 <RTC_WriteAlarmCounter>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d00a      	beq.n	800245c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e030      	b.n	80024ac <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800244a:	69f9      	ldr	r1, [r7, #28]
 800244c:	68f8      	ldr	r0, [r7, #12]
 800244e:	f000 f9b2 	bl	80027b6 <RTC_WriteAlarmCounter>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d001      	beq.n	800245c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e027      	b.n	80024ac <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 800245c:	6979      	ldr	r1, [r7, #20]
 800245e:	68f8      	ldr	r0, [r7, #12]
 8002460:	f000 fa5a 	bl	8002918 <RTC_DateUpdate>
 8002464:	e003      	b.n	800246e <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	b2da      	uxtb	r2, r3
 800246a:	68bb      	ldr	r3, [r7, #8]
 800246c:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d01a      	beq.n	80024aa <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	4618      	mov	r0, r3
 800247a:	f000 fa13 	bl	80028a4 <RTC_ByteToBcd2>
 800247e:	4603      	mov	r3, r0
 8002480:	461a      	mov	r2, r3
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	785b      	ldrb	r3, [r3, #1]
 800248a:	4618      	mov	r0, r3
 800248c:	f000 fa0a 	bl	80028a4 <RTC_ByteToBcd2>
 8002490:	4603      	mov	r3, r0
 8002492:	461a      	mov	r2, r3
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	789b      	ldrb	r3, [r3, #2]
 800249c:	4618      	mov	r0, r3
 800249e:	f000 fa01 	bl	80028a4 <RTC_ByteToBcd2>
 80024a2:	4603      	mov	r3, r0
 80024a4:	461a      	mov	r2, r3
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80024aa:	2300      	movs	r3, #0
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3720      	adds	r7, #32
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	91a2b3c5 	.word	0x91a2b3c5
 80024b8:	88888889 	.word	0x88888889
 80024bc:	aaaaaaab 	.word	0xaaaaaaab
 80024c0:	00015180 	.word	0x00015180

080024c4 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80024c4:	b590      	push	{r4, r7, lr}
 80024c6:	b089      	sub	sp, #36	; 0x24
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	60f8      	str	r0, [r7, #12]
 80024cc:	60b9      	str	r1, [r7, #8]
 80024ce:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 80024d0:	2300      	movs	r3, #0
 80024d2:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 80024d4:	f107 0314 	add.w	r3, r7, #20
 80024d8:	2100      	movs	r1, #0
 80024da:	460a      	mov	r2, r1
 80024dc:	801a      	strh	r2, [r3, #0]
 80024de:	460a      	mov	r2, r1
 80024e0:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d002      	beq.n	80024ee <HAL_RTC_SetAlarm_IT+0x2a>
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d101      	bne.n	80024f2 <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e096      	b.n	8002620 <HAL_RTC_SetAlarm_IT+0x15c>
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	7c1b      	ldrb	r3, [r3, #16]
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d101      	bne.n	80024fe <HAL_RTC_SetAlarm_IT+0x3a>
 80024fa:	2302      	movs	r3, #2
 80024fc:	e090      	b.n	8002620 <HAL_RTC_SetAlarm_IT+0x15c>
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2201      	movs	r2, #1
 8002502:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2202      	movs	r2, #2
 8002508:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 800250a:	f107 0314 	add.w	r3, r7, #20
 800250e:	2200      	movs	r2, #0
 8002510:	4619      	mov	r1, r3
 8002512:	68f8      	ldr	r0, [r7, #12]
 8002514:	f7ff fefe 	bl	8002314 <HAL_RTC_GetTime>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d001      	beq.n	8002522 <HAL_RTC_SetAlarm_IT+0x5e>
  {
    return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	e07e      	b.n	8002620 <HAL_RTC_SetAlarm_IT+0x15c>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8002522:	7d3b      	ldrb	r3, [r7, #20]
 8002524:	461a      	mov	r2, r3
 8002526:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800252a:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 800252e:	7d7b      	ldrb	r3, [r7, #21]
 8002530:	4619      	mov	r1, r3
 8002532:	460b      	mov	r3, r1
 8002534:	011b      	lsls	r3, r3, #4
 8002536:	1a5b      	subs	r3, r3, r1
 8002538:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 800253a:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 800253c:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 800253e:	4413      	add	r3, r2
 8002540:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d113      	bne.n	8002570 <HAL_RTC_SetAlarm_IT+0xac>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	461a      	mov	r2, r3
 800254e:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8002552:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	785b      	ldrb	r3, [r3, #1]
 800255a:	4619      	mov	r1, r3
 800255c:	460b      	mov	r3, r1
 800255e:	011b      	lsls	r3, r3, #4
 8002560:	1a5b      	subs	r3, r3, r1
 8002562:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8002564:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 8002566:	68ba      	ldr	r2, [r7, #8]
 8002568:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 800256a:	4413      	add	r3, r2
 800256c:	61fb      	str	r3, [r7, #28]
 800256e:	e01e      	b.n	80025ae <HAL_RTC_SetAlarm_IT+0xea>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	4618      	mov	r0, r3
 8002576:	f000 f9b2 	bl	80028de <RTC_Bcd2ToByte>
 800257a:	4603      	mov	r3, r0
 800257c:	461a      	mov	r2, r3
 800257e:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8002582:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	785b      	ldrb	r3, [r3, #1]
 800258a:	4618      	mov	r0, r3
 800258c:	f000 f9a7 	bl	80028de <RTC_Bcd2ToByte>
 8002590:	4603      	mov	r3, r0
 8002592:	461a      	mov	r2, r3
 8002594:	4613      	mov	r3, r2
 8002596:	011b      	lsls	r3, r3, #4
 8002598:	1a9b      	subs	r3, r3, r2
 800259a:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 800259c:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	789b      	ldrb	r3, [r3, #2]
 80025a2:	4618      	mov	r0, r3
 80025a4:	f000 f99b 	bl	80028de <RTC_Bcd2ToByte>
 80025a8:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 80025aa:	4423      	add	r3, r4
 80025ac:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 80025ae:	69fa      	ldr	r2, [r7, #28]
 80025b0:	69bb      	ldr	r3, [r7, #24]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d205      	bcs.n	80025c2 <HAL_RTC_SetAlarm_IT+0xfe>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80025bc:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80025c0:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80025c2:	69f9      	ldr	r1, [r7, #28]
 80025c4:	68f8      	ldr	r0, [r7, #12]
 80025c6:	f000 f8f6 	bl	80027b6 <RTC_WriteAlarmCounter>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d007      	beq.n	80025e0 <HAL_RTC_SetAlarm_IT+0x11c>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2204      	movs	r2, #4
 80025d4:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2200      	movs	r2, #0
 80025da:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e01f      	b.n	8002620 <HAL_RTC_SetAlarm_IT+0x15c>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f06f 0202 	mvn.w	r2, #2
 80025e8:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f042 0202 	orr.w	r2, r2, #2
 80025f8:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80025fa:	4b0b      	ldr	r3, [pc, #44]	; (8002628 <HAL_RTC_SetAlarm_IT+0x164>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4a0a      	ldr	r2, [pc, #40]	; (8002628 <HAL_RTC_SetAlarm_IT+0x164>)
 8002600:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002604:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8002606:	4b08      	ldr	r3, [pc, #32]	; (8002628 <HAL_RTC_SetAlarm_IT+0x164>)
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	4a07      	ldr	r2, [pc, #28]	; (8002628 <HAL_RTC_SetAlarm_IT+0x164>)
 800260c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002610:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2201      	movs	r2, #1
 8002616:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2200      	movs	r2, #0
 800261c:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 800261e:	2300      	movs	r3, #0
  }
}
 8002620:	4618      	mov	r0, r3
 8002622:	3724      	adds	r7, #36	; 0x24
 8002624:	46bd      	mov	sp, r7
 8002626:	bd90      	pop	{r4, r7, pc}
 8002628:	40010400 	.word	0x40010400

0800262c <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b082      	sub	sp, #8
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 0302 	and.w	r3, r3, #2
 800263e:	2b00      	cmp	r3, #0
 8002640:	d00e      	beq.n	8002660 <HAL_RTC_AlarmIRQHandler+0x34>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	f003 0302 	and.w	r3, r3, #2
 800264c:	2b00      	cmp	r3, #0
 800264e:	d007      	beq.n	8002660 <HAL_RTC_AlarmIRQHandler+0x34>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f7fd ffc3 	bl	80005dc <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f06f 0202 	mvn.w	r2, #2
 800265e:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8002660:	4b05      	ldr	r3, [pc, #20]	; (8002678 <HAL_RTC_AlarmIRQHandler+0x4c>)
 8002662:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002666:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2201      	movs	r2, #1
 800266c:	745a      	strb	r2, [r3, #17]
}
 800266e:	bf00      	nop
 8002670:	3708      	adds	r7, #8
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	40010400 	.word	0x40010400

0800267c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002684:	2300      	movs	r3, #0
 8002686:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d101      	bne.n	8002692 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e01d      	b.n	80026ce <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	685a      	ldr	r2, [r3, #4]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f022 0208 	bic.w	r2, r2, #8
 80026a0:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80026a2:	f7fe fca7 	bl	8000ff4 <HAL_GetTick>
 80026a6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80026a8:	e009      	b.n	80026be <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80026aa:	f7fe fca3 	bl	8000ff4 <HAL_GetTick>
 80026ae:	4602      	mov	r2, r0
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80026b8:	d901      	bls.n	80026be <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 80026ba:	2303      	movs	r3, #3
 80026bc:	e007      	b.n	80026ce <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	f003 0308 	and.w	r3, r3, #8
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d0ee      	beq.n	80026aa <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 80026cc:	2300      	movs	r3, #0
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3710      	adds	r7, #16
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}

080026d6 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 80026d6:	b480      	push	{r7}
 80026d8:	b087      	sub	sp, #28
 80026da:	af00      	add	r7, sp, #0
 80026dc:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 80026de:	2300      	movs	r3, #0
 80026e0:	827b      	strh	r3, [r7, #18]
 80026e2:	2300      	movs	r3, #0
 80026e4:	823b      	strh	r3, [r7, #16]
 80026e6:	2300      	movs	r3, #0
 80026e8:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 80026ea:	2300      	movs	r3, #0
 80026ec:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	699b      	ldr	r3, [r3, #24]
 80026f4:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	69db      	ldr	r3, [r3, #28]
 80026fc:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	699b      	ldr	r3, [r3, #24]
 8002704:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8002706:	8a7a      	ldrh	r2, [r7, #18]
 8002708:	8a3b      	ldrh	r3, [r7, #16]
 800270a:	429a      	cmp	r2, r3
 800270c:	d008      	beq.n	8002720 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800270e:	8a3b      	ldrh	r3, [r7, #16]
 8002710:	041a      	lsls	r2, r3, #16
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	69db      	ldr	r3, [r3, #28]
 8002718:	b29b      	uxth	r3, r3
 800271a:	4313      	orrs	r3, r2
 800271c:	617b      	str	r3, [r7, #20]
 800271e:	e004      	b.n	800272a <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8002720:	8a7b      	ldrh	r3, [r7, #18]
 8002722:	041a      	lsls	r2, r3, #16
 8002724:	89fb      	ldrh	r3, [r7, #14]
 8002726:	4313      	orrs	r3, r2
 8002728:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 800272a:	697b      	ldr	r3, [r7, #20]
}
 800272c:	4618      	mov	r0, r3
 800272e:	371c      	adds	r7, #28
 8002730:	46bd      	mov	sp, r7
 8002732:	bc80      	pop	{r7}
 8002734:	4770      	bx	lr

08002736 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8002736:	b580      	push	{r7, lr}
 8002738:	b084      	sub	sp, #16
 800273a:	af00      	add	r7, sp, #0
 800273c:	6078      	str	r0, [r7, #4]
 800273e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002740:	2300      	movs	r3, #0
 8002742:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	f000 f85d 	bl	8002804 <RTC_EnterInitMode>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d002      	beq.n	8002756 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	73fb      	strb	r3, [r7, #15]
 8002754:	e011      	b.n	800277a <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	683a      	ldr	r2, [r7, #0]
 800275c:	0c12      	lsrs	r2, r2, #16
 800275e:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	683a      	ldr	r2, [r7, #0]
 8002766:	b292      	uxth	r2, r2
 8002768:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f000 f872 	bl	8002854 <RTC_ExitInitMode>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800277a:	7bfb      	ldrb	r3, [r7, #15]
}
 800277c:	4618      	mov	r0, r3
 800277e:	3710      	adds	r7, #16
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}

08002784 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8002784:	b480      	push	{r7}
 8002786:	b085      	sub	sp, #20
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 800278c:	2300      	movs	r3, #0
 800278e:	81fb      	strh	r3, [r7, #14]
 8002790:	2300      	movs	r3, #0
 8002792:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	6a1b      	ldr	r3, [r3, #32]
 800279a:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a2:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80027a4:	89fb      	ldrh	r3, [r7, #14]
 80027a6:	041a      	lsls	r2, r3, #16
 80027a8:	89bb      	ldrh	r3, [r7, #12]
 80027aa:	4313      	orrs	r3, r2
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3714      	adds	r7, #20
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bc80      	pop	{r7}
 80027b4:	4770      	bx	lr

080027b6 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80027b6:	b580      	push	{r7, lr}
 80027b8:	b084      	sub	sp, #16
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	6078      	str	r0, [r7, #4]
 80027be:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027c0:	2300      	movs	r3, #0
 80027c2:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80027c4:	6878      	ldr	r0, [r7, #4]
 80027c6:	f000 f81d 	bl	8002804 <RTC_EnterInitMode>
 80027ca:	4603      	mov	r3, r0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d002      	beq.n	80027d6 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	73fb      	strb	r3, [r7, #15]
 80027d4:	e011      	b.n	80027fa <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	683a      	ldr	r2, [r7, #0]
 80027dc:	0c12      	lsrs	r2, r2, #16
 80027de:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	683a      	ldr	r2, [r7, #0]
 80027e6:	b292      	uxth	r2, r2
 80027e8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f000 f832 	bl	8002854 <RTC_ExitInitMode>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80027fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3710      	adds	r7, #16
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}

08002804 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b084      	sub	sp, #16
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800280c:	2300      	movs	r3, #0
 800280e:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8002810:	f7fe fbf0 	bl	8000ff4 <HAL_GetTick>
 8002814:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002816:	e009      	b.n	800282c <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002818:	f7fe fbec 	bl	8000ff4 <HAL_GetTick>
 800281c:	4602      	mov	r2, r0
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002826:	d901      	bls.n	800282c <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8002828:	2303      	movs	r3, #3
 800282a:	e00f      	b.n	800284c <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f003 0320 	and.w	r3, r3, #32
 8002836:	2b00      	cmp	r3, #0
 8002838:	d0ee      	beq.n	8002818 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	685a      	ldr	r2, [r3, #4]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f042 0210 	orr.w	r2, r2, #16
 8002848:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 800284a:	2300      	movs	r3, #0
}
 800284c:	4618      	mov	r0, r3
 800284e:	3710      	adds	r7, #16
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}

08002854 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b084      	sub	sp, #16
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800285c:	2300      	movs	r3, #0
 800285e:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	685a      	ldr	r2, [r3, #4]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f022 0210 	bic.w	r2, r2, #16
 800286e:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8002870:	f7fe fbc0 	bl	8000ff4 <HAL_GetTick>
 8002874:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8002876:	e009      	b.n	800288c <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8002878:	f7fe fbbc 	bl	8000ff4 <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002886:	d901      	bls.n	800288c <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8002888:	2303      	movs	r3, #3
 800288a:	e007      	b.n	800289c <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f003 0320 	and.w	r3, r3, #32
 8002896:	2b00      	cmp	r3, #0
 8002898:	d0ee      	beq.n	8002878 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 800289a:	2300      	movs	r3, #0
}
 800289c:	4618      	mov	r0, r3
 800289e:	3710      	adds	r7, #16
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}

080028a4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b085      	sub	sp, #20
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	4603      	mov	r3, r0
 80028ac:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80028ae:	2300      	movs	r3, #0
 80028b0:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80028b2:	e005      	b.n	80028c0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	3301      	adds	r3, #1
 80028b8:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80028ba:	79fb      	ldrb	r3, [r7, #7]
 80028bc:	3b0a      	subs	r3, #10
 80028be:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80028c0:	79fb      	ldrb	r3, [r7, #7]
 80028c2:	2b09      	cmp	r3, #9
 80028c4:	d8f6      	bhi.n	80028b4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	011b      	lsls	r3, r3, #4
 80028cc:	b2da      	uxtb	r2, r3
 80028ce:	79fb      	ldrb	r3, [r7, #7]
 80028d0:	4313      	orrs	r3, r2
 80028d2:	b2db      	uxtb	r3, r3
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3714      	adds	r7, #20
 80028d8:	46bd      	mov	sp, r7
 80028da:	bc80      	pop	{r7}
 80028dc:	4770      	bx	lr

080028de <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80028de:	b480      	push	{r7}
 80028e0:	b085      	sub	sp, #20
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	4603      	mov	r3, r0
 80028e6:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80028e8:	2300      	movs	r3, #0
 80028ea:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 80028ec:	79fb      	ldrb	r3, [r7, #7]
 80028ee:	091b      	lsrs	r3, r3, #4
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	461a      	mov	r2, r3
 80028f4:	4613      	mov	r3, r2
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	4413      	add	r3, r2
 80028fa:	005b      	lsls	r3, r3, #1
 80028fc:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 80028fe:	79fb      	ldrb	r3, [r7, #7]
 8002900:	f003 030f 	and.w	r3, r3, #15
 8002904:	b2da      	uxtb	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	b2db      	uxtb	r3, r3
 800290a:	4413      	add	r3, r2
 800290c:	b2db      	uxtb	r3, r3
}
 800290e:	4618      	mov	r0, r3
 8002910:	3714      	adds	r7, #20
 8002912:	46bd      	mov	sp, r7
 8002914:	bc80      	pop	{r7}
 8002916:	4770      	bx	lr

08002918 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b086      	sub	sp, #24
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 8002922:	2300      	movs	r3, #0
 8002924:	617b      	str	r3, [r7, #20]
 8002926:	2300      	movs	r3, #0
 8002928:	613b      	str	r3, [r7, #16]
 800292a:	2300      	movs	r3, #0
 800292c:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 800292e:	2300      	movs	r3, #0
 8002930:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	7bdb      	ldrb	r3, [r3, #15]
 8002936:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	7b5b      	ldrb	r3, [r3, #13]
 800293c:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	7b9b      	ldrb	r3, [r3, #14]
 8002942:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8002944:	2300      	movs	r3, #0
 8002946:	60bb      	str	r3, [r7, #8]
 8002948:	e06f      	b.n	8002a2a <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	2b01      	cmp	r3, #1
 800294e:	d011      	beq.n	8002974 <RTC_DateUpdate+0x5c>
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	2b03      	cmp	r3, #3
 8002954:	d00e      	beq.n	8002974 <RTC_DateUpdate+0x5c>
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	2b05      	cmp	r3, #5
 800295a:	d00b      	beq.n	8002974 <RTC_DateUpdate+0x5c>
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	2b07      	cmp	r3, #7
 8002960:	d008      	beq.n	8002974 <RTC_DateUpdate+0x5c>
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	2b08      	cmp	r3, #8
 8002966:	d005      	beq.n	8002974 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	2b0a      	cmp	r3, #10
 800296c:	d002      	beq.n	8002974 <RTC_DateUpdate+0x5c>
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	2b0c      	cmp	r3, #12
 8002972:	d117      	bne.n	80029a4 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2b1e      	cmp	r3, #30
 8002978:	d803      	bhi.n	8002982 <RTC_DateUpdate+0x6a>
      {
        day++;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	3301      	adds	r3, #1
 800297e:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8002980:	e050      	b.n	8002a24 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	2b0c      	cmp	r3, #12
 8002986:	d005      	beq.n	8002994 <RTC_DateUpdate+0x7c>
        {
          month++;
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	3301      	adds	r3, #1
 800298c:	613b      	str	r3, [r7, #16]
          day = 1U;
 800298e:	2301      	movs	r3, #1
 8002990:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 8002992:	e047      	b.n	8002a24 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 8002994:	2301      	movs	r3, #1
 8002996:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002998:	2301      	movs	r3, #1
 800299a:	60fb      	str	r3, [r7, #12]
          year++;
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	3301      	adds	r3, #1
 80029a0:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80029a2:	e03f      	b.n	8002a24 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	2b04      	cmp	r3, #4
 80029a8:	d008      	beq.n	80029bc <RTC_DateUpdate+0xa4>
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	2b06      	cmp	r3, #6
 80029ae:	d005      	beq.n	80029bc <RTC_DateUpdate+0xa4>
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	2b09      	cmp	r3, #9
 80029b4:	d002      	beq.n	80029bc <RTC_DateUpdate+0xa4>
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	2b0b      	cmp	r3, #11
 80029ba:	d10c      	bne.n	80029d6 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	2b1d      	cmp	r3, #29
 80029c0:	d803      	bhi.n	80029ca <RTC_DateUpdate+0xb2>
      {
        day++;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	3301      	adds	r3, #1
 80029c6:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80029c8:	e02c      	b.n	8002a24 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	3301      	adds	r3, #1
 80029ce:	613b      	str	r3, [r7, #16]
        day = 1U;
 80029d0:	2301      	movs	r3, #1
 80029d2:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 80029d4:	e026      	b.n	8002a24 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d123      	bne.n	8002a24 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2b1b      	cmp	r3, #27
 80029e0:	d803      	bhi.n	80029ea <RTC_DateUpdate+0xd2>
      {
        day++;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	3301      	adds	r3, #1
 80029e6:	60fb      	str	r3, [r7, #12]
 80029e8:	e01c      	b.n	8002a24 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2b1c      	cmp	r3, #28
 80029ee:	d111      	bne.n	8002a14 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	4618      	mov	r0, r3
 80029f6:	f000 f839 	bl	8002a6c <RTC_IsLeapYear>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d003      	beq.n	8002a08 <RTC_DateUpdate+0xf0>
        {
          day++;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	3301      	adds	r3, #1
 8002a04:	60fb      	str	r3, [r7, #12]
 8002a06:	e00d      	b.n	8002a24 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	613b      	str	r3, [r7, #16]
          day = 1U;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	60fb      	str	r3, [r7, #12]
 8002a12:	e007      	b.n	8002a24 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	2b1d      	cmp	r3, #29
 8002a18:	d104      	bne.n	8002a24 <RTC_DateUpdate+0x10c>
      {
        month++;
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	3301      	adds	r3, #1
 8002a1e:	613b      	str	r3, [r7, #16]
        day = 1U;
 8002a20:	2301      	movs	r3, #1
 8002a22:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	3301      	adds	r3, #1
 8002a28:	60bb      	str	r3, [r7, #8]
 8002a2a:	68ba      	ldr	r2, [r7, #8]
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d38b      	bcc.n	800294a <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	b2da      	uxtb	r2, r3
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	b2da      	uxtb	r2, r3
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	b2da      	uxtb	r2, r3
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	68fa      	ldr	r2, [r7, #12]
 8002a50:	b2d2      	uxtb	r2, r2
 8002a52:	4619      	mov	r1, r3
 8002a54:	6978      	ldr	r0, [r7, #20]
 8002a56:	f000 f83b 	bl	8002ad0 <RTC_WeekDayNum>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	461a      	mov	r2, r3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	731a      	strb	r2, [r3, #12]
}
 8002a62:	bf00      	nop
 8002a64:	3718      	adds	r7, #24
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
	...

08002a6c <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	4603      	mov	r3, r0
 8002a74:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 8002a76:	88fb      	ldrh	r3, [r7, #6]
 8002a78:	f003 0303 	and.w	r3, r3, #3
 8002a7c:	b29b      	uxth	r3, r3
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d001      	beq.n	8002a86 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 8002a82:	2300      	movs	r3, #0
 8002a84:	e01d      	b.n	8002ac2 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 8002a86:	88fb      	ldrh	r3, [r7, #6]
 8002a88:	4a10      	ldr	r2, [pc, #64]	; (8002acc <RTC_IsLeapYear+0x60>)
 8002a8a:	fba2 1203 	umull	r1, r2, r2, r3
 8002a8e:	0952      	lsrs	r2, r2, #5
 8002a90:	2164      	movs	r1, #100	; 0x64
 8002a92:	fb01 f202 	mul.w	r2, r1, r2
 8002a96:	1a9b      	subs	r3, r3, r2
 8002a98:	b29b      	uxth	r3, r3
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d001      	beq.n	8002aa2 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e00f      	b.n	8002ac2 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 8002aa2:	88fb      	ldrh	r3, [r7, #6]
 8002aa4:	4a09      	ldr	r2, [pc, #36]	; (8002acc <RTC_IsLeapYear+0x60>)
 8002aa6:	fba2 1203 	umull	r1, r2, r2, r3
 8002aaa:	09d2      	lsrs	r2, r2, #7
 8002aac:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8002ab0:	fb01 f202 	mul.w	r2, r1, r2
 8002ab4:	1a9b      	subs	r3, r3, r2
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d101      	bne.n	8002ac0 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e000      	b.n	8002ac2 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8002ac0:	2300      	movs	r3, #0
  }
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	370c      	adds	r7, #12
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bc80      	pop	{r7}
 8002aca:	4770      	bx	lr
 8002acc:	51eb851f 	.word	0x51eb851f

08002ad0 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b085      	sub	sp, #20
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	460b      	mov	r3, r1
 8002ada:	70fb      	strb	r3, [r7, #3]
 8002adc:	4613      	mov	r3, r2
 8002ade:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	60bb      	str	r3, [r7, #8]
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8002aee:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8002af0:	78fb      	ldrb	r3, [r7, #3]
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d82d      	bhi.n	8002b52 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8002af6:	78fa      	ldrb	r2, [r7, #3]
 8002af8:	4613      	mov	r3, r2
 8002afa:	005b      	lsls	r3, r3, #1
 8002afc:	4413      	add	r3, r2
 8002afe:	00db      	lsls	r3, r3, #3
 8002b00:	1a9b      	subs	r3, r3, r2
 8002b02:	4a2c      	ldr	r2, [pc, #176]	; (8002bb4 <RTC_WeekDayNum+0xe4>)
 8002b04:	fba2 2303 	umull	r2, r3, r2, r3
 8002b08:	085a      	lsrs	r2, r3, #1
 8002b0a:	78bb      	ldrb	r3, [r7, #2]
 8002b0c:	441a      	add	r2, r3
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	441a      	add	r2, r3
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	3b01      	subs	r3, #1
 8002b16:	089b      	lsrs	r3, r3, #2
 8002b18:	441a      	add	r2, r3
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	3b01      	subs	r3, #1
 8002b1e:	4926      	ldr	r1, [pc, #152]	; (8002bb8 <RTC_WeekDayNum+0xe8>)
 8002b20:	fba1 1303 	umull	r1, r3, r1, r3
 8002b24:	095b      	lsrs	r3, r3, #5
 8002b26:	1ad2      	subs	r2, r2, r3
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	3b01      	subs	r3, #1
 8002b2c:	4922      	ldr	r1, [pc, #136]	; (8002bb8 <RTC_WeekDayNum+0xe8>)
 8002b2e:	fba1 1303 	umull	r1, r3, r1, r3
 8002b32:	09db      	lsrs	r3, r3, #7
 8002b34:	4413      	add	r3, r2
 8002b36:	1d1a      	adds	r2, r3, #4
 8002b38:	4b20      	ldr	r3, [pc, #128]	; (8002bbc <RTC_WeekDayNum+0xec>)
 8002b3a:	fba3 1302 	umull	r1, r3, r3, r2
 8002b3e:	1ad1      	subs	r1, r2, r3
 8002b40:	0849      	lsrs	r1, r1, #1
 8002b42:	440b      	add	r3, r1
 8002b44:	0899      	lsrs	r1, r3, #2
 8002b46:	460b      	mov	r3, r1
 8002b48:	00db      	lsls	r3, r3, #3
 8002b4a:	1a5b      	subs	r3, r3, r1
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	60fb      	str	r3, [r7, #12]
 8002b50:	e029      	b.n	8002ba6 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8002b52:	78fa      	ldrb	r2, [r7, #3]
 8002b54:	4613      	mov	r3, r2
 8002b56:	005b      	lsls	r3, r3, #1
 8002b58:	4413      	add	r3, r2
 8002b5a:	00db      	lsls	r3, r3, #3
 8002b5c:	1a9b      	subs	r3, r3, r2
 8002b5e:	4a15      	ldr	r2, [pc, #84]	; (8002bb4 <RTC_WeekDayNum+0xe4>)
 8002b60:	fba2 2303 	umull	r2, r3, r2, r3
 8002b64:	085a      	lsrs	r2, r3, #1
 8002b66:	78bb      	ldrb	r3, [r7, #2]
 8002b68:	441a      	add	r2, r3
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	441a      	add	r2, r3
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	089b      	lsrs	r3, r3, #2
 8002b72:	441a      	add	r2, r3
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	4910      	ldr	r1, [pc, #64]	; (8002bb8 <RTC_WeekDayNum+0xe8>)
 8002b78:	fba1 1303 	umull	r1, r3, r1, r3
 8002b7c:	095b      	lsrs	r3, r3, #5
 8002b7e:	1ad2      	subs	r2, r2, r3
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	490d      	ldr	r1, [pc, #52]	; (8002bb8 <RTC_WeekDayNum+0xe8>)
 8002b84:	fba1 1303 	umull	r1, r3, r1, r3
 8002b88:	09db      	lsrs	r3, r3, #7
 8002b8a:	4413      	add	r3, r2
 8002b8c:	1c9a      	adds	r2, r3, #2
 8002b8e:	4b0b      	ldr	r3, [pc, #44]	; (8002bbc <RTC_WeekDayNum+0xec>)
 8002b90:	fba3 1302 	umull	r1, r3, r3, r2
 8002b94:	1ad1      	subs	r1, r2, r3
 8002b96:	0849      	lsrs	r1, r1, #1
 8002b98:	440b      	add	r3, r1
 8002b9a:	0899      	lsrs	r1, r3, #2
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	00db      	lsls	r3, r3, #3
 8002ba0:	1a5b      	subs	r3, r3, r1
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	b2db      	uxtb	r3, r3
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3714      	adds	r7, #20
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bc80      	pop	{r7}
 8002bb2:	4770      	bx	lr
 8002bb4:	38e38e39 	.word	0x38e38e39
 8002bb8:	51eb851f 	.word	0x51eb851f
 8002bbc:	24924925 	.word	0x24924925

08002bc0 <HAL_RTCEx_SetSecond_IT>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSecond_IT(RTC_HandleTypeDef *hrtc)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  /* Check input parameters */
  if (hrtc == NULL)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d101      	bne.n	8002bd2 <HAL_RTCEx_SetSecond_IT+0x12>
  {
    return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e01a      	b.n	8002c08 <HAL_RTCEx_SetSecond_IT+0x48>
  }

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	7c1b      	ldrb	r3, [r3, #16]
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d101      	bne.n	8002bde <HAL_RTCEx_SetSecond_IT+0x1e>
 8002bda:	2302      	movs	r3, #2
 8002bdc:	e014      	b.n	8002c08 <HAL_RTCEx_SetSecond_IT+0x48>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2201      	movs	r2, #1
 8002be2:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2202      	movs	r2, #2
 8002be8:	745a      	strb	r2, [r3, #17]

  /* Enable Second interuption */
  __HAL_RTC_SECOND_ENABLE_IT(hrtc, RTC_IT_SEC);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f042 0201 	orr.w	r2, r2, #1
 8002bf8:	601a      	str	r2, [r3, #0]

  hrtc->State = HAL_RTC_STATE_READY;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2200      	movs	r2, #0
 8002c04:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002c06:	2300      	movs	r3, #0
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bc80      	pop	{r7}
 8002c10:	4770      	bx	lr

08002c12 <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002c12:	b580      	push	{r7, lr}
 8002c14:	b082      	sub	sp, #8
 8002c16:	af00      	add	r7, sp, #0
 8002c18:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0301 	and.w	r3, r3, #1
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d024      	beq.n	8002c72 <HAL_RTCEx_RTCIRQHandler+0x60>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d01d      	beq.n	8002c72 <HAL_RTCEx_RTCIRQHandler+0x60>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f003 0304 	and.w	r3, r3, #4
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d00b      	beq.n	8002c5c <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	f000 f821 	bl	8002c8c <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f06f 0204 	mvn.w	r2, #4
 8002c52:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2204      	movs	r2, #4
 8002c58:	745a      	strb	r2, [r3, #17]
 8002c5a:	e005      	b.n	8002c68 <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 8002c5c:	6878      	ldr	r0, [r7, #4]
 8002c5e:	f000 f80c 	bl	8002c7a <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2201      	movs	r2, #1
 8002c66:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f06f 0201 	mvn.w	r2, #1
 8002c70:	605a      	str	r2, [r3, #4]
    }
  }
}
 8002c72:	bf00      	nop
 8002c74:	3708      	adds	r7, #8
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}

08002c7a <HAL_RTCEx_RTCEventCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002c7a:	b480      	push	{r7}
 8002c7c:	b083      	sub	sp, #12
 8002c7e:	af00      	add	r7, sp, #0
 8002c80:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventCallback could be implemented in the user file
   */
}
 8002c82:	bf00      	nop
 8002c84:	370c      	adds	r7, #12
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bc80      	pop	{r7}
 8002c8a:	4770      	bx	lr

08002c8c <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 8002c94:	bf00      	nop
 8002c96:	370c      	adds	r7, #12
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bc80      	pop	{r7}
 8002c9c:	4770      	bx	lr

08002c9e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	b082      	sub	sp, #8
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d101      	bne.n	8002cb0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e041      	b.n	8002d34 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d106      	bne.n	8002cca <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f7fd feef 	bl	8000aa8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2202      	movs	r2, #2
 8002cce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	3304      	adds	r3, #4
 8002cda:	4619      	mov	r1, r3
 8002cdc:	4610      	mov	r0, r2
 8002cde:	f000 fa6b 	bl	80031b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2201      	movs	r2, #1
 8002cee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2201      	movs	r2, #1
 8002d06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2201      	movs	r2, #1
 8002d16:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2201      	movs	r2, #1
 8002d26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002d32:	2300      	movs	r3, #0
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	3708      	adds	r7, #8
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}

08002d3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b085      	sub	sp, #20
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d001      	beq.n	8002d54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	e03a      	b.n	8002dca <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2202      	movs	r2, #2
 8002d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	68da      	ldr	r2, [r3, #12]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f042 0201 	orr.w	r2, r2, #1
 8002d6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a18      	ldr	r2, [pc, #96]	; (8002dd4 <HAL_TIM_Base_Start_IT+0x98>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d00e      	beq.n	8002d94 <HAL_TIM_Base_Start_IT+0x58>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d7e:	d009      	beq.n	8002d94 <HAL_TIM_Base_Start_IT+0x58>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a14      	ldr	r2, [pc, #80]	; (8002dd8 <HAL_TIM_Base_Start_IT+0x9c>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d004      	beq.n	8002d94 <HAL_TIM_Base_Start_IT+0x58>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a13      	ldr	r2, [pc, #76]	; (8002ddc <HAL_TIM_Base_Start_IT+0xa0>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d111      	bne.n	8002db8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f003 0307 	and.w	r3, r3, #7
 8002d9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2b06      	cmp	r3, #6
 8002da4:	d010      	beq.n	8002dc8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f042 0201 	orr.w	r2, r2, #1
 8002db4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002db6:	e007      	b.n	8002dc8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f042 0201 	orr.w	r2, r2, #1
 8002dc6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002dc8:	2300      	movs	r3, #0
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3714      	adds	r7, #20
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bc80      	pop	{r7}
 8002dd2:	4770      	bx	lr
 8002dd4:	40012c00 	.word	0x40012c00
 8002dd8:	40000400 	.word	0x40000400
 8002ddc:	40000800 	.word	0x40000800

08002de0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b082      	sub	sp, #8
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	f003 0302 	and.w	r3, r3, #2
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d122      	bne.n	8002e3c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	f003 0302 	and.w	r3, r3, #2
 8002e00:	2b02      	cmp	r3, #2
 8002e02:	d11b      	bne.n	8002e3c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f06f 0202 	mvn.w	r2, #2
 8002e0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2201      	movs	r2, #1
 8002e12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	699b      	ldr	r3, [r3, #24]
 8002e1a:	f003 0303 	and.w	r3, r3, #3
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d003      	beq.n	8002e2a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	f000 f9ad 	bl	8003182 <HAL_TIM_IC_CaptureCallback>
 8002e28:	e005      	b.n	8002e36 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f000 f9a0 	bl	8003170 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	f000 f9af 	bl	8003194 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	691b      	ldr	r3, [r3, #16]
 8002e42:	f003 0304 	and.w	r3, r3, #4
 8002e46:	2b04      	cmp	r3, #4
 8002e48:	d122      	bne.n	8002e90 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	f003 0304 	and.w	r3, r3, #4
 8002e54:	2b04      	cmp	r3, #4
 8002e56:	d11b      	bne.n	8002e90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f06f 0204 	mvn.w	r2, #4
 8002e60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2202      	movs	r2, #2
 8002e66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	699b      	ldr	r3, [r3, #24]
 8002e6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d003      	beq.n	8002e7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f000 f983 	bl	8003182 <HAL_TIM_IC_CaptureCallback>
 8002e7c:	e005      	b.n	8002e8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f000 f976 	bl	8003170 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e84:	6878      	ldr	r0, [r7, #4]
 8002e86:	f000 f985 	bl	8003194 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	691b      	ldr	r3, [r3, #16]
 8002e96:	f003 0308 	and.w	r3, r3, #8
 8002e9a:	2b08      	cmp	r3, #8
 8002e9c:	d122      	bne.n	8002ee4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	f003 0308 	and.w	r3, r3, #8
 8002ea8:	2b08      	cmp	r3, #8
 8002eaa:	d11b      	bne.n	8002ee4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f06f 0208 	mvn.w	r2, #8
 8002eb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2204      	movs	r2, #4
 8002eba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	69db      	ldr	r3, [r3, #28]
 8002ec2:	f003 0303 	and.w	r3, r3, #3
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d003      	beq.n	8002ed2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f000 f959 	bl	8003182 <HAL_TIM_IC_CaptureCallback>
 8002ed0:	e005      	b.n	8002ede <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f000 f94c 	bl	8003170 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ed8:	6878      	ldr	r0, [r7, #4]
 8002eda:	f000 f95b 	bl	8003194 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	691b      	ldr	r3, [r3, #16]
 8002eea:	f003 0310 	and.w	r3, r3, #16
 8002eee:	2b10      	cmp	r3, #16
 8002ef0:	d122      	bne.n	8002f38 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	f003 0310 	and.w	r3, r3, #16
 8002efc:	2b10      	cmp	r3, #16
 8002efe:	d11b      	bne.n	8002f38 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f06f 0210 	mvn.w	r2, #16
 8002f08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2208      	movs	r2, #8
 8002f0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	69db      	ldr	r3, [r3, #28]
 8002f16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d003      	beq.n	8002f26 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f1e:	6878      	ldr	r0, [r7, #4]
 8002f20:	f000 f92f 	bl	8003182 <HAL_TIM_IC_CaptureCallback>
 8002f24:	e005      	b.n	8002f32 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f000 f922 	bl	8003170 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f2c:	6878      	ldr	r0, [r7, #4]
 8002f2e:	f000 f931 	bl	8003194 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	691b      	ldr	r3, [r3, #16]
 8002f3e:	f003 0301 	and.w	r3, r3, #1
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d10e      	bne.n	8002f64 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d107      	bne.n	8002f64 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f06f 0201 	mvn.w	r2, #1
 8002f5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f000 f8fd 	bl	800315e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	691b      	ldr	r3, [r3, #16]
 8002f6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f6e:	2b80      	cmp	r3, #128	; 0x80
 8002f70:	d10e      	bne.n	8002f90 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f7c:	2b80      	cmp	r3, #128	; 0x80
 8002f7e:	d107      	bne.n	8002f90 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002f88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f000 fa73 	bl	8003476 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	691b      	ldr	r3, [r3, #16]
 8002f96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f9a:	2b40      	cmp	r3, #64	; 0x40
 8002f9c:	d10e      	bne.n	8002fbc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fa8:	2b40      	cmp	r3, #64	; 0x40
 8002faa:	d107      	bne.n	8002fbc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002fb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	f000 f8f5 	bl	80031a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	691b      	ldr	r3, [r3, #16]
 8002fc2:	f003 0320 	and.w	r3, r3, #32
 8002fc6:	2b20      	cmp	r3, #32
 8002fc8:	d10e      	bne.n	8002fe8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	f003 0320 	and.w	r3, r3, #32
 8002fd4:	2b20      	cmp	r3, #32
 8002fd6:	d107      	bne.n	8002fe8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f06f 0220 	mvn.w	r2, #32
 8002fe0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	f000 fa3e 	bl	8003464 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002fe8:	bf00      	nop
 8002fea:	3708      	adds	r7, #8
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}

08002ff0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003000:	2b01      	cmp	r3, #1
 8003002:	d101      	bne.n	8003008 <HAL_TIM_ConfigClockSource+0x18>
 8003004:	2302      	movs	r3, #2
 8003006:	e0a6      	b.n	8003156 <HAL_TIM_ConfigClockSource+0x166>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2201      	movs	r2, #1
 800300c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2202      	movs	r2, #2
 8003014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003026:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800302e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	68fa      	ldr	r2, [r7, #12]
 8003036:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	2b40      	cmp	r3, #64	; 0x40
 800303e:	d067      	beq.n	8003110 <HAL_TIM_ConfigClockSource+0x120>
 8003040:	2b40      	cmp	r3, #64	; 0x40
 8003042:	d80b      	bhi.n	800305c <HAL_TIM_ConfigClockSource+0x6c>
 8003044:	2b10      	cmp	r3, #16
 8003046:	d073      	beq.n	8003130 <HAL_TIM_ConfigClockSource+0x140>
 8003048:	2b10      	cmp	r3, #16
 800304a:	d802      	bhi.n	8003052 <HAL_TIM_ConfigClockSource+0x62>
 800304c:	2b00      	cmp	r3, #0
 800304e:	d06f      	beq.n	8003130 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003050:	e078      	b.n	8003144 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003052:	2b20      	cmp	r3, #32
 8003054:	d06c      	beq.n	8003130 <HAL_TIM_ConfigClockSource+0x140>
 8003056:	2b30      	cmp	r3, #48	; 0x30
 8003058:	d06a      	beq.n	8003130 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800305a:	e073      	b.n	8003144 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800305c:	2b70      	cmp	r3, #112	; 0x70
 800305e:	d00d      	beq.n	800307c <HAL_TIM_ConfigClockSource+0x8c>
 8003060:	2b70      	cmp	r3, #112	; 0x70
 8003062:	d804      	bhi.n	800306e <HAL_TIM_ConfigClockSource+0x7e>
 8003064:	2b50      	cmp	r3, #80	; 0x50
 8003066:	d033      	beq.n	80030d0 <HAL_TIM_ConfigClockSource+0xe0>
 8003068:	2b60      	cmp	r3, #96	; 0x60
 800306a:	d041      	beq.n	80030f0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800306c:	e06a      	b.n	8003144 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800306e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003072:	d066      	beq.n	8003142 <HAL_TIM_ConfigClockSource+0x152>
 8003074:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003078:	d017      	beq.n	80030aa <HAL_TIM_ConfigClockSource+0xba>
      break;
 800307a:	e063      	b.n	8003144 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6818      	ldr	r0, [r3, #0]
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	6899      	ldr	r1, [r3, #8]
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	685a      	ldr	r2, [r3, #4]
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	f000 f96d 	bl	800336a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800309e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	68fa      	ldr	r2, [r7, #12]
 80030a6:	609a      	str	r2, [r3, #8]
      break;
 80030a8:	e04c      	b.n	8003144 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6818      	ldr	r0, [r3, #0]
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	6899      	ldr	r1, [r3, #8]
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	685a      	ldr	r2, [r3, #4]
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	68db      	ldr	r3, [r3, #12]
 80030ba:	f000 f956 	bl	800336a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	689a      	ldr	r2, [r3, #8]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80030cc:	609a      	str	r2, [r3, #8]
      break;
 80030ce:	e039      	b.n	8003144 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6818      	ldr	r0, [r3, #0]
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	6859      	ldr	r1, [r3, #4]
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	461a      	mov	r2, r3
 80030de:	f000 f8cd 	bl	800327c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	2150      	movs	r1, #80	; 0x50
 80030e8:	4618      	mov	r0, r3
 80030ea:	f000 f924 	bl	8003336 <TIM_ITRx_SetConfig>
      break;
 80030ee:	e029      	b.n	8003144 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6818      	ldr	r0, [r3, #0]
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	6859      	ldr	r1, [r3, #4]
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	461a      	mov	r2, r3
 80030fe:	f000 f8eb 	bl	80032d8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	2160      	movs	r1, #96	; 0x60
 8003108:	4618      	mov	r0, r3
 800310a:	f000 f914 	bl	8003336 <TIM_ITRx_SetConfig>
      break;
 800310e:	e019      	b.n	8003144 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6818      	ldr	r0, [r3, #0]
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	6859      	ldr	r1, [r3, #4]
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	68db      	ldr	r3, [r3, #12]
 800311c:	461a      	mov	r2, r3
 800311e:	f000 f8ad 	bl	800327c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	2140      	movs	r1, #64	; 0x40
 8003128:	4618      	mov	r0, r3
 800312a:	f000 f904 	bl	8003336 <TIM_ITRx_SetConfig>
      break;
 800312e:	e009      	b.n	8003144 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4619      	mov	r1, r3
 800313a:	4610      	mov	r0, r2
 800313c:	f000 f8fb 	bl	8003336 <TIM_ITRx_SetConfig>
        break;
 8003140:	e000      	b.n	8003144 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003142:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2201      	movs	r2, #1
 8003148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2200      	movs	r2, #0
 8003150:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003154:	2300      	movs	r3, #0
}
 8003156:	4618      	mov	r0, r3
 8003158:	3710      	adds	r7, #16
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}

0800315e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800315e:	b480      	push	{r7}
 8003160:	b083      	sub	sp, #12
 8003162:	af00      	add	r7, sp, #0
 8003164:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003166:	bf00      	nop
 8003168:	370c      	adds	r7, #12
 800316a:	46bd      	mov	sp, r7
 800316c:	bc80      	pop	{r7}
 800316e:	4770      	bx	lr

08003170 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003178:	bf00      	nop
 800317a:	370c      	adds	r7, #12
 800317c:	46bd      	mov	sp, r7
 800317e:	bc80      	pop	{r7}
 8003180:	4770      	bx	lr

08003182 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003182:	b480      	push	{r7}
 8003184:	b083      	sub	sp, #12
 8003186:	af00      	add	r7, sp, #0
 8003188:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800318a:	bf00      	nop
 800318c:	370c      	adds	r7, #12
 800318e:	46bd      	mov	sp, r7
 8003190:	bc80      	pop	{r7}
 8003192:	4770      	bx	lr

08003194 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800319c:	bf00      	nop
 800319e:	370c      	adds	r7, #12
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bc80      	pop	{r7}
 80031a4:	4770      	bx	lr

080031a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80031a6:	b480      	push	{r7}
 80031a8:	b083      	sub	sp, #12
 80031aa:	af00      	add	r7, sp, #0
 80031ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80031ae:	bf00      	nop
 80031b0:	370c      	adds	r7, #12
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bc80      	pop	{r7}
 80031b6:	4770      	bx	lr

080031b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b085      	sub	sp, #20
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	4a29      	ldr	r2, [pc, #164]	; (8003270 <TIM_Base_SetConfig+0xb8>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d00b      	beq.n	80031e8 <TIM_Base_SetConfig+0x30>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031d6:	d007      	beq.n	80031e8 <TIM_Base_SetConfig+0x30>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	4a26      	ldr	r2, [pc, #152]	; (8003274 <TIM_Base_SetConfig+0xbc>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d003      	beq.n	80031e8 <TIM_Base_SetConfig+0x30>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	4a25      	ldr	r2, [pc, #148]	; (8003278 <TIM_Base_SetConfig+0xc0>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d108      	bne.n	80031fa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	68fa      	ldr	r2, [r7, #12]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4a1c      	ldr	r2, [pc, #112]	; (8003270 <TIM_Base_SetConfig+0xb8>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d00b      	beq.n	800321a <TIM_Base_SetConfig+0x62>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003208:	d007      	beq.n	800321a <TIM_Base_SetConfig+0x62>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4a19      	ldr	r2, [pc, #100]	; (8003274 <TIM_Base_SetConfig+0xbc>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d003      	beq.n	800321a <TIM_Base_SetConfig+0x62>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a18      	ldr	r2, [pc, #96]	; (8003278 <TIM_Base_SetConfig+0xc0>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d108      	bne.n	800322c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003220:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	68db      	ldr	r3, [r3, #12]
 8003226:	68fa      	ldr	r2, [r7, #12]
 8003228:	4313      	orrs	r3, r2
 800322a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	695b      	ldr	r3, [r3, #20]
 8003236:	4313      	orrs	r3, r2
 8003238:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	68fa      	ldr	r2, [r7, #12]
 800323e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	689a      	ldr	r2, [r3, #8]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	4a07      	ldr	r2, [pc, #28]	; (8003270 <TIM_Base_SetConfig+0xb8>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d103      	bne.n	8003260 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	691a      	ldr	r2, [r3, #16]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2201      	movs	r2, #1
 8003264:	615a      	str	r2, [r3, #20]
}
 8003266:	bf00      	nop
 8003268:	3714      	adds	r7, #20
 800326a:	46bd      	mov	sp, r7
 800326c:	bc80      	pop	{r7}
 800326e:	4770      	bx	lr
 8003270:	40012c00 	.word	0x40012c00
 8003274:	40000400 	.word	0x40000400
 8003278:	40000800 	.word	0x40000800

0800327c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800327c:	b480      	push	{r7}
 800327e:	b087      	sub	sp, #28
 8003280:	af00      	add	r7, sp, #0
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	60b9      	str	r1, [r7, #8]
 8003286:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	6a1b      	ldr	r3, [r3, #32]
 800328c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	6a1b      	ldr	r3, [r3, #32]
 8003292:	f023 0201 	bic.w	r2, r3, #1
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	699b      	ldr	r3, [r3, #24]
 800329e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80032a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	011b      	lsls	r3, r3, #4
 80032ac:	693a      	ldr	r2, [r7, #16]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	f023 030a 	bic.w	r3, r3, #10
 80032b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80032ba:	697a      	ldr	r2, [r7, #20]
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	4313      	orrs	r3, r2
 80032c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	693a      	ldr	r2, [r7, #16]
 80032c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	697a      	ldr	r2, [r7, #20]
 80032cc:	621a      	str	r2, [r3, #32]
}
 80032ce:	bf00      	nop
 80032d0:	371c      	adds	r7, #28
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bc80      	pop	{r7}
 80032d6:	4770      	bx	lr

080032d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032d8:	b480      	push	{r7}
 80032da:	b087      	sub	sp, #28
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6a1b      	ldr	r3, [r3, #32]
 80032e8:	f023 0210 	bic.w	r2, r3, #16
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	699b      	ldr	r3, [r3, #24]
 80032f4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	6a1b      	ldr	r3, [r3, #32]
 80032fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003302:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	031b      	lsls	r3, r3, #12
 8003308:	697a      	ldr	r2, [r7, #20]
 800330a:	4313      	orrs	r3, r2
 800330c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003314:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	011b      	lsls	r3, r3, #4
 800331a:	693a      	ldr	r2, [r7, #16]
 800331c:	4313      	orrs	r3, r2
 800331e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	697a      	ldr	r2, [r7, #20]
 8003324:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	693a      	ldr	r2, [r7, #16]
 800332a:	621a      	str	r2, [r3, #32]
}
 800332c:	bf00      	nop
 800332e:	371c      	adds	r7, #28
 8003330:	46bd      	mov	sp, r7
 8003332:	bc80      	pop	{r7}
 8003334:	4770      	bx	lr

08003336 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003336:	b480      	push	{r7}
 8003338:	b085      	sub	sp, #20
 800333a:	af00      	add	r7, sp, #0
 800333c:	6078      	str	r0, [r7, #4]
 800333e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800334c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800334e:	683a      	ldr	r2, [r7, #0]
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	4313      	orrs	r3, r2
 8003354:	f043 0307 	orr.w	r3, r3, #7
 8003358:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	68fa      	ldr	r2, [r7, #12]
 800335e:	609a      	str	r2, [r3, #8]
}
 8003360:	bf00      	nop
 8003362:	3714      	adds	r7, #20
 8003364:	46bd      	mov	sp, r7
 8003366:	bc80      	pop	{r7}
 8003368:	4770      	bx	lr

0800336a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800336a:	b480      	push	{r7}
 800336c:	b087      	sub	sp, #28
 800336e:	af00      	add	r7, sp, #0
 8003370:	60f8      	str	r0, [r7, #12]
 8003372:	60b9      	str	r1, [r7, #8]
 8003374:	607a      	str	r2, [r7, #4]
 8003376:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003384:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	021a      	lsls	r2, r3, #8
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	431a      	orrs	r2, r3
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	4313      	orrs	r3, r2
 8003392:	697a      	ldr	r2, [r7, #20]
 8003394:	4313      	orrs	r3, r2
 8003396:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	697a      	ldr	r2, [r7, #20]
 800339c:	609a      	str	r2, [r3, #8]
}
 800339e:	bf00      	nop
 80033a0:	371c      	adds	r7, #28
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bc80      	pop	{r7}
 80033a6:	4770      	bx	lr

080033a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b085      	sub	sp, #20
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d101      	bne.n	80033c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80033bc:	2302      	movs	r3, #2
 80033be:	e046      	b.n	800344e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2201      	movs	r2, #1
 80033c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2202      	movs	r2, #2
 80033cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	68fa      	ldr	r2, [r7, #12]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	68fa      	ldr	r2, [r7, #12]
 80033f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a16      	ldr	r2, [pc, #88]	; (8003458 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d00e      	beq.n	8003422 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800340c:	d009      	beq.n	8003422 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a12      	ldr	r2, [pc, #72]	; (800345c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d004      	beq.n	8003422 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a10      	ldr	r2, [pc, #64]	; (8003460 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d10c      	bne.n	800343c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003428:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	68ba      	ldr	r2, [r7, #8]
 8003430:	4313      	orrs	r3, r2
 8003432:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	68ba      	ldr	r2, [r7, #8]
 800343a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2201      	movs	r2, #1
 8003440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800344c:	2300      	movs	r3, #0
}
 800344e:	4618      	mov	r0, r3
 8003450:	3714      	adds	r7, #20
 8003452:	46bd      	mov	sp, r7
 8003454:	bc80      	pop	{r7}
 8003456:	4770      	bx	lr
 8003458:	40012c00 	.word	0x40012c00
 800345c:	40000400 	.word	0x40000400
 8003460:	40000800 	.word	0x40000800

08003464 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800346c:	bf00      	nop
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	bc80      	pop	{r7}
 8003474:	4770      	bx	lr

08003476 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003476:	b480      	push	{r7}
 8003478:	b083      	sub	sp, #12
 800347a:	af00      	add	r7, sp, #0
 800347c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800347e:	bf00      	nop
 8003480:	370c      	adds	r7, #12
 8003482:	46bd      	mov	sp, r7
 8003484:	bc80      	pop	{r7}
 8003486:	4770      	bx	lr

08003488 <__libc_init_array>:
 8003488:	b570      	push	{r4, r5, r6, lr}
 800348a:	2500      	movs	r5, #0
 800348c:	4e0c      	ldr	r6, [pc, #48]	; (80034c0 <__libc_init_array+0x38>)
 800348e:	4c0d      	ldr	r4, [pc, #52]	; (80034c4 <__libc_init_array+0x3c>)
 8003490:	1ba4      	subs	r4, r4, r6
 8003492:	10a4      	asrs	r4, r4, #2
 8003494:	42a5      	cmp	r5, r4
 8003496:	d109      	bne.n	80034ac <__libc_init_array+0x24>
 8003498:	f000 f822 	bl	80034e0 <_init>
 800349c:	2500      	movs	r5, #0
 800349e:	4e0a      	ldr	r6, [pc, #40]	; (80034c8 <__libc_init_array+0x40>)
 80034a0:	4c0a      	ldr	r4, [pc, #40]	; (80034cc <__libc_init_array+0x44>)
 80034a2:	1ba4      	subs	r4, r4, r6
 80034a4:	10a4      	asrs	r4, r4, #2
 80034a6:	42a5      	cmp	r5, r4
 80034a8:	d105      	bne.n	80034b6 <__libc_init_array+0x2e>
 80034aa:	bd70      	pop	{r4, r5, r6, pc}
 80034ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80034b0:	4798      	blx	r3
 80034b2:	3501      	adds	r5, #1
 80034b4:	e7ee      	b.n	8003494 <__libc_init_array+0xc>
 80034b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80034ba:	4798      	blx	r3
 80034bc:	3501      	adds	r5, #1
 80034be:	e7f2      	b.n	80034a6 <__libc_init_array+0x1e>
 80034c0:	08003550 	.word	0x08003550
 80034c4:	08003550 	.word	0x08003550
 80034c8:	08003550 	.word	0x08003550
 80034cc:	08003554 	.word	0x08003554

080034d0 <memset>:
 80034d0:	4603      	mov	r3, r0
 80034d2:	4402      	add	r2, r0
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d100      	bne.n	80034da <memset+0xa>
 80034d8:	4770      	bx	lr
 80034da:	f803 1b01 	strb.w	r1, [r3], #1
 80034de:	e7f9      	b.n	80034d4 <memset+0x4>

080034e0 <_init>:
 80034e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034e2:	bf00      	nop
 80034e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034e6:	bc08      	pop	{r3}
 80034e8:	469e      	mov	lr, r3
 80034ea:	4770      	bx	lr

080034ec <_fini>:
 80034ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034ee:	bf00      	nop
 80034f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034f2:	bc08      	pop	{r3}
 80034f4:	469e      	mov	lr, r3
 80034f6:	4770      	bx	lr
