\hypertarget{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e}{}\doxysection{ADC common -\/ Clock source}
\label{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e}\index{ADC common -\/ Clock source@{ADC common -\/ Clock source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga82b23f1d4c415971ce7339b5484c89e5}{ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV1}}~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV1)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga71571b183aa6d0ddbaeef8a1da11d00a}{ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV2}}~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV2)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga41b6a6d1cdf7806ec1e5790fc7fdc651}{ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV4}}~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV4)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga092c0277fd6db9b905d229c9f8dda8ab}{ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV1}}~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV1)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_gacf4ae9c70dd75168acf17fbce10af8b8}{ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV2}}~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV2)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga5fb738b8222dfdbceb02a0ad041f5da5}{ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV4}}~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV4)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga5f601e9eebdb8cdede55795569afba73}{ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV6}}~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV6)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga7b2f8fab64f09ff0b3f1417c35277cba}{ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV8}}~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV8)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga02e1e376967ec71b7de92fd3396ee0c7}{ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV10}}~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV10)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga4dcf1f94a3bb0d0d302c5d0e036e9be2}{ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV12}}~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV12)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_gacbc0428c7aedfe765753b1730aaab760}{ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV16}}~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV16)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_gafe248b4ca392b46aa17cf3364ed1ab26}{ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV32}}~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV32)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_gafc1ea6ea65684834d93104333f5560e4}{ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV64}}~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV64)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga833ca0a88cdca2c7c37a7fbf02450bf5}{ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV128}}~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV128)
\item 
\#define \mbox{\hyperlink{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga5735f0862aff35cbc195bdf316b286ee}{ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV256}}~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV256)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga092c0277fd6db9b905d229c9f8dda8ab}\label{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga092c0277fd6db9b905d229c9f8dda8ab}} 
\index{ADC common -\/ Clock source@{ADC common -\/ Clock source}!ADC\_CLOCK\_ASYNC\_DIV1@{ADC\_CLOCK\_ASYNC\_DIV1}}
\index{ADC\_CLOCK\_ASYNC\_DIV1@{ADC\_CLOCK\_ASYNC\_DIV1}!ADC common -\/ Clock source@{ADC common -\/ Clock source}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCK\_ASYNC\_DIV1}{ADC\_CLOCK\_ASYNC\_DIV1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV1~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV1)}

ADC asynchronous clock without prescaler \mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga02e1e376967ec71b7de92fd3396ee0c7}\label{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga02e1e376967ec71b7de92fd3396ee0c7}} 
\index{ADC common -\/ Clock source@{ADC common -\/ Clock source}!ADC\_CLOCK\_ASYNC\_DIV10@{ADC\_CLOCK\_ASYNC\_DIV10}}
\index{ADC\_CLOCK\_ASYNC\_DIV10@{ADC\_CLOCK\_ASYNC\_DIV10}!ADC common -\/ Clock source@{ADC common -\/ Clock source}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCK\_ASYNC\_DIV10}{ADC\_CLOCK\_ASYNC\_DIV10}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV10~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV10)}

ADC asynchronous clock with prescaler division by 10 ~\newline
 \mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga4dcf1f94a3bb0d0d302c5d0e036e9be2}\label{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga4dcf1f94a3bb0d0d302c5d0e036e9be2}} 
\index{ADC common -\/ Clock source@{ADC common -\/ Clock source}!ADC\_CLOCK\_ASYNC\_DIV12@{ADC\_CLOCK\_ASYNC\_DIV12}}
\index{ADC\_CLOCK\_ASYNC\_DIV12@{ADC\_CLOCK\_ASYNC\_DIV12}!ADC common -\/ Clock source@{ADC common -\/ Clock source}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCK\_ASYNC\_DIV12}{ADC\_CLOCK\_ASYNC\_DIV12}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV12~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV12)}

ADC asynchronous clock with prescaler division by 12 ~\newline
 \mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga833ca0a88cdca2c7c37a7fbf02450bf5}\label{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga833ca0a88cdca2c7c37a7fbf02450bf5}} 
\index{ADC common -\/ Clock source@{ADC common -\/ Clock source}!ADC\_CLOCK\_ASYNC\_DIV128@{ADC\_CLOCK\_ASYNC\_DIV128}}
\index{ADC\_CLOCK\_ASYNC\_DIV128@{ADC\_CLOCK\_ASYNC\_DIV128}!ADC common -\/ Clock source@{ADC common -\/ Clock source}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCK\_ASYNC\_DIV128}{ADC\_CLOCK\_ASYNC\_DIV128}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV128~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV128)}

ADC asynchronous clock with prescaler division by 128 \mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_gacbc0428c7aedfe765753b1730aaab760}\label{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_gacbc0428c7aedfe765753b1730aaab760}} 
\index{ADC common -\/ Clock source@{ADC common -\/ Clock source}!ADC\_CLOCK\_ASYNC\_DIV16@{ADC\_CLOCK\_ASYNC\_DIV16}}
\index{ADC\_CLOCK\_ASYNC\_DIV16@{ADC\_CLOCK\_ASYNC\_DIV16}!ADC common -\/ Clock source@{ADC common -\/ Clock source}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCK\_ASYNC\_DIV16}{ADC\_CLOCK\_ASYNC\_DIV16}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV16~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV16)}

ADC asynchronous clock with prescaler division by 16 ~\newline
 \mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_gacf4ae9c70dd75168acf17fbce10af8b8}\label{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_gacf4ae9c70dd75168acf17fbce10af8b8}} 
\index{ADC common -\/ Clock source@{ADC common -\/ Clock source}!ADC\_CLOCK\_ASYNC\_DIV2@{ADC\_CLOCK\_ASYNC\_DIV2}}
\index{ADC\_CLOCK\_ASYNC\_DIV2@{ADC\_CLOCK\_ASYNC\_DIV2}!ADC common -\/ Clock source@{ADC common -\/ Clock source}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCK\_ASYNC\_DIV2}{ADC\_CLOCK\_ASYNC\_DIV2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV2~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV2)}

ADC asynchronous clock with prescaler division by 2 ~\newline
 \mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga5735f0862aff35cbc195bdf316b286ee}\label{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga5735f0862aff35cbc195bdf316b286ee}} 
\index{ADC common -\/ Clock source@{ADC common -\/ Clock source}!ADC\_CLOCK\_ASYNC\_DIV256@{ADC\_CLOCK\_ASYNC\_DIV256}}
\index{ADC\_CLOCK\_ASYNC\_DIV256@{ADC\_CLOCK\_ASYNC\_DIV256}!ADC common -\/ Clock source@{ADC common -\/ Clock source}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCK\_ASYNC\_DIV256}{ADC\_CLOCK\_ASYNC\_DIV256}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV256~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV256)}

ADC asynchronous clock with prescaler division by 256 \mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_gafe248b4ca392b46aa17cf3364ed1ab26}\label{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_gafe248b4ca392b46aa17cf3364ed1ab26}} 
\index{ADC common -\/ Clock source@{ADC common -\/ Clock source}!ADC\_CLOCK\_ASYNC\_DIV32@{ADC\_CLOCK\_ASYNC\_DIV32}}
\index{ADC\_CLOCK\_ASYNC\_DIV32@{ADC\_CLOCK\_ASYNC\_DIV32}!ADC common -\/ Clock source@{ADC common -\/ Clock source}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCK\_ASYNC\_DIV32}{ADC\_CLOCK\_ASYNC\_DIV32}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV32~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV32)}

ADC asynchronous clock with prescaler division by 32 ~\newline
 \mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga5fb738b8222dfdbceb02a0ad041f5da5}\label{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga5fb738b8222dfdbceb02a0ad041f5da5}} 
\index{ADC common -\/ Clock source@{ADC common -\/ Clock source}!ADC\_CLOCK\_ASYNC\_DIV4@{ADC\_CLOCK\_ASYNC\_DIV4}}
\index{ADC\_CLOCK\_ASYNC\_DIV4@{ADC\_CLOCK\_ASYNC\_DIV4}!ADC common -\/ Clock source@{ADC common -\/ Clock source}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCK\_ASYNC\_DIV4}{ADC\_CLOCK\_ASYNC\_DIV4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV4~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV4)}

ADC asynchronous clock with prescaler division by 4 ~\newline
 \mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga5f601e9eebdb8cdede55795569afba73}\label{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga5f601e9eebdb8cdede55795569afba73}} 
\index{ADC common -\/ Clock source@{ADC common -\/ Clock source}!ADC\_CLOCK\_ASYNC\_DIV6@{ADC\_CLOCK\_ASYNC\_DIV6}}
\index{ADC\_CLOCK\_ASYNC\_DIV6@{ADC\_CLOCK\_ASYNC\_DIV6}!ADC common -\/ Clock source@{ADC common -\/ Clock source}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCK\_ASYNC\_DIV6}{ADC\_CLOCK\_ASYNC\_DIV6}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV6~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV6)}

ADC asynchronous clock with prescaler division by 6 ~\newline
 \mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_gafc1ea6ea65684834d93104333f5560e4}\label{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_gafc1ea6ea65684834d93104333f5560e4}} 
\index{ADC common -\/ Clock source@{ADC common -\/ Clock source}!ADC\_CLOCK\_ASYNC\_DIV64@{ADC\_CLOCK\_ASYNC\_DIV64}}
\index{ADC\_CLOCK\_ASYNC\_DIV64@{ADC\_CLOCK\_ASYNC\_DIV64}!ADC common -\/ Clock source@{ADC common -\/ Clock source}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCK\_ASYNC\_DIV64}{ADC\_CLOCK\_ASYNC\_DIV64}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV64~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV64)}

ADC asynchronous clock with prescaler division by 64 ~\newline
 \mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga7b2f8fab64f09ff0b3f1417c35277cba}\label{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga7b2f8fab64f09ff0b3f1417c35277cba}} 
\index{ADC common -\/ Clock source@{ADC common -\/ Clock source}!ADC\_CLOCK\_ASYNC\_DIV8@{ADC\_CLOCK\_ASYNC\_DIV8}}
\index{ADC\_CLOCK\_ASYNC\_DIV8@{ADC\_CLOCK\_ASYNC\_DIV8}!ADC common -\/ Clock source@{ADC common -\/ Clock source}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCK\_ASYNC\_DIV8}{ADC\_CLOCK\_ASYNC\_DIV8}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV8~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV8)}

ADC asynchronous clock with prescaler division by 8 ~\newline
 \mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga82b23f1d4c415971ce7339b5484c89e5}\label{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga82b23f1d4c415971ce7339b5484c89e5}} 
\index{ADC common -\/ Clock source@{ADC common -\/ Clock source}!ADC\_CLOCK\_SYNC\_PCLK\_DIV1@{ADC\_CLOCK\_SYNC\_PCLK\_DIV1}}
\index{ADC\_CLOCK\_SYNC\_PCLK\_DIV1@{ADC\_CLOCK\_SYNC\_PCLK\_DIV1}!ADC common -\/ Clock source@{ADC common -\/ Clock source}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCK\_SYNC\_PCLK\_DIV1}{ADC\_CLOCK\_SYNC\_PCLK\_DIV1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV1~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV1)}

ADC synchronous clock derived from AHB clock without prescaler \mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga71571b183aa6d0ddbaeef8a1da11d00a}\label{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga71571b183aa6d0ddbaeef8a1da11d00a}} 
\index{ADC common -\/ Clock source@{ADC common -\/ Clock source}!ADC\_CLOCK\_SYNC\_PCLK\_DIV2@{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}}
\index{ADC\_CLOCK\_SYNC\_PCLK\_DIV2@{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}!ADC common -\/ Clock source@{ADC common -\/ Clock source}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV2~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV2)}

ADC synchronous clock derived from AHB clock with prescaler division by 2 \mbox{\Hypertarget{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga41b6a6d1cdf7806ec1e5790fc7fdc651}\label{group___a_d_c___h_a_l___e_c___c_o_m_m_o_n___c_l_o_c_k___s_o_u_r_c_e_ga41b6a6d1cdf7806ec1e5790fc7fdc651}} 
\index{ADC common -\/ Clock source@{ADC common -\/ Clock source}!ADC\_CLOCK\_SYNC\_PCLK\_DIV4@{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}}
\index{ADC\_CLOCK\_SYNC\_PCLK\_DIV4@{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}!ADC common -\/ Clock source@{ADC common -\/ Clock source}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV4~(LL\+\_\+\+ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV4)}

ADC synchronous clock derived from AHB clock with prescaler division by 4 