{
  "module_name": "dc_types.h",
  "hash_id": "66b6729990e83c8b1f1121281d4001ffa2792ab543fd63f93afbfdf665f0fd3b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dc_types.h",
  "human_readable_source": " \n#ifndef DC_TYPES_H_\n#define DC_TYPES_H_\n\n \n#include \"os_types.h\"\n#include \"fixed31_32.h\"\n#include \"irq_types.h\"\n#include \"dc_ddc_types.h\"\n#include \"dc_dp_types.h\"\n#include \"dc_hdmi_types.h\"\n#include \"dc_hw_types.h\"\n#include \"dal_types.h\"\n#include \"grph_object_defs.h\"\n#include \"grph_object_ctrl_defs.h\"\n\n#include \"dm_cp_psp.h\"\n\n \nstruct dc_plane_state;\nstruct dc_stream_state;\nstruct dc_link;\nstruct dc_sink;\nstruct dal;\nstruct dc_dmub_srv;\n\n \nenum dce_environment {\n\tDCE_ENV_PRODUCTION_DRV = 0,\n\t \n\tDCE_ENV_FPGA_MAXIMUS,\n\t \n\tDCE_ENV_DIAG,\n\t \n\tDCE_ENV_VIRTUAL_HW\n};\n\nstruct dc_perf_trace {\n\tunsigned long read_count;\n\tunsigned long write_count;\n\tunsigned long last_entry_read;\n\tunsigned long last_entry_write;\n};\n\n#define MAX_SURFACE_NUM 6\n#define NUM_PIXEL_FORMATS 10\n\nenum tiling_mode {\n\tTILING_MODE_INVALID,\n\tTILING_MODE_LINEAR,\n\tTILING_MODE_TILED,\n\tTILING_MODE_COUNT\n};\n\nenum view_3d_format {\n\tVIEW_3D_FORMAT_NONE = 0,\n\tVIEW_3D_FORMAT_FRAME_SEQUENTIAL,\n\tVIEW_3D_FORMAT_SIDE_BY_SIDE,\n\tVIEW_3D_FORMAT_TOP_AND_BOTTOM,\n\tVIEW_3D_FORMAT_COUNT,\n\tVIEW_3D_FORMAT_FIRST = VIEW_3D_FORMAT_FRAME_SEQUENTIAL\n};\n\nenum plane_stereo_format {\n\tPLANE_STEREO_FORMAT_NONE = 0,\n\tPLANE_STEREO_FORMAT_SIDE_BY_SIDE = 1,\n\tPLANE_STEREO_FORMAT_TOP_AND_BOTTOM = 2,\n\tPLANE_STEREO_FORMAT_FRAME_ALTERNATE = 3,\n\tPLANE_STEREO_FORMAT_ROW_INTERLEAVED = 5,\n\tPLANE_STEREO_FORMAT_COLUMN_INTERLEAVED = 6,\n\tPLANE_STEREO_FORMAT_CHECKER_BOARD = 7\n};\n\n \n\nenum dc_edid_connector_type {\n\tDC_EDID_CONNECTOR_UNKNOWN = 0,\n\tDC_EDID_CONNECTOR_ANALOG = 1,\n\tDC_EDID_CONNECTOR_DIGITAL = 10,\n\tDC_EDID_CONNECTOR_DVI = 11,\n\tDC_EDID_CONNECTOR_HDMIA = 12,\n\tDC_EDID_CONNECTOR_MDDI = 14,\n\tDC_EDID_CONNECTOR_DISPLAYPORT = 15\n};\n\nenum dc_edid_status {\n\tEDID_OK,\n\tEDID_BAD_INPUT,\n\tEDID_NO_RESPONSE,\n\tEDID_BAD_CHECKSUM,\n\tEDID_THE_SAME,\n\tEDID_FALL_BACK,\n\tEDID_PARTIAL_VALID,\n};\n\nenum act_return_status {\n\tACT_SUCCESS,\n\tACT_LINK_LOST,\n\tACT_FAILED\n};\n\n \nstruct dc_cea_audio_mode {\n\tuint8_t format_code;  \n\tuint8_t channel_count;  \n\tuint8_t sample_rate;  \n\tunion {\n\t\tuint8_t sample_size;  \n\t\t \n\t\tuint8_t max_bit_rate;\n\t\tuint8_t audio_codec_vendor_specific;  \n\t};\n};\n\nstruct dc_edid {\n\tuint32_t length;\n\tuint8_t raw_edid[DC_MAX_EDID_BUFFER_SIZE];\n};\n\n \n#define DEFAULT_SPEAKER_LOCATION 5\n\n#define DC_MAX_AUDIO_DESC_COUNT 16\n\n#define AUDIO_INFO_DISPLAY_NAME_SIZE_IN_CHARS 20\n\nunion display_content_support {\n\tunsigned int raw;\n\tstruct {\n\t\tunsigned int valid_content_type :1;\n\t\tunsigned int game_content :1;\n\t\tunsigned int cinema_content :1;\n\t\tunsigned int photo_content :1;\n\t\tunsigned int graphics_content :1;\n\t\tunsigned int reserved :27;\n\t} bits;\n};\n\nstruct dc_panel_patch {\n\tunsigned int dppowerup_delay;\n\tunsigned int extra_t12_ms;\n\tunsigned int extra_delay_backlight_off;\n\tunsigned int extra_t7_ms;\n\tunsigned int skip_scdc_overwrite;\n\tunsigned int delay_ignore_msa;\n\tunsigned int disable_fec;\n\tunsigned int extra_t3_ms;\n\tunsigned int max_dsc_target_bpp_limit;\n\tunsigned int embedded_tiled_slave;\n\tunsigned int disable_fams;\n\tunsigned int skip_avmute;\n\tunsigned int mst_start_top_delay;\n\tunsigned int remove_sink_ext_caps;\n};\n\nstruct dc_edid_caps {\n\t \n\tuint16_t manufacturer_id;\n\tuint16_t product_id;\n\tuint32_t serial_number;\n\tuint8_t manufacture_week;\n\tuint8_t manufacture_year;\n\tuint8_t display_name[AUDIO_INFO_DISPLAY_NAME_SIZE_IN_CHARS];\n\n\t \n\tuint8_t speaker_flags;\n\tuint32_t audio_mode_count;\n\tstruct dc_cea_audio_mode audio_modes[DC_MAX_AUDIO_DESC_COUNT];\n\tuint32_t audio_latency;\n\tuint32_t video_latency;\n\n\tunion display_content_support content_support;\n\n\tuint8_t qs_bit;\n\tuint8_t qy_bit;\n\n\tuint32_t max_tmds_clk_mhz;\n\n\t \n\tbool lte_340mcsc_scramble;\n\n\tbool edid_hdmi;\n\tbool hdr_supported;\n\n\tstruct dc_panel_patch panel_patch;\n};\n\nstruct dc_mode_flags {\n\t \n\tuint32_t INTERLACE :1;\n\t \n\tuint32_t NATIVE :1;\n\t \n\tuint32_t PREFERRED :1;\n\t \n\tuint32_t REDUCED_BLANKING :1;\n\t \n\tuint32_t VIDEO_OPTIMIZED_RATE :1;\n\t \n\tuint32_t PACKED_PIXEL_FORMAT :1;\n\t \n\tuint32_t PREFERRED_VIEW :1;\n\t \n\tuint32_t TILED_MODE :1;\n\tuint32_t DSE_MODE :1;\n\t \n\tuint32_t MIRACAST_REFRESH_DIVIDER;\n};\n\n\nenum dc_timing_source {\n\tTIMING_SOURCE_UNDEFINED,\n\n\t \n\tTIMING_SOURCE_USER_FORCED,\n\tTIMING_SOURCE_USER_OVERRIDE,\n\tTIMING_SOURCE_CUSTOM,\n\tTIMING_SOURCE_EXPLICIT,\n\n\t \n\tTIMING_SOURCE_EDID_CEA_SVD_3D,\n\tTIMING_SOURCE_EDID_CEA_SVD_PREFERRED,\n\tTIMING_SOURCE_EDID_CEA_SVD_420,\n\tTIMING_SOURCE_EDID_DETAILED,\n\tTIMING_SOURCE_EDID_ESTABLISHED,\n\tTIMING_SOURCE_EDID_STANDARD,\n\tTIMING_SOURCE_EDID_CEA_SVD,\n\tTIMING_SOURCE_EDID_CVT_3BYTE,\n\tTIMING_SOURCE_EDID_4BYTE,\n\tTIMING_SOURCE_EDID_CEA_DISPLAYID_VTDB,\n\tTIMING_SOURCE_EDID_CEA_RID,\n\tTIMING_SOURCE_VBIOS,\n\tTIMING_SOURCE_CV,\n\tTIMING_SOURCE_TV,\n\tTIMING_SOURCE_HDMI_VIC,\n\n\t \n\tTIMING_SOURCE_DEFAULT,\n\n\t \n\tTIMING_SOURCE_CUSTOM_BASE,\n\n\t \n\tTIMING_SOURCE_RANGELIMIT,\n\tTIMING_SOURCE_OS_FORCED,\n\tTIMING_SOURCE_IMPLICIT,\n\n\t \n\tTIMING_SOURCE_BASICMODE,\n\n\tTIMING_SOURCE_COUNT\n};\n\n\nstruct stereo_3d_features {\n\tbool supported\t\t\t;\n\tbool allTimings\t\t\t;\n\tbool cloneMode\t\t\t;\n\tbool scaling\t\t\t;\n\tbool singleFrameSWPacked;\n};\n\nenum dc_timing_support_method {\n\tTIMING_SUPPORT_METHOD_UNDEFINED,\n\tTIMING_SUPPORT_METHOD_EXPLICIT,\n\tTIMING_SUPPORT_METHOD_IMPLICIT,\n\tTIMING_SUPPORT_METHOD_NATIVE\n};\n\nstruct dc_mode_info {\n\tuint32_t pixel_width;\n\tuint32_t pixel_height;\n\tuint32_t field_rate;\n\t \n\n\tenum dc_timing_standard timing_standard;\n\tenum dc_timing_source timing_source;\n\tstruct dc_mode_flags flags;\n};\n\nenum dc_power_state {\n\tDC_POWER_STATE_ON = 1,\n\tDC_POWER_STATE_STANDBY,\n\tDC_POWER_STATE_SUSPEND,\n\tDC_POWER_STATE_OFF\n};\n\n \nenum dc_video_power_state {\n\tDC_VIDEO_POWER_UNSPECIFIED = 0,\n\tDC_VIDEO_POWER_ON = 1,\n\tDC_VIDEO_POWER_STANDBY,\n\tDC_VIDEO_POWER_SUSPEND,\n\tDC_VIDEO_POWER_OFF,\n\tDC_VIDEO_POWER_HIBERNATE,\n\tDC_VIDEO_POWER_SHUTDOWN,\n\tDC_VIDEO_POWER_ULPS,\t \n\tDC_VIDEO_POWER_AFTER_RESET,\n\tDC_VIDEO_POWER_MAXIMUM\n};\n\nenum dc_acpi_cm_power_state {\n\tDC_ACPI_CM_POWER_STATE_D0 = 1,\n\tDC_ACPI_CM_POWER_STATE_D1 = 2,\n\tDC_ACPI_CM_POWER_STATE_D2 = 4,\n\tDC_ACPI_CM_POWER_STATE_D3 = 8\n};\n\nenum dc_connection_type {\n\tdc_connection_none,\n\tdc_connection_single,\n\tdc_connection_mst_branch,\n\tdc_connection_sst_branch\n};\n\nstruct dc_csc_adjustments {\n\tstruct fixed31_32 contrast;\n\tstruct fixed31_32 saturation;\n\tstruct fixed31_32 brightness;\n\tstruct fixed31_32 hue;\n};\n\n \nenum scaling_transformation {\n\tSCALING_TRANSFORMATION_UNINITIALIZED,\n\tSCALING_TRANSFORMATION_IDENTITY = 0x0001,\n\tSCALING_TRANSFORMATION_CENTER_TIMING = 0x0002,\n\tSCALING_TRANSFORMATION_FULL_SCREEN_SCALE = 0x0004,\n\tSCALING_TRANSFORMATION_PRESERVE_ASPECT_RATIO_SCALE = 0x0008,\n\tSCALING_TRANSFORMATION_DAL_DECIDE = 0x0010,\n\tSCALING_TRANSFORMATION_INVALID = 0x80000000,\n\n\t \n\tSCALING_TRANSFORMATION_BEGING = SCALING_TRANSFORMATION_IDENTITY,\n\tSCALING_TRANSFORMATION_END =\n\t\tSCALING_TRANSFORMATION_PRESERVE_ASPECT_RATIO_SCALE\n};\n\nenum display_content_type {\n\tDISPLAY_CONTENT_TYPE_NO_DATA = 0,\n\tDISPLAY_CONTENT_TYPE_GRAPHICS = 1,\n\tDISPLAY_CONTENT_TYPE_PHOTO = 2,\n\tDISPLAY_CONTENT_TYPE_CINEMA = 4,\n\tDISPLAY_CONTENT_TYPE_GAME = 8\n};\n\nenum cm_gamut_adjust_type {\n\tCM_GAMUT_ADJUST_TYPE_BYPASS = 0,\n\tCM_GAMUT_ADJUST_TYPE_HW,  \n\tCM_GAMUT_ADJUST_TYPE_SW  \n};\n\nstruct cm_grph_csc_adjustment {\n\tstruct fixed31_32 temperature_matrix[12];\n\tenum cm_gamut_adjust_type gamut_adjust_type;\n\tenum cm_gamut_coef_format gamut_coef_format;\n};\n\n \nstruct dwb_stereo_params {\n\tbool\t\t\t\tstereo_enabled;\t\t \n\tenum dwb_stereo_type\t\tstereo_type;\t\t \n\tbool\t\t\t\tstereo_polarity;\t \n\tenum dwb_stereo_eye_select\tstereo_eye_select;\t \n};\n\nstruct dc_dwb_cnv_params {\n\tunsigned int\t\tsrc_width;\t \n\tunsigned int\t\tsrc_height;\t \n\tunsigned int\t\tcrop_width;\t \n\tbool\t\t\tcrop_en;\t \n\tunsigned int\t\tcrop_height;\t \n\tunsigned int\t\tcrop_x;\t\t \n\tunsigned int\t\tcrop_y;\t\t \n\tenum dwb_cnv_out_bpc cnv_out_bpc;\t \n\tenum dwb_out_format\tfc_out_format;\t \n\tenum dwb_out_denorm\tout_denorm_mode; \n\tunsigned int\t\tout_max_pix_val; \n\tunsigned int\t\tout_min_pix_val; \n};\n\nstruct dc_dwb_params {\n\tunsigned int\t\t\tdwbscl_black_color;  \n\tunsigned int\t\t\thdr_mult;\t \n\tstruct cm_grph_csc_adjustment\tcsc_params;\n\tstruct dwb_stereo_params\tstereo_params;\n\tstruct dc_dwb_cnv_params\tcnv_params;\t \n\tunsigned int\t\t\tdest_width;\t \n\tunsigned int\t\t\tdest_height;\t \n\tenum dwb_scaler_mode\t\tout_format;\t \n\tenum dwb_output_depth\t\toutput_depth;\t \n\tenum dwb_capture_rate\t\tcapture_rate;\t \n\tstruct scaling_taps \t\tscaler_taps;\t \n\tenum dwb_subsample_position\tsubsample_position;\n\tstruct dc_transfer_func *out_transfer_func;\n};\n\n \n\nunion audio_sample_rates {\n\tstruct sample_rates {\n\t\tuint8_t RATE_32:1;\n\t\tuint8_t RATE_44_1:1;\n\t\tuint8_t RATE_48:1;\n\t\tuint8_t RATE_88_2:1;\n\t\tuint8_t RATE_96:1;\n\t\tuint8_t RATE_176_4:1;\n\t\tuint8_t RATE_192:1;\n\t} rate;\n\n\tuint8_t all;\n};\n\nstruct audio_speaker_flags {\n\tuint32_t FL_FR:1;\n\tuint32_t LFE:1;\n\tuint32_t FC:1;\n\tuint32_t RL_RR:1;\n\tuint32_t RC:1;\n\tuint32_t FLC_FRC:1;\n\tuint32_t RLC_RRC:1;\n\tuint32_t SUPPORT_AI:1;\n};\n\nstruct audio_speaker_info {\n\tuint32_t ALLSPEAKERS:7;\n\tuint32_t SUPPORT_AI:1;\n};\n\n\nstruct audio_info_flags {\n\n\tunion {\n\n\t\tstruct audio_speaker_flags speaker_flags;\n\t\tstruct audio_speaker_info   info;\n\n\t\tuint8_t all;\n\t};\n};\n\nenum audio_format_code {\n\tAUDIO_FORMAT_CODE_FIRST = 1,\n\tAUDIO_FORMAT_CODE_LINEARPCM = AUDIO_FORMAT_CODE_FIRST,\n\n\tAUDIO_FORMAT_CODE_AC3,\n\t \n\tAUDIO_FORMAT_CODE_MPEG1,\n\t \n\tAUDIO_FORMAT_CODE_MP3,\n\t \n\tAUDIO_FORMAT_CODE_MPEG2,\n\tAUDIO_FORMAT_CODE_AAC,\n\tAUDIO_FORMAT_CODE_DTS,\n\tAUDIO_FORMAT_CODE_ATRAC,\n\tAUDIO_FORMAT_CODE_1BITAUDIO,\n\tAUDIO_FORMAT_CODE_DOLBYDIGITALPLUS,\n\tAUDIO_FORMAT_CODE_DTS_HD,\n\tAUDIO_FORMAT_CODE_MAT_MLP,\n\tAUDIO_FORMAT_CODE_DST,\n\tAUDIO_FORMAT_CODE_WMAPRO,\n\tAUDIO_FORMAT_CODE_LAST,\n\tAUDIO_FORMAT_CODE_COUNT =\n\t\tAUDIO_FORMAT_CODE_LAST - AUDIO_FORMAT_CODE_FIRST\n};\n\nstruct audio_mode {\n\t  \n\tenum audio_format_code format_code;\n\t \n\tuint8_t channel_count;\n\t \n\tunion audio_sample_rates sample_rates;\n\tunion {\n\t\t \n\t\tuint8_t sample_size;\n\t\t \n\t\tuint8_t max_bit_rate;\n\t\t \n\t\tuint8_t vendor_specific;\n\t};\n};\n\nstruct audio_info {\n\tstruct audio_info_flags flags;\n\tuint32_t video_latency;\n\tuint32_t audio_latency;\n\tuint32_t display_index;\n\tuint8_t display_name[AUDIO_INFO_DISPLAY_NAME_SIZE_IN_CHARS];\n\tuint32_t manufacture_id;\n\tuint32_t product_id;\n\t \n\tuint32_t port_id[2];\n\tuint32_t mode_count;\n\t \n\tstruct audio_mode modes[DC_MAX_AUDIO_DESC_COUNT];\n};\nstruct audio_check {\n\tunsigned int audio_packet_type;\n\tunsigned int max_audiosample_rate;\n\tunsigned int acat;\n};\nenum dc_infoframe_type {\n\tDC_HDMI_INFOFRAME_TYPE_VENDOR = 0x81,\n\tDC_HDMI_INFOFRAME_TYPE_AVI = 0x82,\n\tDC_HDMI_INFOFRAME_TYPE_SPD = 0x83,\n\tDC_HDMI_INFOFRAME_TYPE_AUDIO = 0x84,\n\tDC_DP_INFOFRAME_TYPE_PPS = 0x10,\n};\n\nstruct dc_info_packet {\n\tbool valid;\n\tuint8_t hb0;\n\tuint8_t hb1;\n\tuint8_t hb2;\n\tuint8_t hb3;\n\tuint8_t sb[32];\n};\n\nstruct dc_info_packet_128 {\n\tbool valid;\n\tuint8_t hb0;\n\tuint8_t hb1;\n\tuint8_t hb2;\n\tuint8_t hb3;\n\tuint8_t sb[128];\n};\n\n#define DC_PLANE_UPDATE_TIMES_MAX 10\n\nstruct dc_plane_flip_time {\n\tunsigned int time_elapsed_in_us[DC_PLANE_UPDATE_TIMES_MAX];\n\tunsigned int index;\n\tunsigned int prev_update_time_in_us;\n};\n\nenum dc_psr_state {\n\tPSR_STATE0 = 0x0,\n\tPSR_STATE1,\n\tPSR_STATE1a,\n\tPSR_STATE2,\n\tPSR_STATE2a,\n\tPSR_STATE2b,\n\tPSR_STATE3,\n\tPSR_STATE3Init,\n\tPSR_STATE4,\n\tPSR_STATE4a,\n\tPSR_STATE4b,\n\tPSR_STATE4c,\n\tPSR_STATE4d,\n\tPSR_STATE4_FULL_FRAME,\n\tPSR_STATE4a_FULL_FRAME,\n\tPSR_STATE4b_FULL_FRAME,\n\tPSR_STATE4c_FULL_FRAME,\n\tPSR_STATE4_FULL_FRAME_POWERUP,\n\tPSR_STATE4_FULL_FRAME_HW_LOCK,\n\tPSR_STATE5,\n\tPSR_STATE5a,\n\tPSR_STATE5b,\n\tPSR_STATE5c,\n\tPSR_STATE_HWLOCK_MGR,\n\tPSR_STATE_POLLVUPDATE,\n\tPSR_STATE_INVALID = 0xFF\n};\n\nstruct psr_config {\n\tunsigned char psr_version;\n\tunsigned int psr_rfb_setup_time;\n\tbool psr_exit_link_training_required;\n\tbool psr_frame_capture_indication_req;\n\tunsigned int psr_sdp_transmit_line_num_deadline;\n\tbool allow_smu_optimizations;\n\tbool allow_multi_disp_optimizations;\n\t \n\tbool su_granularity_required;\n\t \n\tuint8_t su_y_granularity;\n\tunsigned int line_time_in_us;\n\tuint8_t rate_control_caps;\n\tuint16_t dsc_slice_height;\n};\n\nunion dmcu_psr_level {\n\tstruct {\n\t\tunsigned int SKIP_CRC:1;\n\t\tunsigned int SKIP_DP_VID_STREAM_DISABLE:1;\n\t\tunsigned int SKIP_PHY_POWER_DOWN:1;\n\t\tunsigned int SKIP_AUX_ACK_CHECK:1;\n\t\tunsigned int SKIP_CRTC_DISABLE:1;\n\t\tunsigned int SKIP_AUX_RFB_CAPTURE_CHECK:1;\n\t\tunsigned int SKIP_SMU_NOTIFICATION:1;\n\t\tunsigned int SKIP_AUTO_STATE_ADVANCE:1;\n\t\tunsigned int DISABLE_PSR_ENTRY_ABORT:1;\n\t\tunsigned int SKIP_SINGLE_OTG_DISABLE:1;\n\t\tunsigned int DISABLE_ALPM:1;\n\t\tunsigned int ALPM_DEFAULT_PD_MODE:1;\n\t\tunsigned int RESERVED:20;\n\t} bits;\n\tunsigned int u32all;\n};\n\nenum physical_phy_id {\n\tPHYLD_0,\n\tPHYLD_1,\n\tPHYLD_2,\n\tPHYLD_3,\n\tPHYLD_4,\n\tPHYLD_5,\n\tPHYLD_6,\n\tPHYLD_7,\n\tPHYLD_8,\n\tPHYLD_9,\n\tPHYLD_COUNT,\n\tPHYLD_UNKNOWN = (-1L)\n};\n\nenum phy_type {\n\tPHY_TYPE_UNKNOWN  = 1,\n\tPHY_TYPE_PCIE_PHY = 2,\n\tPHY_TYPE_UNIPHY = 3,\n};\n\nstruct psr_context {\n\t \n\tenum channel_id channel;\n\t \n\tenum transmitter transmitterId;\n\t \n\tenum engine_id engineId;\n\t \n\tenum controller_id controllerId;\n\t \n\tenum phy_type phyType;\n\t \n\tenum physical_phy_id smuPhyId;\n\t \n\tunsigned int crtcTimingVerticalTotal;\n\t \n\tbool psrSupportedDisplayConfig;\n\t \n\tbool psrExitLinkTrainingRequired;\n\t \n\tbool psrFrameCaptureIndicationReq;\n\t \n\tunsigned int sdpTransmitLineNumDeadline;\n\t \n\tunsigned int vsync_rate_hz;\n\tunsigned int skipPsrWaitForPllLock;\n\tunsigned int numberOfControllers;\n\t \n\tbool rfb_update_auto_en;\n\t \n\tunsigned int timehyst_frames;\n\t \n\tunsigned int hyst_lines;\n\t \n\tunsigned int aux_repeats;\n\t \n\tunion dmcu_psr_level psr_level;\n\t \n\tunsigned int frame_delay;\n\tbool allow_smu_optimizations;\n\tbool allow_multi_disp_optimizations;\n\t \n\tbool su_granularity_required;\n\t \n\tuint8_t su_y_granularity;\n\tunsigned int line_time_in_us;\n\tuint8_t rate_control_caps;\n\tuint16_t dsc_slice_height;\n};\n\nstruct colorspace_transform {\n\tstruct fixed31_32 matrix[12];\n\tbool enable_remap;\n};\n\nenum i2c_mot_mode {\n\tI2C_MOT_UNDEF,\n\tI2C_MOT_TRUE,\n\tI2C_MOT_FALSE\n};\n\nstruct AsicStateEx {\n\tunsigned int memoryClock;\n\tunsigned int displayClock;\n\tunsigned int engineClock;\n\tunsigned int maxSupportedDppClock;\n\tunsigned int dppClock;\n\tunsigned int socClock;\n\tunsigned int dcfClockDeepSleep;\n\tunsigned int fClock;\n\tunsigned int phyClock;\n};\n\n\nenum dc_clock_type {\n\tDC_CLOCK_TYPE_DISPCLK = 0,\n\tDC_CLOCK_TYPE_DPPCLK        = 1,\n};\n\nstruct dc_clock_config {\n\tuint32_t max_clock_khz;\n\tuint32_t min_clock_khz;\n\tuint32_t bw_requirequired_clock_khz;\n\tuint32_t current_clock_khz; \n};\n\nstruct hw_asic_id {\n\tuint32_t chip_id;\n\tuint32_t chip_family;\n\tuint32_t pci_revision_id;\n\tuint32_t hw_internal_rev;\n\tuint32_t vram_type;\n\tuint32_t vram_width;\n\tuint32_t feature_flags;\n\tuint32_t fake_paths_num;\n\tvoid *atombios_base_address;\n};\n\nstruct dc_context {\n\tstruct dc *dc;\n\n\tvoid *driver_context;  \n\tstruct dc_perf_trace *perf_trace;\n\tvoid *cgs_device;\n\n\tenum dce_environment dce_environment;\n\tstruct hw_asic_id asic_id;\n\n\t \n\tenum dce_version dce_version;\n\tstruct dc_bios *dc_bios;\n\tbool created_bios;\n\tstruct gpio_service *gpio_service;\n\tuint32_t dc_sink_id_count;\n\tuint32_t dc_stream_id_count;\n\tuint32_t dc_edp_id_count;\n\tuint64_t fbc_gpu_addr;\n\tstruct dc_dmub_srv *dmub_srv;\n\tstruct cp_psp cp_psp;\n\tuint32_t *dcn_reg_offsets;\n\tuint32_t *nbio_reg_offsets;\n};\n\n \nunion dsc_slice_caps1 {\n\tstruct {\n\t\tuint8_t NUM_SLICES_1 : 1;\n\t\tuint8_t NUM_SLICES_2 : 1;\n\t\tuint8_t RESERVED : 1;\n\t\tuint8_t NUM_SLICES_4 : 1;\n\t\tuint8_t NUM_SLICES_6 : 1;\n\t\tuint8_t NUM_SLICES_8 : 1;\n\t\tuint8_t NUM_SLICES_10 : 1;\n\t\tuint8_t NUM_SLICES_12 : 1;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion dsc_slice_caps2 {\n\tstruct {\n\t\tuint8_t NUM_SLICES_16 : 1;\n\t\tuint8_t NUM_SLICES_20 : 1;\n\t\tuint8_t NUM_SLICES_24 : 1;\n\t\tuint8_t RESERVED : 5;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion dsc_color_formats {\n\tstruct {\n\t\tuint8_t RGB : 1;\n\t\tuint8_t YCBCR_444 : 1;\n\t\tuint8_t YCBCR_SIMPLE_422 : 1;\n\t\tuint8_t YCBCR_NATIVE_422 : 1;\n\t\tuint8_t YCBCR_NATIVE_420 : 1;\n\t\tuint8_t RESERVED : 3;\n\t} bits;\n\tuint8_t raw;\n};\n\nunion dsc_color_depth {\n\tstruct {\n\t\tuint8_t RESERVED1 : 1;\n\t\tuint8_t COLOR_DEPTH_8_BPC : 1;\n\t\tuint8_t COLOR_DEPTH_10_BPC : 1;\n\t\tuint8_t COLOR_DEPTH_12_BPC : 1;\n\t\tuint8_t RESERVED2 : 3;\n\t} bits;\n\tuint8_t raw;\n};\n\nstruct dsc_dec_dpcd_caps {\n\tbool is_dsc_supported;\n\tuint8_t dsc_version;\n\tint32_t rc_buffer_size;  \n\tunion dsc_slice_caps1 slice_caps1;\n\tunion dsc_slice_caps2 slice_caps2;\n\tint32_t lb_bit_depth;\n\tbool is_block_pred_supported;\n\tint32_t edp_max_bits_per_pixel;  \n\tunion dsc_color_formats color_formats;\n\tunion dsc_color_depth color_depth;\n\tint32_t throughput_mode_0_mps;  \n\tint32_t throughput_mode_1_mps;  \n\tint32_t max_slice_width;\n\tuint32_t bpp_increment_div;  \n\n\t \n\tuint32_t branch_overall_throughput_0_mps;  \n\tuint32_t branch_overall_throughput_1_mps;  \n\tuint32_t branch_max_line_width;\n\tbool is_dp;  \n};\n\nstruct dc_golden_table {\n\tuint16_t dc_golden_table_ver;\n\tuint32_t aux_dphy_rx_control0_val;\n\tuint32_t aux_dphy_tx_control_val;\n\tuint32_t aux_dphy_rx_control1_val;\n\tuint32_t dc_gpio_aux_ctrl_0_val;\n\tuint32_t dc_gpio_aux_ctrl_1_val;\n\tuint32_t dc_gpio_aux_ctrl_2_val;\n\tuint32_t dc_gpio_aux_ctrl_3_val;\n\tuint32_t dc_gpio_aux_ctrl_4_val;\n\tuint32_t dc_gpio_aux_ctrl_5_val;\n};\n\nenum dc_gpu_mem_alloc_type {\n\tDC_MEM_ALLOC_TYPE_GART,\n\tDC_MEM_ALLOC_TYPE_FRAME_BUFFER,\n\tDC_MEM_ALLOC_TYPE_INVISIBLE_FRAME_BUFFER,\n\tDC_MEM_ALLOC_TYPE_AGP\n};\n\nenum dc_link_encoding_format {\n\tDC_LINK_ENCODING_UNSPECIFIED = 0,\n\tDC_LINK_ENCODING_DP_8b_10b,\n\tDC_LINK_ENCODING_DP_128b_132b,\n\tDC_LINK_ENCODING_HDMI_TMDS,\n\tDC_LINK_ENCODING_HDMI_FRL\n};\n\nenum dc_psr_version {\n\tDC_PSR_VERSION_1\t\t\t= 0,\n\tDC_PSR_VERSION_SU_1\t\t\t= 1,\n\tDC_PSR_VERSION_UNSUPPORTED\t\t= 0xFFFFFFFF,\n};\n\n \nenum display_endpoint_type {\n\tDISPLAY_ENDPOINT_PHY = 0,  \n\tDISPLAY_ENDPOINT_USB4_DPIA,  \n\tDISPLAY_ENDPOINT_UNKNOWN = -1\n};\n\n \nstruct display_endpoint_id {\n\tstruct graphics_object_id link_id;\n\tenum display_endpoint_type ep_type;\n};\n\n#if defined(CONFIG_DRM_AMD_SECURE_DISPLAY)\nstruct otg_phy_mux {\n\tuint8_t phy_output_num;\n\tuint8_t otg_output_num;\n};\n#endif\n\nenum dc_detect_reason {\n\tDETECT_REASON_BOOT,\n\tDETECT_REASON_RESUMEFROMS3S4,\n\tDETECT_REASON_HPD,\n\tDETECT_REASON_HPDRX,\n\tDETECT_REASON_FALLBACK,\n\tDETECT_REASON_RETRAIN,\n\tDETECT_REASON_TDR,\n};\n\nstruct dc_link_status {\n\tbool link_active;\n\tstruct dpcd_caps *dpcd_caps;\n};\n\nunion hdcp_rx_caps {\n\tstruct {\n\t\tuint8_t version;\n\t\tuint8_t reserved;\n\t\tstruct {\n\t\t\tuint8_t repeater\t: 1;\n\t\t\tuint8_t hdcp_capable\t: 1;\n\t\t\tuint8_t reserved\t: 6;\n\t\t} byte0;\n\t} fields;\n\tuint8_t raw[3];\n};\n\nunion hdcp_bcaps {\n\tstruct {\n\t\tuint8_t HDCP_CAPABLE:1;\n\t\tuint8_t REPEATER:1;\n\t\tuint8_t RESERVED:6;\n\t} bits;\n\tuint8_t raw;\n};\n\nstruct hdcp_caps {\n\tunion hdcp_rx_caps rx_caps;\n\tunion hdcp_bcaps bcaps;\n};\n\n \nstruct link_mst_stream_allocation {\n\t \n\tconst struct stream_encoder *stream_enc;\n\t \n\tconst struct hpo_dp_stream_encoder *hpo_dp_stream_enc;\n\t \n\tuint8_t vcp_id;\n\t \n\tuint8_t slot_count;\n};\n\n#define MAX_CONTROLLER_NUM 6\n\n \nstruct link_mst_stream_allocation_table {\n\t \n\tint stream_count;\n\t \n\tstruct link_mst_stream_allocation stream_allocations[MAX_CONTROLLER_NUM];\n};\n\n \nstruct psr_settings {\n\tbool psr_feature_enabled;\t\t\n\tbool psr_allow_active;\t\t\t\n\tenum dc_psr_version psr_version;\t\t\n\tbool psr_vtotal_control_support;\t\n\tunsigned long long psr_dirty_rects_change_timestamp_ns;\t\n\n\t \n\tbool psr_frame_capture_indication_req;\n\tunsigned int psr_sdp_transmit_line_num_deadline;\n\tuint8_t force_ffu_mode;\n\tunsigned int psr_power_opt;\n};\n\nenum replay_coasting_vtotal_type {\n\tPR_COASTING_TYPE_NOM = 0,\n\tPR_COASTING_TYPE_STATIC,\n\tPR_COASTING_TYPE_FULL_SCREEN_VIDEO,\n\tPR_COASTING_TYPE_TEST_HARNESS,\n\tPR_COASTING_TYPE_NUM,\n};\n\nunion replay_error_status {\n\tstruct {\n\t\tunsigned char STATE_TRANSITION_ERROR    :1;\n\t\tunsigned char LINK_CRC_ERROR            :1;\n\t\tunsigned char DESYNC_ERROR              :1;\n\t\tunsigned char RESERVED                  :5;\n\t} bits;\n\tunsigned char raw;\n};\n\nstruct replay_config {\n\tbool replay_supported;                          \n\tunsigned int replay_power_opt_supported;        \n\tbool replay_smu_opt_supported;                  \n\tunsigned int replay_enable_option;              \n\tuint32_t debug_flags;                           \n\tbool replay_timing_sync_supported;             \n\tunion replay_error_status replay_error_status; \n};\n\n \nstruct replay_settings {\n\tstruct replay_config config;            \n\tbool replay_feature_enabled;            \n\tbool replay_allow_active;               \n\tunsigned int replay_power_opt_active;   \n\tbool replay_smu_opt_enable;             \n\tuint16_t coasting_vtotal;               \n\tuint16_t coasting_vtotal_table[PR_COASTING_TYPE_NUM]; \n};\n\n \nstruct dc_panel_config {\n\t \n\tstruct pps {\n\t\tunsigned int extra_t3_ms;\n\t\tunsigned int extra_t7_ms;\n\t\tunsigned int extra_delay_backlight_off;\n\t\tunsigned int extra_post_t7_ms;\n\t\tunsigned int extra_pre_t11_ms;\n\t\tunsigned int extra_t12_ms;\n\t\tunsigned int extra_post_OUI_ms;\n\t} pps;\n\t \n\tstruct nits_brightness {\n\t\tunsigned int peak;  \n\t\tunsigned int max_avg;  \n\t\tunsigned int min;  \n\t\tunsigned int max_nonboost_brightness_millinits;\n\t\tunsigned int min_brightness_millinits;\n\t} nits_brightness;\n\t \n\tstruct psr {\n\t\tbool disable_psr;\n\t\tbool disallow_psrsu;\n\t\tbool disallow_replay;\n\t\tbool rc_disable;\n\t\tbool rc_allow_static_screen;\n\t\tbool rc_allow_fullscreen_VPB;\n\t\tunsigned int replay_enable_option;\n\t} psr;\n\t \n\tstruct varib {\n\t\tunsigned int varibright_feature_enable;\n\t\tunsigned int def_varibright_level;\n\t\tunsigned int abm_config_setting;\n\t} varib;\n\t \n\tstruct dsc {\n\t\tbool disable_dsc_edp;\n\t\tunsigned int force_dsc_edp_policy;\n\t} dsc;\n\t \n\tstruct ilr {\n\t\tbool optimize_edp_link_rate;  \n\t} ilr;\n};\n\n \nstruct dc_dpia_bw_alloc {\n\tint sink_verified_bw;  \n\tint sink_allocated_bw; \n\tint sink_max_bw;       \n\tint estimated_bw;      \n\tint bw_granularity;    \n\tbool bw_alloc_enabled; \n\tbool response_ready;   \n};\n\n#define MAX_SINKS_PER_LINK 4\n\nenum dc_hpd_enable_select {\n\tHPD_EN_FOR_ALL_EDP = 0,\n\tHPD_EN_FOR_PRIMARY_EDP_ONLY,\n\tHPD_EN_FOR_SECONDARY_EDP_ONLY,\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}