{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688873660234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688873660234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 09 11:34:20 2023 " "Processing started: Sun Jul 09 11:34:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688873660234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688873660234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC_AD9481 -c ADC_AD9481 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_AD9481 -c ADC_AD9481" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688873660234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1688873660452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo_adc_data.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fifo_adc_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_ADC_DATA " "Found entity 1: FIFO_ADC_DATA" {  } { { "src/FIFO_ADC_DATA.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/FIFO_ADC_DATA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873660486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873660486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_processing.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_processing.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Processing " "Found entity 1: Data_Processing" {  } { { "src/Data_Processing.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/Data_Processing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873660488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873660488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/baud_rate.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/baud_rate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Baud_Rate " "Found entity 1: Baud_Rate" {  } { { "src/uart/Baud_Rate.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/Baud_Rate.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873660488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873660488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "src/uart/UART_TX.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_TX.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873660488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873660488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "src/uart/UART_RX.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_RX.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873660496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873660496 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_DATA.v(31) " "Verilog HDL information at UART_DATA.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "src/uart/UART_DATA.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_DATA.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1688873660496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_data.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_DATA " "Found entity 1: UART_DATA" {  } { { "src/uart/UART_DATA.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_DATA.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873660496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873660496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873660496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873660496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adc_ad9481.v 1 1 " "Found 1 design units, including 1 entities, in source file src/adc_ad9481.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_AD9481 " "Found entity 1: ADC_AD9481" {  } { { "src/ADC_AD9481.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873660502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873660502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hs_ad9481_in.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hs_ad9481_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 HS_AD9481_IN " "Found entity 1: HS_AD9481_IN" {  } { { "src/HS_AD9481_IN.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/HS_AD9481_IN.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873660502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873660502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm/fifo_16to8.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm/fifo_16to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_16to8 " "Found entity 1: fifo_16to8" {  } { { "lpm/fifo_16to8.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/fifo_16to8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873660502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873660502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm/pll_m.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm/pll_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_m " "Found entity 1: pll_m" {  } { { "lpm/pll_m.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/pll_m.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873660502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873660502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm/fifo_8to8.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm/fifo_8to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_8to8 " "Found entity 1: fifo_8to8" {  } { { "lpm/fifo_8to8.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/fifo_8to8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873660502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873660502 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADC_AD9481 " "Elaborating entity \"ADC_AD9481\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1688873660679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_m pll_m:pll_m_inst " "Elaborating entity \"pll_m\" for hierarchy \"pll_m:pll_m_inst\"" {  } { { "src/ADC_AD9481.v" "pll_m_inst" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_m:pll_m_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_m:pll_m_inst\|altpll:altpll_component\"" {  } { { "lpm/pll_m.v" "altpll_component" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/pll_m.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_m:pll_m_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_m:pll_m_inst\|altpll:altpll_component\"" {  } { { "lpm/pll_m.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/pll_m.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_m:pll_m_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_m:pll_m_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_m " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_m\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660703 ""}  } { { "lpm/pll_m.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/pll_m.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688873660703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_m_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_m_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_m_altpll " "Found entity 1: pll_m_altpll" {  } { { "db/pll_m_altpll.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/pll_m_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873660755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873660755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_m_altpll pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated " "Elaborating entity \"pll_m_altpll\" for hierarchy \"pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HS_AD9481_IN HS_AD9481_IN:HS_AD9481_IN_u1 " "Elaborating entity \"HS_AD9481_IN\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\"" {  } { { "src/ADC_AD9481.v" "HS_AD9481_IN_u1" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_16to8 HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst " "Elaborating entity \"fifo_16to8\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\"" {  } { { "src/HS_AD9481_IN.v" "fifo_16to8_inst" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/HS_AD9481_IN.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\"" {  } { { "lpm/fifo_16to8.v" "dcfifo_component" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/fifo_16to8.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\"" {  } { { "lpm/fifo_16to8.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/fifo_16to8.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873660806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660806 ""}  } { { "lpm/fifo_16to8.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/fifo_16to8.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688873660806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_1gj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_1gj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_1gj1 " "Found entity 1: dcfifo_1gj1" {  } { { "db/dcfifo_1gj1.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_1gj1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873660854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873660854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_1gj1 HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated " "Elaborating entity \"dcfifo_1gj1\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_q57 " "Found entity 1: a_graycounter_q57" {  } { { "db/a_graycounter_q57.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_graycounter_q57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873660890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873660890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_q57 HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|a_graycounter_q57:rdptr_g1p " "Elaborating entity \"a_graycounter_q57\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|a_graycounter_q57:rdptr_g1p\"" {  } { { "db/dcfifo_1gj1.tdf" "rdptr_g1p" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_1gj1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mjc " "Found entity 1: a_graycounter_mjc" {  } { { "db/a_graycounter_mjc.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_graycounter_mjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873660938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873660938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mjc HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|a_graycounter_mjc:wrptr_g1p " "Elaborating entity \"a_graycounter_mjc\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|a_graycounter_mjc:wrptr_g1p\"" {  } { { "db/dcfifo_1gj1.tdf" "wrptr_g1p" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_1gj1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mj31 " "Found entity 1: altsyncram_mj31" {  } { { "db/altsyncram_mj31.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/altsyncram_mj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873660981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873660981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mj31 HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|altsyncram_mj31:fifo_ram " "Elaborating entity \"altsyncram_mj31\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|altsyncram_mj31:fifo_ram\"" {  } { { "db/dcfifo_1gj1.tdf" "fifo_ram" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_1gj1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fkd " "Found entity 1: alt_synch_pipe_fkd" {  } { { "db/alt_synch_pipe_fkd.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_synch_pipe_fkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873660991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873660991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fkd HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_fkd\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\"" {  } { { "db/dcfifo_1gj1.tdf" "rs_dgwp" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_1gj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873660999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873661001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873661001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_ed9:dffpipe12 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_ed9:dffpipe12\"" {  } { { "db/alt_synch_pipe_fkd.tdf" "dffpipe12" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_synch_pipe_fkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gkd " "Found entity 1: alt_synch_pipe_gkd" {  } { { "db/alt_synch_pipe_gkd.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_synch_pipe_gkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873661011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873661011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gkd HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_gkd\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\"" {  } { { "db/dcfifo_1gj1.tdf" "ws_dgrp" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_1gj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873661027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873661027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\|dffpipe_fd9:dffpipe15 " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\|dffpipe_fd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_gkd.tdf" "dffpipe15" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_synch_pipe_gkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873661072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873661072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|cmpr_c66:rdempty_eq_comp " "Elaborating entity \"cmpr_c66\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|cmpr_c66:rdempty_eq_comp\"" {  } { { "db/dcfifo_1gj1.tdf" "rdempty_eq_comp" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_1gj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Processing Data_Processing:U_Data_Processing " "Elaborating entity \"Data_Processing\" for hierarchy \"Data_Processing:U_Data_Processing\"" {  } { { "src/ADC_AD9481.v" "U_Data_Processing" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_ADC_DATA FIFO_ADC_DATA:U_FIFO_ADC_DATA " "Elaborating entity \"FIFO_ADC_DATA\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\"" {  } { { "src/ADC_AD9481.v" "U_FIFO_ADC_DATA" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\"" {  } { { "src/FIFO_ADC_DATA.v" "dcfifo_component" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/FIFO_ADC_DATA.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\"" {  } { { "src/FIFO_ADC_DATA.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/FIFO_ADC_DATA.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873661112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661112 ""}  } { { "src/FIFO_ADC_DATA.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/FIFO_ADC_DATA.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688873661112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_9rf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_9rf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_9rf1 " "Found entity 1: dcfifo_9rf1" {  } { { "db/dcfifo_9rf1.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_9rf1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873661156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873661156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_9rf1 FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated " "Elaborating entity \"dcfifo_9rf1\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_aib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_aib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_aib " "Found entity 1: a_gray2bin_aib" {  } { { "db/a_gray2bin_aib.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_gray2bin_aib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873661166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873661166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_aib FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|a_gray2bin_aib:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_aib\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|a_gray2bin_aib:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_9rf1.tdf" "wrptr_g_gray2bin" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_9rf1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_7p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7p6 " "Found entity 1: a_graycounter_7p6" {  } { { "db/a_graycounter_7p6.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_graycounter_7p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873661214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873661214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7p6 FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|a_graycounter_7p6:rdptr_g1p " "Elaborating entity \"a_graycounter_7p6\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|a_graycounter_7p6:rdptr_g1p\"" {  } { { "db/dcfifo_9rf1.tdf" "rdptr_g1p" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_9rf1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_37c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_37c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_37c " "Found entity 1: a_graycounter_37c" {  } { { "db/a_graycounter_37c.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_graycounter_37c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873661255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873661255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_37c FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|a_graycounter_37c:wrptr_g1p " "Elaborating entity \"a_graycounter_37c\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|a_graycounter_37c:wrptr_g1p\"" {  } { { "db/dcfifo_9rf1.tdf" "wrptr_g1p" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_9rf1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nru.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nru.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nru " "Found entity 1: altsyncram_nru" {  } { { "db/altsyncram_nru.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/altsyncram_nru.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873661311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873661311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nru FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|altsyncram_nru:fifo_ram " "Elaborating entity \"altsyncram_nru\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|altsyncram_nru:fifo_ram\"" {  } { { "db/dcfifo_9rf1.tdf" "fifo_ram" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_9rf1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_f7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_f7d " "Found entity 1: alt_synch_pipe_f7d" {  } { { "db/alt_synch_pipe_f7d.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_synch_pipe_f7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873661319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873661319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_f7d FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|alt_synch_pipe_f7d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_f7d\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|alt_synch_pipe_f7d:rs_dgwp\"" {  } { { "db/dcfifo_9rf1.tdf" "rs_dgwp" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_9rf1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e09 " "Found entity 1: dffpipe_e09" {  } { { "db/dffpipe_e09.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dffpipe_e09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873661327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873661327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e09 FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|alt_synch_pipe_f7d:rs_dgwp\|dffpipe_e09:dffpipe12 " "Elaborating entity \"dffpipe_e09\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|alt_synch_pipe_f7d:rs_dgwp\|dffpipe_e09:dffpipe12\"" {  } { { "db/alt_synch_pipe_f7d.tdf" "dffpipe12" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_synch_pipe_f7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d09 " "Found entity 1: dffpipe_d09" {  } { { "db/dffpipe_d09.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dffpipe_d09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873661343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873661343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d09 FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|dffpipe_d09:ws_brp " "Elaborating entity \"dffpipe_d09\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|dffpipe_d09:ws_brp\"" {  } { { "db/dcfifo_9rf1.tdf" "ws_brp" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_9rf1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g7d " "Found entity 1: alt_synch_pipe_g7d" {  } { { "db/alt_synch_pipe_g7d.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_synch_pipe_g7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873661355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873661355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g7d FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|alt_synch_pipe_g7d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_g7d\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|alt_synch_pipe_g7d:ws_dgrp\"" {  } { { "db/dcfifo_9rf1.tdf" "ws_dgrp" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_9rf1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_f09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_f09 " "Found entity 1: dffpipe_f09" {  } { { "db/dffpipe_f09.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dffpipe_f09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873661365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873661365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_f09 FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|alt_synch_pipe_g7d:ws_dgrp\|dffpipe_f09:dffpipe16 " "Elaborating entity \"dffpipe_f09\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|alt_synch_pipe_g7d:ws_dgrp\|dffpipe_f09:dffpipe16\"" {  } { { "db/alt_synch_pipe_g7d.tdf" "dffpipe16" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_synch_pipe_g7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_r76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_r76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_r76 " "Found entity 1: cmpr_r76" {  } { { "db/cmpr_r76.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/cmpr_r76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873661406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873661406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_r76 FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|cmpr_r76:rdempty_eq_comp " "Elaborating entity \"cmpr_r76\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|cmpr_r76:rdempty_eq_comp\"" {  } { { "db/dcfifo_9rf1.tdf" "rdempty_eq_comp" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_9rf1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:U_UART " "Elaborating entity \"UART\" for hierarchy \"UART:U_UART\"" {  } { { "src/ADC_AD9481.v" "U_UART" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661416 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 UART.v(63) " "Verilog HDL assignment warning at UART.v(63): truncated value with size 12 to match size of target (8)" {  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688873661416 "|ADC_AD9481|UART:U_UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 UART.v(64) " "Verilog HDL assignment warning at UART.v(64): truncated value with size 12 to match size of target (8)" {  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688873661416 "|ADC_AD9481|UART:U_UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 UART.v(65) " "Verilog HDL assignment warning at UART.v(65): truncated value with size 12 to match size of target (8)" {  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688873661416 "|ADC_AD9481|UART:U_UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 UART.v(66) " "Verilog HDL assignment warning at UART.v(66): truncated value with size 12 to match size of target (8)" {  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688873661416 "|ADC_AD9481|UART:U_UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 UART.v(68) " "Verilog HDL assignment warning at UART.v(68): truncated value with size 12 to match size of target (8)" {  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688873661416 "|ADC_AD9481|UART:U_UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 UART.v(69) " "Verilog HDL assignment warning at UART.v(69): truncated value with size 12 to match size of target (8)" {  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688873661416 "|ADC_AD9481|UART:U_UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 UART.v(70) " "Verilog HDL assignment warning at UART.v(70): truncated value with size 12 to match size of target (8)" {  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688873661416 "|ADC_AD9481|UART:U_UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 UART.v(71) " "Verilog HDL assignment warning at UART.v(71): truncated value with size 12 to match size of target (8)" {  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688873661416 "|ADC_AD9481|UART:U_UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_DATA UART:U_UART\|UART_DATA:UART_DATA_TEXT " "Elaborating entity \"UART_DATA\" for hierarchy \"UART:U_UART\|UART_DATA:UART_DATA_TEXT\"" {  } { { "src/uart/UART.v" "UART_DATA_TEXT" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Baud_Rate UART:U_UART\|UART_DATA:UART_DATA_TEXT\|Baud_Rate:UART_Baud_Rate " "Elaborating entity \"Baud_Rate\" for hierarchy \"UART:U_UART\|UART_DATA:UART_DATA_TEXT\|Baud_Rate:UART_Baud_Rate\"" {  } { { "src/uart/UART_DATA.v" "UART_Baud_Rate" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_DATA.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA " "Elaborating entity \"UART_TX\" for hierarchy \"UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\"" {  } { { "src/uart/UART_DATA.v" "UART_TX_DATA" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_DATA.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_RX:UART_RX_DATA " "Elaborating entity \"UART_RX\" for hierarchy \"UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_RX:UART_RX_DATA\"" {  } { { "src/uart/UART_DATA.v" "UART_RX_DATA" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_DATA.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873661424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b124 " "Found entity 1: altsyncram_b124" {  } { { "db/altsyncram_b124.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/altsyncram_b124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873662144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873662144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873662240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873662240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873662304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873662304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgi " "Found entity 1: cntr_jgi" {  } { { "db/cntr_jgi.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/cntr_jgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873662384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873662384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873662432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873662432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873662512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873662512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873662592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873662592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873662664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873662664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873662704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873662704 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873662760 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART:U_UART\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART:U_UART\|Div2\"" {  } { { "src/uart/UART.v" "Div2" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873663415 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART:U_UART\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART:U_UART\|Mod2\"" {  } { { "src/uart/UART.v" "Mod2" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873663415 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART:U_UART\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART:U_UART\|Mod7\"" {  } { { "src/uart/UART.v" "Mod7" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873663415 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART:U_UART\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART:U_UART\|Div5\"" {  } { { "src/uart/UART.v" "Div5" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873663415 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART:U_UART\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART:U_UART\|Mod6\"" {  } { { "src/uart/UART.v" "Mod6" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873663415 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART:U_UART\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART:U_UART\|Mod3\"" {  } { { "src/uart/UART.v" "Mod3" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873663415 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART:U_UART\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART:U_UART\|Div1\"" {  } { { "src/uart/UART.v" "Div1" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873663415 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART:U_UART\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART:U_UART\|Mod1\"" {  } { { "src/uart/UART.v" "Mod1" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873663415 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART:U_UART\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART:U_UART\|Div4\"" {  } { { "src/uart/UART.v" "Div4" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873663415 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART:U_UART\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART:U_UART\|Mod5\"" {  } { { "src/uart/UART.v" "Mod5" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873663415 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1688873663415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART:U_UART\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"UART:U_UART\|lpm_divide:Div2\"" {  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873663435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART:U_UART\|lpm_divide:Div2 " "Instantiated megafunction \"UART:U_UART\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873663435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873663435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873663435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873663435 ""}  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688873663435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873663482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873663482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873663490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873663490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873663506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873663506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873663554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873663554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873663626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873663626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART:U_UART\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"UART:U_UART\|lpm_divide:Mod2\"" {  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873663633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART:U_UART\|lpm_divide:Mod2 " "Instantiated megafunction \"UART:U_UART\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873663633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873663633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873663633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873663633 ""}  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688873663633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873663673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873663673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART:U_UART\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"UART:U_UART\|lpm_divide:Div1\"" {  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873663738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART:U_UART\|lpm_divide:Div1 " "Instantiated megafunction \"UART:U_UART\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873663738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873663738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873663738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688873663738 ""}  } { { "src/uart/UART.v" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688873663738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873663777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873663777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873663785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873663785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688873663801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688873663801 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/a_graycounter_q57.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_graycounter_q57.tdf" 32 2 0 } } { "db/a_graycounter_mjc.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_graycounter_mjc.tdf" 32 2 0 } } { "db/a_graycounter_q57.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_graycounter_q57.tdf" 41 2 0 } } { "db/a_graycounter_mjc.tdf" "" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_graycounter_mjc.tdf" 41 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1688873664137 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1688873664137 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873664428 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1688873664859 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "UART:U_UART\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"UART:U_UART\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873664859 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART:U_UART\|lpm_divide:Mod6\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"UART:U_UART\|lpm_divide:Mod6\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873664859 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART:U_UART\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"UART:U_UART\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_u_div_a4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873664859 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART:U_UART\|lpm_divide:Mod6\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"UART:U_UART\|lpm_divide:Mod6\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_u_div_a4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873664859 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1688873664859 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/output_files/ADC_AD9481.map.smsg " "Generated suppressed messages file D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/output_files/ADC_AD9481.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1688873665036 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 40 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 40 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1688873665368 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1688873665400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688873665400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1988 " "Implemented 1988 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1688873665560 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1688873665560 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1906 " "Implemented 1906 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1688873665560 ""} { "Info" "ICUT_CUT_TM_RAMS" "51 " "Implemented 51 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1688873665560 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1688873665560 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1688873665560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688873665592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 09 11:34:25 2023 " "Processing ended: Sun Jul 09 11:34:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688873665592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688873665592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688873665592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688873665592 ""}
