# UART-system
This project implements a complete UART (Universal Asynchronous Receiver/Transmitter) core using Verilog HDL
Baud rate generator using mod-M counter


![UART Block Diagram](images/UART.png)


